#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x12977b130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12977abb0 .scope module, "tb_k_accumulation" "tb_k_accumulation" 3 27;
 .timescale -9 -12;
P_0x129769070 .param/l "ARRAY_SIZE" 0 3 30, +C4<00000000000000000000000000000100>;
P_0x1297690b0 .param/l "CLK" 0 3 29, +C4<00000000000000000000000000001010>;
P_0x1297690f0 .param/l "OP_HALT" 1 3 92, C4<11111111>;
P_0x129769130 .param/l "OP_SYNC" 1 3 91, C4<00000100>;
P_0x129769170 .param/l "OP_TENSOR" 1 3 89, C4<00000001>;
P_0x1297691b0 .param/l "OP_VECTOR" 1 3 90, C4<00000010>;
P_0x1297691f0 .param/l "SRAM_WIDTH" 0 3 31, +C4<00000000000000000000000100000000>;
P_0x129769230 .param/l "SYNC_MXU" 1 3 98, C4<00000001>;
P_0x129769270 .param/l "SYNC_VPU" 1 3 99, C4<00000010>;
P_0x1297692b0 .param/l "VOP_ADD" 1 3 94, C4<00000001>;
P_0x1297692f0 .param/l "VOP_LOAD" 1 3 95, C4<00110000>;
P_0x129769330 .param/l "VOP_STORE" 1 3 96, C4<00110001>;
v0x60000183e400_0 .net "axi_araddr", 39 0, L_0x60000016e220;  1 drivers
v0x60000183e490_0 .net "axi_arlen", 7 0, L_0x60000016e290;  1 drivers
v0x60000183e520_0 .var "axi_arready", 0 0;
v0x60000183e5b0_0 .net "axi_arvalid", 0 0, L_0x60000016e370;  1 drivers
v0x60000183e640_0 .net "axi_awaddr", 39 0, L_0x60000016df80;  1 drivers
v0x60000183e6d0_0 .net "axi_awlen", 7 0, L_0x60000016dff0;  1 drivers
v0x60000183e760_0 .var "axi_awready", 0 0;
v0x60000183e7f0_0 .net "axi_awvalid", 0 0, L_0x60000016e060;  1 drivers
L_0x120052968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000183e880_0 .net "axi_bready", 0 0, L_0x120052968;  1 drivers
v0x60000183e910_0 .var "axi_bresp", 1 0;
v0x60000183e9a0_0 .var "axi_bvalid", 0 0;
v0x60000183ea30_0 .var "axi_rdata", 255 0;
v0x60000183eac0_0 .var "axi_rlast", 0 0;
v0x60000183eb50_0 .net "axi_rready", 0 0, L_0x60000016e3e0;  1 drivers
v0x60000183ebe0_0 .var "axi_rvalid", 0 0;
v0x60000183ec70_0 .net "axi_wdata", 255 0, L_0x60000016e0d0;  1 drivers
v0x60000183ed00_0 .net "axi_wlast", 0 0, L_0x60000016e140;  1 drivers
v0x60000183ed90_0 .var "axi_wready", 0 0;
v0x60000183ee20_0 .net "axi_wvalid", 0 0, L_0x60000016e1b0;  1 drivers
v0x60000183eeb0_0 .var "clk", 0 0;
v0x60000183ef40_0 .var/i "errors", 31 0;
v0x60000183efd0_0 .var "global_sync_in", 0 0;
v0x60000183f060_0 .var/i "i", 31 0;
v0x60000183f0f0_0 .var/i "j", 31 0;
v0x60000183f180_0 .var "noc_rx_addr", 19 0;
v0x60000183f210_0 .var "noc_rx_data", 255 0;
v0x60000183f2a0_0 .var "noc_rx_is_instr", 0 0;
v0x60000183f330_0 .net "noc_rx_ready", 0 0, L_0x600001b66e40;  1 drivers
v0x60000183f3c0_0 .var "noc_rx_valid", 0 0;
L_0x1200529f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000183f450_0 .net "noc_tx_addr", 19 0, L_0x1200529f8;  1 drivers
L_0x1200529b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000183f4e0_0 .net "noc_tx_data", 255 0, L_0x1200529b0;  1 drivers
v0x60000183f570_0 .var "noc_tx_ready", 0 0;
L_0x120052a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000183f600_0 .net "noc_tx_valid", 0 0, L_0x120052a40;  1 drivers
v0x60000183f690_0 .var "ones_row", 255 0;
v0x60000183f720_0 .var "result", 255 0;
v0x60000183f7b0_0 .var "rst_n", 0 0;
v0x60000183f840_0 .var "sync_grant", 0 0;
v0x60000183f8d0_0 .net "sync_request", 0 0, L_0x600000162140;  1 drivers
v0x60000183f960_0 .net "tpc_busy", 0 0, L_0x600000162300;  1 drivers
v0x60000183f9f0_0 .net "tpc_done", 0 0, L_0x6000001621b0;  1 drivers
v0x60000183fa80_0 .net "tpc_error", 0 0, L_0x6000001620d0;  1 drivers
v0x60000183fb10_0 .var "tpc_start", 0 0;
v0x60000183fba0_0 .var "tpc_start_pc", 19 0;
E_0x600003f29480 .event negedge, v0x6000018578d0_0;
S_0x12977a630 .scope module, "dut" "tensor_processing_cluster" 3 70, 4 15 0, S_0x12977abb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x12a00e000 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x12a00e040 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x12a00e080 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x12a00e0c0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x12a00e100 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x12a00e140 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x12a00e180 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x12a00e1c0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x12a00e200 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x12a00e240 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x12a00e280 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x12a00e2c0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x12a00e300 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x12a00e340 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x12a00e380 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x12a00e3c0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x12a00e400 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600000163090 .functor BUFZ 1, v0x600001833b10_0, C4<0>, C4<0>, C4<0>;
L_0x60000016d880 .functor OR 1, L_0x600001b7bca0, L_0x600001b7be80, C4<0>, C4<0>;
L_0x60000016d8f0 .functor AND 1, L_0x60000016d810, L_0x60000016d880, C4<1>, C4<1>;
L_0x60000016d960 .functor BUFZ 1, v0x60000183cbd0_0, C4<0>, C4<0>, C4<0>;
L_0x60000016d9d0 .functor BUFZ 1, v0x60000183c6c0_0, C4<0>, C4<0>, C4<0>;
L_0x60000016e5a0 .functor AND 1, v0x60000183f3c0_0, L_0x600001b66e40, C4<1>, C4<1>;
L_0x60000016e610 .functor AND 1, L_0x60000016e5a0, L_0x600001b66ee0, C4<1>, C4<1>;
v0x600001831b00_0 .net *"_ivl_24", 19 0, L_0x600001b7b5c0;  1 drivers
L_0x120052530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001831b90_0 .net *"_ivl_27", 3 0, L_0x120052530;  1 drivers
v0x600001831c20_0 .net *"_ivl_28", 19 0, L_0x600001b7b660;  1 drivers
L_0x120052578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001831cb0_0 .net *"_ivl_31", 14 0, L_0x120052578;  1 drivers
L_0x1200525c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001831d40_0 .net/2u *"_ivl_34", 2 0, L_0x1200525c0;  1 drivers
v0x600001831dd0_0 .net *"_ivl_38", 19 0, L_0x600001b7b840;  1 drivers
L_0x120052608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001831e60_0 .net *"_ivl_41", 3 0, L_0x120052608;  1 drivers
v0x600001831ef0_0 .net *"_ivl_42", 19 0, L_0x600001b7b8e0;  1 drivers
L_0x120052650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001831f80_0 .net *"_ivl_45", 3 0, L_0x120052650;  1 drivers
L_0x120052698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001832010_0 .net/2u *"_ivl_48", 2 0, L_0x120052698;  1 drivers
v0x6000018320a0_0 .net *"_ivl_52", 19 0, L_0x600001b7bac0;  1 drivers
L_0x1200526e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001832130_0 .net *"_ivl_55", 3 0, L_0x1200526e0;  1 drivers
v0x6000018321c0_0 .net *"_ivl_56", 19 0, L_0x600001b7bb60;  1 drivers
L_0x120052728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001832250_0 .net *"_ivl_59", 3 0, L_0x120052728;  1 drivers
L_0x120052770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000018322e0_0 .net *"_ivl_63", 127 0, L_0x120052770;  1 drivers
v0x600001832370_0 .net *"_ivl_65", 127 0, L_0x600001b7bd40;  1 drivers
L_0x1200527b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001832400_0 .net/2u *"_ivl_68", 2 0, L_0x1200527b8;  1 drivers
v0x600001832490_0 .net *"_ivl_70", 0 0, L_0x600001b7bca0;  1 drivers
L_0x120052800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001832520_0 .net/2u *"_ivl_72", 2 0, L_0x120052800;  1 drivers
v0x6000018325b0_0 .net *"_ivl_74", 0 0, L_0x600001b7be80;  1 drivers
v0x600001832640_0 .net *"_ivl_77", 0 0, L_0x60000016d880;  1 drivers
v0x6000018326d0_0 .net *"_ivl_87", 0 0, L_0x60000016e5a0;  1 drivers
v0x600001832760_0 .net *"_ivl_89", 0 0, L_0x600001b66ee0;  1 drivers
v0x6000018327f0_0 .var "act_data_d", 31 0;
v0x600001832880_0 .var "act_valid_d", 0 0;
v0x600001832910_0 .var "act_valid_d2", 0 0;
v0x6000018329a0_0 .net "axi_araddr", 39 0, L_0x60000016e220;  alias, 1 drivers
v0x600001832a30_0 .net "axi_arlen", 7 0, L_0x60000016e290;  alias, 1 drivers
v0x600001832ac0_0 .net "axi_arready", 0 0, v0x60000183e520_0;  1 drivers
v0x600001832b50_0 .net "axi_arvalid", 0 0, L_0x60000016e370;  alias, 1 drivers
v0x600001832be0_0 .net "axi_awaddr", 39 0, L_0x60000016df80;  alias, 1 drivers
v0x600001832c70_0 .net "axi_awlen", 7 0, L_0x60000016dff0;  alias, 1 drivers
v0x600001832d00_0 .net "axi_awready", 0 0, v0x60000183e760_0;  1 drivers
v0x600001832d90_0 .net "axi_awvalid", 0 0, L_0x60000016e060;  alias, 1 drivers
v0x600001832e20_0 .net "axi_bready", 0 0, L_0x120052968;  alias, 1 drivers
v0x600001832eb0_0 .net "axi_bresp", 1 0, v0x60000183e910_0;  1 drivers
v0x600001832f40_0 .net "axi_bvalid", 0 0, v0x60000183e9a0_0;  1 drivers
v0x600001832fd0_0 .net "axi_rdata", 255 0, v0x60000183ea30_0;  1 drivers
v0x600001833060_0 .net "axi_rlast", 0 0, v0x60000183eac0_0;  1 drivers
v0x6000018330f0_0 .net "axi_rready", 0 0, L_0x60000016e3e0;  alias, 1 drivers
v0x600001833180_0 .net "axi_rvalid", 0 0, v0x60000183ebe0_0;  1 drivers
v0x600001833210_0 .net "axi_wdata", 255 0, L_0x60000016e0d0;  alias, 1 drivers
v0x6000018332a0_0 .net "axi_wlast", 0 0, L_0x60000016e140;  alias, 1 drivers
v0x600001833330_0 .net "axi_wready", 0 0, v0x60000183ed90_0;  1 drivers
v0x6000018333c0_0 .net "axi_wvalid", 0 0, L_0x60000016e1b0;  alias, 1 drivers
v0x600001833450_0 .net "clk", 0 0, v0x60000183eeb0_0;  1 drivers
v0x6000018334e0_0 .net "dma_lcp_done", 0 0, L_0x60000016dd50;  1 drivers
v0x600001833570_0 .net "dma_lcp_ready", 0 0, L_0x600001b65f40;  1 drivers
v0x600001833600_0 .net "dma_sram_addr", 19 0, v0x6000018505a0_0;  1 drivers
v0x600001833690_0 .net "dma_sram_rdata", 255 0, L_0x60000016e530;  1 drivers
v0x600001833720_0 .net "dma_sram_re", 0 0, L_0x60000016df10;  1 drivers
v0x6000018337b0_0 .net "dma_sram_ready", 0 0, L_0x600001b66da0;  1 drivers
v0x600001833840_0 .net "dma_sram_wdata", 255 0, L_0x60000016de30;  1 drivers
v0x6000018338d0_0 .net "dma_sram_we", 0 0, L_0x60000016dea0;  1 drivers
v0x600001833960_0 .net "global_sync_in", 0 0, v0x60000183efd0_0;  1 drivers
v0x6000018339f0 .array "instr_mem", 4095 0, 127 0;
v0x600001833a80_0 .var "instr_rdata_reg", 127 0;
v0x600001833b10_0 .var "instr_valid_reg", 0 0;
v0x600001833ba0_0 .net "lcp_dma_cmd", 127 0, v0x6000018520a0_0;  1 drivers
v0x600001833c30_0 .net "lcp_dma_valid", 0 0, L_0x6000001623e0;  1 drivers
v0x600001833cc0_0 .net "lcp_imem_addr", 19 0, L_0x600000162e60;  1 drivers
v0x600001833d50_0 .net "lcp_imem_data", 127 0, v0x600001833a80_0;  1 drivers
v0x600001833de0_0 .net "lcp_imem_re", 0 0, L_0x600000162ed0;  1 drivers
v0x600001833e70_0 .net "lcp_imem_valid", 0 0, L_0x600000163090;  1 drivers
v0x600001833f00_0 .net "lcp_mxu_cmd", 127 0, v0x600001852d90_0;  1 drivers
v0x60000183c000_0 .net "lcp_mxu_valid", 0 0, L_0x600000162680;  1 drivers
v0x60000183c090_0 .net "lcp_vpu_cmd", 127 0, v0x600001853960_0;  1 drivers
v0x60000183c120_0 .net "lcp_vpu_valid", 0 0, L_0x6000001624c0;  1 drivers
v0x60000183c1b0_0 .net "mxu_a_addr", 19 0, L_0x600001b7b980;  1 drivers
v0x60000183c240_0 .net "mxu_a_rdata", 255 0, L_0x60000016e450;  1 drivers
v0x60000183c2d0_0 .net "mxu_a_re", 0 0, L_0x600001b7ba20;  1 drivers
v0x60000183c360_0 .net "mxu_a_ready", 0 0, L_0x600001b66c60;  1 drivers
v0x60000183c3f0_0 .net "mxu_cfg_k", 15 0, L_0x600001b7d900;  1 drivers
v0x60000183c480_0 .net "mxu_cfg_m", 15 0, L_0x600001b7d7c0;  1 drivers
v0x60000183c510_0 .net "mxu_cfg_n", 15 0, L_0x600001b7d860;  1 drivers
v0x60000183c5a0_0 .var "mxu_col_cnt", 4 0;
v0x60000183c630_0 .var "mxu_cycle_cnt", 15 0;
v0x60000183c6c0_0 .var "mxu_done_reg", 0 0;
v0x60000183c750_0 .net "mxu_dst_addr", 15 0, L_0x600001b7d5e0;  1 drivers
v0x60000183c7e0_0 .net "mxu_lcp_done", 0 0, L_0x60000016d9d0;  1 drivers
v0x60000183c870_0 .net "mxu_lcp_ready", 0 0, L_0x60000016d960;  1 drivers
v0x60000183c900_0 .net "mxu_o_addr", 19 0, L_0x600001b7bc00;  1 drivers
v0x60000183c990_0 .net "mxu_o_ready", 0 0, L_0x600001b66d00;  1 drivers
v0x60000183ca20_0 .net "mxu_o_wdata", 255 0, L_0x600001b7bde0;  1 drivers
v0x60000183cab0_0 .net "mxu_o_we", 0 0, L_0x60000016d8f0;  1 drivers
v0x60000183cb40_0 .var "mxu_out_cnt", 15 0;
v0x60000183cbd0_0 .var "mxu_ready_reg", 0 0;
v0x60000183cc60_0 .net "mxu_src0_addr", 15 0, L_0x600001b7d680;  1 drivers
v0x60000183ccf0_0 .net "mxu_src1_addr", 15 0, L_0x600001b7d720;  1 drivers
v0x60000183cd80_0 .var "mxu_start_array", 0 0;
v0x60000183ce10_0 .var "mxu_start_array_d", 0 0;
v0x60000183cea0_0 .var "mxu_state", 2 0;
v0x60000183cf30_0 .net "mxu_subop", 7 0, L_0x600001b7d540;  1 drivers
v0x60000183cfc0_0 .net "mxu_w_addr", 19 0, L_0x600001b7b700;  1 drivers
v0x60000183d050_0 .net "mxu_w_rdata", 255 0, v0x600001837060_0;  1 drivers
v0x60000183d0e0_0 .net "mxu_w_re", 0 0, L_0x600001b7b7a0;  1 drivers
v0x60000183d170_0 .net "mxu_w_ready", 0 0, L_0x600001b66b20;  1 drivers
v0x60000183d200_0 .net "noc_data_write", 0 0, L_0x60000016e610;  1 drivers
v0x60000183d290_0 .net "noc_rx_addr", 19 0, v0x60000183f180_0;  1 drivers
v0x60000183d320_0 .net "noc_rx_data", 255 0, v0x60000183f210_0;  1 drivers
v0x60000183d3b0_0 .net "noc_rx_is_instr", 0 0, v0x60000183f2a0_0;  1 drivers
v0x60000183d440_0 .net "noc_rx_ready", 0 0, L_0x600001b66e40;  alias, 1 drivers
v0x60000183d4d0_0 .net "noc_rx_valid", 0 0, v0x60000183f3c0_0;  1 drivers
v0x60000183d560_0 .net "noc_tx_addr", 19 0, L_0x1200529f8;  alias, 1 drivers
v0x60000183d5f0_0 .net "noc_tx_data", 255 0, L_0x1200529b0;  alias, 1 drivers
v0x60000183d680_0 .net "noc_tx_ready", 0 0, v0x60000183f570_0;  1 drivers
v0x60000183d710_0 .net "noc_tx_valid", 0 0, L_0x120052a40;  alias, 1 drivers
v0x60000183d7a0_0 .net "rst_n", 0 0, v0x60000183f7b0_0;  1 drivers
v0x60000183d830_0 .net "sync_grant", 0 0, v0x60000183f840_0;  1 drivers
v0x60000183d8c0_0 .net "sync_request", 0 0, L_0x600000162140;  alias, 1 drivers
v0x60000183d950_0 .net "systolic_busy", 0 0, L_0x60000016d730;  1 drivers
v0x60000183d9e0_0 .net "systolic_done", 0 0, L_0x600001b7b0c0;  1 drivers
v0x60000183da70_0 .net "systolic_result", 127 0, L_0x600001b7ac60;  1 drivers
v0x60000183db00_0 .net "systolic_result_valid", 0 0, L_0x60000016d810;  1 drivers
v0x60000183db90_0 .net "tpc_busy", 0 0, L_0x600000162300;  alias, 1 drivers
v0x60000183dc20_0 .net "tpc_done", 0 0, L_0x6000001621b0;  alias, 1 drivers
v0x60000183dcb0_0 .net "tpc_error", 0 0, L_0x6000001620d0;  alias, 1 drivers
v0x60000183dd40_0 .net "tpc_start", 0 0, v0x60000183fb10_0;  1 drivers
v0x60000183ddd0_0 .net "tpc_start_pc", 19 0, v0x60000183fba0_0;  1 drivers
v0x60000183de60_0 .net "vpu_lcp_done", 0 0, L_0x60000016db20;  1 drivers
v0x60000183def0_0 .net "vpu_lcp_ready", 0 0, L_0x600001b65a40;  1 drivers
v0x60000183df80_0 .net "vpu_sram_addr", 19 0, v0x600001830ea0_0;  1 drivers
v0x60000183e010_0 .net "vpu_sram_rdata", 255 0, L_0x60000016e4c0;  1 drivers
v0x60000183e0a0_0 .net "vpu_sram_re", 0 0, L_0x60000016dce0;  1 drivers
v0x60000183e130_0 .net "vpu_sram_ready", 0 0, L_0x600001b66bc0;  1 drivers
v0x60000183e1c0_0 .net "vpu_sram_wdata", 255 0, L_0x60000016dc00;  1 drivers
v0x60000183e250_0 .net "vpu_sram_we", 0 0, L_0x60000016dc70;  1 drivers
v0x60000183e2e0_0 .var "weight_load_col_d", 1 0;
v0x60000183e370_0 .var "weight_load_en_d", 0 0;
L_0x600001b7d540 .part v0x600001852d90_0, 112, 8;
L_0x600001b7d5e0 .part v0x600001852d90_0, 96, 16;
L_0x600001b7d680 .part v0x600001852d90_0, 80, 16;
L_0x600001b7d720 .part v0x600001852d90_0, 64, 16;
L_0x600001b7d7c0 .part v0x600001852d90_0, 48, 16;
L_0x600001b7d860 .part v0x600001852d90_0, 32, 16;
L_0x600001b7d900 .part v0x600001852d90_0, 16, 16;
L_0x600001b7b520 .part v0x600001837060_0, 0, 32;
L_0x600001b7b5c0 .concat [ 16 4 0 0], L_0x600001b7d720, L_0x120052530;
L_0x600001b7b660 .concat [ 5 15 0 0], v0x60000183c5a0_0, L_0x120052578;
L_0x600001b7b700 .arith/sum 20, L_0x600001b7b5c0, L_0x600001b7b660;
L_0x600001b7b7a0 .cmp/eq 3, v0x60000183cea0_0, L_0x1200525c0;
L_0x600001b7b840 .concat [ 16 4 0 0], L_0x600001b7d680, L_0x120052608;
L_0x600001b7b8e0 .concat [ 16 4 0 0], v0x60000183c630_0, L_0x120052650;
L_0x600001b7b980 .arith/sum 20, L_0x600001b7b840, L_0x600001b7b8e0;
L_0x600001b7ba20 .cmp/eq 3, v0x60000183cea0_0, L_0x120052698;
L_0x600001b7bac0 .concat [ 16 4 0 0], L_0x600001b7d5e0, L_0x1200526e0;
L_0x600001b7bb60 .concat [ 16 4 0 0], v0x60000183cb40_0, L_0x120052728;
L_0x600001b7bc00 .arith/sum 20, L_0x600001b7bac0, L_0x600001b7bb60;
L_0x600001b7bd40 .part L_0x600001b7ac60, 0, 128;
L_0x600001b7bde0 .concat [ 128 128 0 0], L_0x600001b7bd40, L_0x120052770;
L_0x600001b7bca0 .cmp/eq 3, v0x60000183cea0_0, L_0x1200527b8;
L_0x600001b7be80 .cmp/eq 3, v0x60000183cea0_0, L_0x120052800;
L_0x600001b66e40 .reduce/nor L_0x600000162300;
L_0x600001b66ee0 .reduce/nor v0x60000183f2a0_0;
S_0x129779070 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x12977a630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x12a01de00 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x12a01de40 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x12a01de80 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x12a01dec0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x12a01df00 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x12a01df40 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x12a01df80 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x12a01dfc0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x12a01e000 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x12a01e040 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x12a01e080 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x12a01e0c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x12a01e100 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x12a01e140 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x12a01e180 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x12a01e1c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x12a01e200 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x12a01e240 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x12a01e280 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x12a01e2c0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x12a01e300 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x60000016dd50 .functor BUFZ 1, v0x600001857d50_0, C4<0>, C4<0>, C4<0>;
L_0x60000016de30 .functor BUFZ 256, v0x600001850900_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000016dea0 .functor BUFZ 1, v0x600001850a20_0, C4<0>, C4<0>, C4<0>;
L_0x60000016df10 .functor BUFZ 1, v0x600001850750_0, C4<0>, C4<0>, C4<0>;
L_0x60000016df80 .functor BUFZ 40, v0x600001856be0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x60000016dff0 .functor BUFZ 8, v0x600001856d00_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60000016e060 .functor BUFZ 1, v0x600001856eb0_0, C4<0>, C4<0>, C4<0>;
L_0x60000016e0d0 .functor BUFZ 256, v0x600001857450_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000016e140 .functor BUFZ 1, v0x600001857570_0, C4<0>, C4<0>, C4<0>;
L_0x60000016e1b0 .functor BUFZ 1, v0x600001857720_0, C4<0>, C4<0>, C4<0>;
L_0x60000016e220 .functor BUFZ 40, v0x6000018567f0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x60000016e290 .functor BUFZ 8, v0x600001856910_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60000016e370 .functor BUFZ 1, v0x600001856ac0_0, C4<0>, C4<0>, C4<0>;
L_0x60000016e3e0 .functor BUFZ 1, v0x6000018572a0_0, C4<0>, C4<0>, C4<0>;
L_0x120052920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000018566d0_0 .net/2u *"_ivl_14", 3 0, L_0x120052920;  1 drivers
v0x600001856760_0 .net "axi_araddr", 39 0, L_0x60000016e220;  alias, 1 drivers
v0x6000018567f0_0 .var "axi_araddr_reg", 39 0;
v0x600001856880_0 .net "axi_arlen", 7 0, L_0x60000016e290;  alias, 1 drivers
v0x600001856910_0 .var "axi_arlen_reg", 7 0;
v0x6000018569a0_0 .net "axi_arready", 0 0, v0x60000183e520_0;  alias, 1 drivers
v0x600001856a30_0 .net "axi_arvalid", 0 0, L_0x60000016e370;  alias, 1 drivers
v0x600001856ac0_0 .var "axi_arvalid_reg", 0 0;
v0x600001856b50_0 .net "axi_awaddr", 39 0, L_0x60000016df80;  alias, 1 drivers
v0x600001856be0_0 .var "axi_awaddr_reg", 39 0;
v0x600001856c70_0 .net "axi_awlen", 7 0, L_0x60000016dff0;  alias, 1 drivers
v0x600001856d00_0 .var "axi_awlen_reg", 7 0;
v0x600001856d90_0 .net "axi_awready", 0 0, v0x60000183e760_0;  alias, 1 drivers
v0x600001856e20_0 .net "axi_awvalid", 0 0, L_0x60000016e060;  alias, 1 drivers
v0x600001856eb0_0 .var "axi_awvalid_reg", 0 0;
v0x600001856f40_0 .net "axi_bready", 0 0, L_0x120052968;  alias, 1 drivers
v0x600001856fd0_0 .net "axi_bresp", 1 0, v0x60000183e910_0;  alias, 1 drivers
v0x600001857060_0 .net "axi_bvalid", 0 0, v0x60000183e9a0_0;  alias, 1 drivers
v0x6000018570f0_0 .net "axi_rdata", 255 0, v0x60000183ea30_0;  alias, 1 drivers
v0x600001857180_0 .net "axi_rlast", 0 0, v0x60000183eac0_0;  alias, 1 drivers
v0x600001857210_0 .net "axi_rready", 0 0, L_0x60000016e3e0;  alias, 1 drivers
v0x6000018572a0_0 .var "axi_rready_reg", 0 0;
v0x600001857330_0 .net "axi_rvalid", 0 0, v0x60000183ebe0_0;  alias, 1 drivers
v0x6000018573c0_0 .net "axi_wdata", 255 0, L_0x60000016e0d0;  alias, 1 drivers
v0x600001857450_0 .var "axi_wdata_reg", 255 0;
v0x6000018574e0_0 .net "axi_wlast", 0 0, L_0x60000016e140;  alias, 1 drivers
v0x600001857570_0 .var "axi_wlast_reg", 0 0;
v0x600001857600_0 .net "axi_wready", 0 0, v0x60000183ed90_0;  alias, 1 drivers
v0x600001857690_0 .net "axi_wvalid", 0 0, L_0x60000016e1b0;  alias, 1 drivers
v0x600001857720_0 .var "axi_wvalid_reg", 0 0;
v0x6000018577b0_0 .net "cfg_cols", 11 0, L_0x600001b65d60;  1 drivers
v0x600001857840_0 .net "cfg_rows", 11 0, L_0x600001b65cc0;  1 drivers
v0x6000018578d0_0 .net "clk", 0 0, v0x60000183eeb0_0;  alias, 1 drivers
v0x600001857960_0 .net "cmd", 127 0, v0x6000018520a0_0;  alias, 1 drivers
v0x6000018579f0_0 .net "cmd_done", 0 0, L_0x60000016dd50;  alias, 1 drivers
v0x600001857a80_0 .net "cmd_ready", 0 0, L_0x600001b65f40;  alias, 1 drivers
v0x600001857b10_0 .net "cmd_valid", 0 0, L_0x6000001623e0;  alias, 1 drivers
v0x600001857ba0_0 .var "col_count", 11 0;
v0x600001857c30_0 .var "cols_cfg", 11 0;
v0x600001857cc0_0 .var "data_buf", 255 0;
v0x600001857d50_0 .var "done_reg", 0 0;
v0x600001857de0_0 .net "ext_addr", 39 0, L_0x600001b65b80;  1 drivers
v0x600001857e70_0 .var "ext_base", 39 0;
v0x600001857f00_0 .var "ext_ptr", 39 0;
v0x60000186fde0_0 .net "ext_stride", 11 0, L_0x600001b65e00;  1 drivers
v0x60000186fd50_0 .var "ext_stride_cfg", 11 0;
v0x600001850000_0 .net "int_addr", 19 0, L_0x600001b65c20;  1 drivers
v0x600001850090_0 .var "int_base", 19 0;
v0x600001850120_0 .var "int_ptr", 19 0;
v0x6000018501b0_0 .net "int_stride", 11 0, L_0x600001b65ea0;  1 drivers
v0x600001850240_0 .var "int_stride_cfg", 11 0;
v0x6000018502d0_0 .var "op_type", 7 0;
v0x600001850360_0 .var "row_count", 11 0;
v0x6000018503f0_0 .var "rows_cfg", 11 0;
v0x600001850480_0 .net "rst_n", 0 0, v0x60000183f7b0_0;  alias, 1 drivers
v0x600001850510_0 .net "sram_addr", 19 0, v0x6000018505a0_0;  alias, 1 drivers
v0x6000018505a0_0 .var "sram_addr_reg", 19 0;
v0x600001850630_0 .net "sram_rdata", 255 0, L_0x60000016e530;  alias, 1 drivers
v0x6000018506c0_0 .net "sram_re", 0 0, L_0x60000016df10;  alias, 1 drivers
v0x600001850750_0 .var "sram_re_reg", 0 0;
v0x6000018507e0_0 .net "sram_ready", 0 0, L_0x600001b66da0;  alias, 1 drivers
v0x600001850870_0 .net "sram_wdata", 255 0, L_0x60000016de30;  alias, 1 drivers
v0x600001850900_0 .var "sram_wdata_reg", 255 0;
v0x600001850990_0 .net "sram_we", 0 0, L_0x60000016dea0;  alias, 1 drivers
v0x600001850a20_0 .var "sram_we_reg", 0 0;
v0x600001850ab0_0 .var "state", 3 0;
v0x600001850b40_0 .net "subop", 7 0, L_0x600001b65ae0;  1 drivers
E_0x600003f29e40/0 .event negedge, v0x600001850480_0;
E_0x600003f29e40/1 .event posedge, v0x6000018578d0_0;
E_0x600003f29e40 .event/or E_0x600003f29e40/0, E_0x600003f29e40/1;
L_0x600001b65ae0 .part v0x6000018520a0_0, 112, 8;
L_0x600001b65b80 .part v0x6000018520a0_0, 72, 40;
L_0x600001b65c20 .part v0x6000018520a0_0, 52, 20;
L_0x600001b65cc0 .part v0x6000018520a0_0, 40, 12;
L_0x600001b65d60 .part v0x6000018520a0_0, 28, 12;
L_0x600001b65e00 .part v0x6000018520a0_0, 16, 12;
L_0x600001b65ea0 .part v0x6000018520a0_0, 4, 12;
L_0x600001b65f40 .cmp/eq 4, v0x600001850ab0_0, L_0x120052920;
S_0x12977b690 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x12977a630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x12a022000 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x12a022040 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x12a022080 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x12a0220c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x12a022100 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x12a022140 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x12a022180 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x12a0221c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x12a022200 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x12a022240 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x12a022280 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x12a0222c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x12a022300 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x12a022340 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x12a022380 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x12a0223c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x12a022400 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x12a022440 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x12a022480 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x12a0224c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x12a022500 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x12a022540 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x12a022580 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x12a0225c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x12a022600 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x12a022640 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x12a022680 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600000163170 .functor AND 1, L_0x600001b7cb40, L_0x600001b7cc80, C4<1>, C4<1>;
L_0x600000162df0 .functor AND 1, L_0x600000163170, L_0x600001b7c820, C4<1>, C4<1>;
L_0x600000162e60 .functor BUFZ 20, v0x6000018526d0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600000162ed0 .functor BUFZ 1, v0x600001852880_0, C4<0>, C4<0>, C4<0>;
L_0x600000162680 .functor BUFZ 1, v0x600001852fd0_0, C4<0>, C4<0>, C4<0>;
L_0x6000001624c0 .functor BUFZ 1, v0x600001853ba0_0, C4<0>, C4<0>, C4<0>;
L_0x6000001623e0 .functor BUFZ 1, v0x6000018522e0_0, C4<0>, C4<0>, C4<0>;
L_0x600000162290 .functor AND 1, L_0x600001b7d2c0, L_0x600001b7d360, C4<1>, C4<1>;
L_0x600000162300 .functor AND 1, L_0x600000162290, L_0x600001b7d400, C4<1>, C4<1>;
L_0x6000001621b0 .functor BUFZ 1, v0x600001852400_0, C4<0>, C4<0>, C4<0>;
L_0x6000001620d0 .functor BUFZ 1, v0x600001852520_0, C4<0>, C4<0>, C4<0>;
L_0x600000162140 .functor BUFZ 1, v0x6000018537b0_0, C4<0>, C4<0>, C4<0>;
L_0x120050010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001850c60_0 .net *"_ivl_11", 23 0, L_0x120050010;  1 drivers
L_0x120050058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001850cf0_0 .net/2u *"_ivl_12", 31 0, L_0x120050058;  1 drivers
v0x600001850d80_0 .net *"_ivl_14", 0 0, L_0x600001b7cb40;  1 drivers
v0x600001850e10_0 .net *"_ivl_16", 31 0, L_0x600001b7cbe0;  1 drivers
L_0x1200500a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001850ea0_0 .net *"_ivl_19", 23 0, L_0x1200500a0;  1 drivers
L_0x1200500e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001850f30_0 .net/2u *"_ivl_20", 31 0, L_0x1200500e8;  1 drivers
v0x600001850fc0_0 .net *"_ivl_22", 0 0, L_0x600001b7cc80;  1 drivers
v0x600001851050_0 .net *"_ivl_25", 0 0, L_0x600000163170;  1 drivers
v0x6000018510e0_0 .net *"_ivl_26", 31 0, L_0x600001b7cd20;  1 drivers
L_0x120050130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001851170_0 .net *"_ivl_29", 23 0, L_0x120050130;  1 drivers
L_0x120050178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001851200_0 .net/2u *"_ivl_30", 31 0, L_0x120050178;  1 drivers
v0x600001851290_0 .net *"_ivl_32", 0 0, L_0x600001b7c820;  1 drivers
v0x600001851320_0 .net *"_ivl_36", 31 0, L_0x600001b7c640;  1 drivers
L_0x1200501c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000018513b0_0 .net *"_ivl_39", 23 0, L_0x1200501c0;  1 drivers
L_0x120050208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001851440_0 .net/2u *"_ivl_40", 31 0, L_0x120050208;  1 drivers
v0x6000018514d0_0 .net *"_ivl_44", 31 0, L_0x600001b7c500;  1 drivers
L_0x120050250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001851560_0 .net *"_ivl_47", 23 0, L_0x120050250;  1 drivers
L_0x120050298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000018515f0_0 .net/2u *"_ivl_48", 31 0, L_0x120050298;  1 drivers
v0x600001851680_0 .net *"_ivl_52", 31 0, L_0x600001b7d180;  1 drivers
L_0x1200502e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001851710_0 .net *"_ivl_55", 23 0, L_0x1200502e0;  1 drivers
L_0x120050328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000018517a0_0 .net/2u *"_ivl_56", 31 0, L_0x120050328;  1 drivers
L_0x120050370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001851830_0 .net/2u *"_ivl_76", 3 0, L_0x120050370;  1 drivers
v0x6000018518c0_0 .net *"_ivl_78", 0 0, L_0x600001b7d2c0;  1 drivers
v0x600001851950_0 .net *"_ivl_8", 31 0, L_0x600001b7caa0;  1 drivers
L_0x1200503b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000018519e0_0 .net/2u *"_ivl_80", 3 0, L_0x1200503b8;  1 drivers
v0x600001851a70_0 .net *"_ivl_82", 0 0, L_0x600001b7d360;  1 drivers
v0x600001851b00_0 .net *"_ivl_85", 0 0, L_0x600000162290;  1 drivers
L_0x120050400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600001851b90_0 .net/2u *"_ivl_86", 3 0, L_0x120050400;  1 drivers
v0x600001851c20_0 .net *"_ivl_88", 0 0, L_0x600001b7d400;  1 drivers
v0x600001851cb0_0 .net "all_done", 0 0, L_0x600000162df0;  1 drivers
v0x600001851d40_0 .net "busy", 0 0, L_0x600000162300;  alias, 1 drivers
v0x600001851dd0_0 .net "clk", 0 0, v0x60000183eeb0_0;  alias, 1 drivers
v0x600001851e60_0 .var "decoded_opcode", 7 0;
v0x600001851ef0_0 .var "decoded_subop", 7 0;
v0x600001851f80_0 .net "dma_clear", 0 0, L_0x600001b7d220;  1 drivers
v0x600001852010_0 .net "dma_cmd", 127 0, v0x6000018520a0_0;  alias, 1 drivers
v0x6000018520a0_0 .var "dma_cmd_reg", 127 0;
v0x600001852130_0 .net "dma_done", 0 0, L_0x60000016dd50;  alias, 1 drivers
v0x6000018521c0_0 .net "dma_ready", 0 0, L_0x600001b65f40;  alias, 1 drivers
v0x600001852250_0 .net "dma_valid", 0 0, L_0x6000001623e0;  alias, 1 drivers
v0x6000018522e0_0 .var "dma_valid_reg", 0 0;
v0x600001852370_0 .net "done", 0 0, L_0x6000001621b0;  alias, 1 drivers
v0x600001852400_0 .var "done_reg", 0 0;
v0x600001852490_0 .net "error", 0 0, L_0x6000001620d0;  alias, 1 drivers
v0x600001852520_0 .var "error_reg", 0 0;
v0x6000018525b0_0 .net "global_sync_in", 0 0, v0x60000183efd0_0;  alias, 1 drivers
v0x600001852640_0 .net "imem_addr", 19 0, L_0x600000162e60;  alias, 1 drivers
v0x6000018526d0_0 .var "imem_addr_reg", 19 0;
v0x600001852760_0 .net "imem_data", 127 0, v0x600001833a80_0;  alias, 1 drivers
v0x6000018527f0_0 .net "imem_re", 0 0, L_0x600000162ed0;  alias, 1 drivers
v0x600001852880_0 .var "imem_re_reg", 0 0;
v0x600001852910_0 .net "imem_valid", 0 0, L_0x600000163090;  alias, 1 drivers
v0x6000018529a0_0 .var "instr_reg", 127 0;
v0x600001852a30_0 .net "loop_count", 15 0, L_0x600001b7c960;  1 drivers
v0x600001852ac0 .array "loop_counter", 3 0, 15 0;
v0x600001852b50_0 .var "loop_sp", 1 0;
v0x600001852be0 .array "loop_start_addr", 3 0, 19 0;
v0x600001852c70_0 .net "mxu_clear", 0 0, L_0x600001b7c5a0;  1 drivers
v0x600001852d00_0 .net "mxu_cmd", 127 0, v0x600001852d90_0;  alias, 1 drivers
v0x600001852d90_0 .var "mxu_cmd_reg", 127 0;
v0x600001852e20_0 .net "mxu_done", 0 0, L_0x60000016d9d0;  alias, 1 drivers
v0x600001852eb0_0 .net "mxu_ready", 0 0, L_0x60000016d960;  alias, 1 drivers
v0x600001852f40_0 .net "mxu_valid", 0 0, L_0x600000162680;  alias, 1 drivers
v0x600001852fd0_0 .var "mxu_valid_reg", 0 0;
v0x600001853060_0 .net "opcode", 7 0, L_0x600001b7cf00;  1 drivers
v0x6000018530f0_0 .var "pc", 19 0;
v0x600001853180_0 .var "pending_dma", 7 0;
v0x600001853210_0 .var "pending_mxu", 7 0;
v0x6000018532a0_0 .var "pending_vpu", 7 0;
v0x600001853330_0 .net "rst_n", 0 0, v0x60000183f7b0_0;  alias, 1 drivers
v0x6000018533c0_0 .net "start", 0 0, v0x60000183fb10_0;  alias, 1 drivers
v0x600001853450_0 .net "start_pc", 19 0, v0x60000183fba0_0;  alias, 1 drivers
v0x6000018534e0_0 .var "state", 3 0;
v0x600001853570_0 .net "subop", 7 0, L_0x600001b7d040;  1 drivers
v0x600001853600_0 .net "sync_grant", 0 0, v0x60000183f840_0;  alias, 1 drivers
v0x600001853690_0 .net "sync_mask", 7 0, L_0x600001b7ca00;  1 drivers
v0x600001853720_0 .net "sync_request", 0 0, L_0x600000162140;  alias, 1 drivers
v0x6000018537b0_0 .var "sync_request_reg", 0 0;
v0x600001853840_0 .net "vpu_clear", 0 0, L_0x600001b7d0e0;  1 drivers
v0x6000018538d0_0 .net "vpu_cmd", 127 0, v0x600001853960_0;  alias, 1 drivers
v0x600001853960_0 .var "vpu_cmd_reg", 127 0;
v0x6000018539f0_0 .net "vpu_done", 0 0, L_0x60000016db20;  alias, 1 drivers
v0x600001853a80_0 .net "vpu_ready", 0 0, L_0x600001b65a40;  alias, 1 drivers
v0x600001853b10_0 .net "vpu_valid", 0 0, L_0x6000001624c0;  alias, 1 drivers
v0x600001853ba0_0 .var "vpu_valid_reg", 0 0;
L_0x600001b7cf00 .part v0x600001833a80_0, 120, 8;
L_0x600001b7d040 .part v0x600001833a80_0, 112, 8;
L_0x600001b7c960 .part v0x600001833a80_0, 32, 16;
L_0x600001b7ca00 .part v0x600001833a80_0, 104, 8;
L_0x600001b7caa0 .concat [ 8 24 0 0], v0x600001853210_0, L_0x120050010;
L_0x600001b7cb40 .cmp/eq 32, L_0x600001b7caa0, L_0x120050058;
L_0x600001b7cbe0 .concat [ 8 24 0 0], v0x6000018532a0_0, L_0x1200500a0;
L_0x600001b7cc80 .cmp/eq 32, L_0x600001b7cbe0, L_0x1200500e8;
L_0x600001b7cd20 .concat [ 8 24 0 0], v0x600001853180_0, L_0x120050130;
L_0x600001b7c820 .cmp/eq 32, L_0x600001b7cd20, L_0x120050178;
L_0x600001b7c640 .concat [ 8 24 0 0], v0x600001853210_0, L_0x1200501c0;
L_0x600001b7c5a0 .cmp/eq 32, L_0x600001b7c640, L_0x120050208;
L_0x600001b7c500 .concat [ 8 24 0 0], v0x6000018532a0_0, L_0x120050250;
L_0x600001b7d0e0 .cmp/eq 32, L_0x600001b7c500, L_0x120050298;
L_0x600001b7d180 .concat [ 8 24 0 0], v0x600001853180_0, L_0x1200502e0;
L_0x600001b7d220 .cmp/eq 32, L_0x600001b7d180, L_0x120050328;
L_0x600001b7d2c0 .cmp/ne 4, v0x6000018534e0_0, L_0x120050370;
L_0x600001b7d360 .cmp/ne 4, v0x6000018534e0_0, L_0x1200503b8;
L_0x600001b7d400 .cmp/ne 4, v0x6000018534e0_0, L_0x120050400;
S_0x12977ba30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x12977b690;
 .timescale 0 0;
v0x600001850bd0_0 .var/i "i", 31 0;
S_0x12976bff0 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x12977a630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x12973cfa0 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x12973cfe0 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x12973d020 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x12973d060 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x12973d0a0 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x12973d0e0 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x12973d120 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x12973d160 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x60000016d500 .functor OR 1, L_0x600001b7ad00, L_0x600001b7ada0, C4<0>, C4<0>;
L_0x60000016d570 .functor AND 1, L_0x600001b7ae40, v0x60000183ce10_0, C4<1>, C4<1>;
L_0x60000016d5e0 .functor AND 1, L_0x60000016d570, L_0x600001b7aee0, C4<1>, C4<1>;
L_0x60000016d650 .functor OR 1, L_0x60000016d500, L_0x60000016d5e0, C4<0>, C4<0>;
L_0x60000016d6c0 .functor BUFZ 1, L_0x60000016d650, C4<0>, C4<0>, C4<0>;
L_0x60000016d730 .functor AND 1, L_0x600001b7af80, L_0x600001b7b020, C4<1>, C4<1>;
L_0x60000016d7a0 .functor AND 1, L_0x600001b7b200, L_0x600001b7b2a0, C4<1>, C4<1>;
L_0x60000016d810 .functor AND 1, L_0x60000016d7a0, L_0x600001b7b480, C4<1>, C4<1>;
v0x60000184a490_0 .net *"_ivl_101", 0 0, L_0x600001b7b480;  1 drivers
L_0x120052188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000184a520_0 .net/2u *"_ivl_37", 2 0, L_0x120052188;  1 drivers
v0x60000184a5b0_0 .net *"_ivl_39", 0 0, L_0x600001b7ad00;  1 drivers
L_0x1200521d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000184a640_0 .net/2u *"_ivl_41", 2 0, L_0x1200521d0;  1 drivers
v0x60000184a6d0_0 .net *"_ivl_43", 0 0, L_0x600001b7ada0;  1 drivers
v0x60000184a760_0 .net *"_ivl_46", 0 0, L_0x60000016d500;  1 drivers
L_0x120052218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000184a7f0_0 .net/2u *"_ivl_47", 2 0, L_0x120052218;  1 drivers
v0x60000184a880_0 .net *"_ivl_49", 0 0, L_0x600001b7ae40;  1 drivers
v0x60000184a910_0 .net *"_ivl_52", 0 0, L_0x60000016d570;  1 drivers
v0x60000184a9a0_0 .net *"_ivl_54", 0 0, L_0x600001b7aee0;  1 drivers
v0x60000184aa30_0 .net *"_ivl_56", 0 0, L_0x60000016d5e0;  1 drivers
L_0x120052260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000184aac0_0 .net/2u *"_ivl_61", 2 0, L_0x120052260;  1 drivers
v0x60000184ab50_0 .net *"_ivl_63", 0 0, L_0x600001b7af80;  1 drivers
L_0x1200522a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000184abe0_0 .net/2u *"_ivl_65", 2 0, L_0x1200522a8;  1 drivers
v0x60000184ac70_0 .net *"_ivl_67", 0 0, L_0x600001b7b020;  1 drivers
L_0x1200522f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000184ad00_0 .net/2u *"_ivl_71", 2 0, L_0x1200522f0;  1 drivers
L_0x120052338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000184ad90_0 .net/2u *"_ivl_75", 2 0, L_0x120052338;  1 drivers
L_0x1200523c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000184ae20_0 .net/2u *"_ivl_81", 2 0, L_0x1200523c8;  1 drivers
v0x60000184aeb0_0 .net *"_ivl_83", 0 0, L_0x600001b7b200;  1 drivers
v0x60000184af40_0 .net *"_ivl_85", 0 0, L_0x600001b7b2a0;  1 drivers
v0x60000184afd0_0 .net *"_ivl_88", 0 0, L_0x60000016d7a0;  1 drivers
v0x60000184b060_0 .net *"_ivl_89", 31 0, L_0x600001b7b340;  1 drivers
L_0x120052410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000184b0f0_0 .net *"_ivl_92", 15 0, L_0x120052410;  1 drivers
L_0x120052a88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000184b180_0 .net *"_ivl_93", 31 0, L_0x120052a88;  1 drivers
L_0x120052458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x60000184b210_0 .net/2u *"_ivl_97", 31 0, L_0x120052458;  1 drivers
v0x60000184b2a0_0 .net *"_ivl_99", 31 0, L_0x600001b7b3e0;  1 drivers
v0x60000184b330_0 .net "act_data", 31 0, v0x6000018327f0_0;  1 drivers
v0x60000184b3c0 .array "act_h", 19 0;
v0x60000184b3c0_0 .net v0x60000184b3c0 0, 7 0, L_0x600000161f80; 1 drivers
v0x60000184b3c0_1 .net v0x60000184b3c0 1, 7 0, v0x60000185cd80_0; 1 drivers
v0x60000184b3c0_2 .net v0x60000184b3c0 2, 7 0, v0x60000185e2e0_0; 1 drivers
v0x60000184b3c0_3 .net v0x60000184b3c0 3, 7 0, v0x60000185f840_0; 1 drivers
v0x60000184b3c0_4 .net v0x60000184b3c0 4, 7 0, v0x600001858e10_0; 1 drivers
v0x60000184b3c0_5 .net v0x60000184b3c0 5, 7 0, L_0x600000161e30; 1 drivers
v0x60000184b3c0_6 .net v0x60000184b3c0 6, 7 0, v0x60000185a370_0; 1 drivers
v0x60000184b3c0_7 .net v0x60000184b3c0 7, 7 0, v0x60000185b8d0_0; 1 drivers
v0x60000184b3c0_8 .net v0x60000184b3c0 8, 7 0, v0x600001844ea0_0; 1 drivers
v0x60000184b3c0_9 .net v0x60000184b3c0 9, 7 0, v0x600001846400_0; 1 drivers
v0x60000184b3c0_10 .net v0x60000184b3c0 10, 7 0, L_0x600000161ea0; 1 drivers
v0x60000184b3c0_11 .net v0x60000184b3c0 11, 7 0, v0x600001847960_0; 1 drivers
v0x60000184b3c0_12 .net v0x60000184b3c0 12, 7 0, v0x600001840f30_0; 1 drivers
v0x60000184b3c0_13 .net v0x60000184b3c0 13, 7 0, v0x600001842490_0; 1 drivers
v0x60000184b3c0_14 .net v0x60000184b3c0 14, 7 0, v0x6000018439f0_0; 1 drivers
v0x60000184b3c0_15 .net v0x60000184b3c0 15, 7 0, L_0x600000161d50; 1 drivers
v0x60000184b3c0_16 .net v0x60000184b3c0 16, 7 0, v0x60000184cfc0_0; 1 drivers
v0x60000184b3c0_17 .net v0x60000184b3c0 17, 7 0, v0x60000184e520_0; 1 drivers
v0x60000184b3c0_18 .net v0x60000184b3c0 18, 7 0, v0x60000184fa80_0; 1 drivers
v0x60000184b3c0_19 .net v0x60000184b3c0 19, 7 0, v0x600001849050_0; 1 drivers
v0x60000184b450_0 .net "act_ready", 0 0, L_0x600001b7b160;  1 drivers
v0x60000184b4e0_0 .net "act_valid", 0 0, v0x600001832910_0;  1 drivers
v0x60000184b570_0 .net "busy", 0 0, L_0x60000016d730;  alias, 1 drivers
v0x60000184b600_0 .net "cfg_k_tiles", 15 0, L_0x600001b7d900;  alias, 1 drivers
L_0x1200524a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000184b690_0 .net "clear_acc", 0 0, L_0x1200524a0;  1 drivers
v0x60000184b720_0 .net "clk", 0 0, v0x60000183eeb0_0;  alias, 1 drivers
v0x60000184b7b0_0 .var "cycle_count", 15 0;
v0x60000184b840_0 .var "cycle_count_next", 15 0;
v0x600001853c30_5 .array/port v0x600001853c30, 5;
v0x60000184b8d0 .array "deskew_output", 3 0;
v0x60000184b8d0_0 .net v0x60000184b8d0 0, 31 0, v0x600001853c30_5; 1 drivers
v0x600001853d50_3 .array/port v0x600001853d50, 3;
v0x60000184b8d0_1 .net v0x60000184b8d0 1, 31 0, v0x600001853d50_3; 1 drivers
v0x600001853e70_1 .array/port v0x600001853e70, 1;
v0x60000184b8d0_2 .net v0x60000184b8d0 2, 31 0, v0x600001853e70_1; 1 drivers
v0x60000184b8d0_3 .net v0x60000184b8d0 3, 31 0, L_0x60000016d2d0; 1 drivers
v0x60000184b960_0 .net "done", 0 0, L_0x600001b7b0c0;  alias, 1 drivers
L_0x120052380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000184b9f0_0 .net "drain_delay", 15 0, L_0x120052380;  1 drivers
v0x60000184ba80_0 .net "pe_enable", 0 0, L_0x60000016d650;  1 drivers
v0x60000184bb10 .array "psum_bottom", 3 0;
v0x60000184bb10_0 .net v0x60000184bb10 0, 31 0, L_0x60000016cfc0; 1 drivers
v0x60000184bb10_1 .net v0x60000184bb10 1, 31 0, L_0x60000016d0a0; 1 drivers
v0x60000184bb10_2 .net v0x60000184bb10 2, 31 0, L_0x60000016d180; 1 drivers
v0x60000184bb10_3 .net v0x60000184bb10 3, 31 0, L_0x60000016d260; 1 drivers
L_0x120050568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000184bba0 .array "psum_v", 19 0;
v0x60000184bba0_0 .net v0x60000184bba0 0, 31 0, L_0x120050568; 1 drivers
L_0x1200505b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000184bba0_1 .net v0x60000184bba0 1, 31 0, L_0x1200505b0; 1 drivers
L_0x1200505f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000184bba0_2 .net v0x60000184bba0 2, 31 0, L_0x1200505f8; 1 drivers
L_0x120050640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000184bba0_3 .net v0x60000184bba0 3, 31 0, L_0x120050640; 1 drivers
v0x60000184bba0_4 .net v0x60000184bba0 4, 31 0, v0x60000185d290_0; 1 drivers
v0x60000184bba0_5 .net v0x60000184bba0 5, 31 0, v0x60000185e7f0_0; 1 drivers
v0x60000184bba0_6 .net v0x60000184bba0 6, 31 0, v0x60000185fd50_0; 1 drivers
v0x60000184bba0_7 .net v0x60000184bba0 7, 31 0, v0x600001859320_0; 1 drivers
v0x60000184bba0_8 .net v0x60000184bba0 8, 31 0, v0x60000185a880_0; 1 drivers
v0x60000184bba0_9 .net v0x60000184bba0 9, 31 0, v0x60000185bde0_0; 1 drivers
v0x60000184bba0_10 .net v0x60000184bba0 10, 31 0, v0x6000018453b0_0; 1 drivers
v0x60000184bba0_11 .net v0x60000184bba0 11, 31 0, v0x600001846910_0; 1 drivers
v0x60000184bba0_12 .net v0x60000184bba0 12, 31 0, v0x600001847e70_0; 1 drivers
v0x60000184bba0_13 .net v0x60000184bba0 13, 31 0, v0x600001841440_0; 1 drivers
v0x60000184bba0_14 .net v0x60000184bba0 14, 31 0, v0x6000018429a0_0; 1 drivers
v0x60000184bba0_15 .net v0x60000184bba0 15, 31 0, v0x600001843f00_0; 1 drivers
v0x60000184bba0_16 .net v0x60000184bba0 16, 31 0, v0x60000184d4d0_0; 1 drivers
v0x60000184bba0_17 .net v0x60000184bba0 17, 31 0, v0x60000184ea30_0; 1 drivers
v0x60000184bba0_18 .net v0x60000184bba0 18, 31 0, v0x600001848000_0; 1 drivers
v0x60000184bba0_19 .net v0x60000184bba0 19, 31 0, v0x600001849560_0; 1 drivers
v0x60000184bc30_0 .net "result_data", 127 0, L_0x600001b7ac60;  alias, 1 drivers
L_0x1200524e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000184bcc0_0 .net "result_ready", 0 0, L_0x1200524e8;  1 drivers
v0x60000184bd50_0 .net "result_valid", 0 0, L_0x60000016d810;  alias, 1 drivers
v0x60000184bde0_0 .net "rst_n", 0 0, v0x60000183f7b0_0;  alias, 1 drivers
v0x60000184be70_0 .net "skew_enable", 0 0, L_0x60000016d6c0;  1 drivers
v0x60000184bf00 .array "skew_input", 3 0;
v0x60000184bf00_0 .net v0x60000184bf00 0, 7 0, L_0x600001b7da40; 1 drivers
v0x60000184bf00_1 .net v0x60000184bf00 1, 7 0, L_0x600001b7db80; 1 drivers
v0x60000184bf00_2 .net v0x60000184bf00 2, 7 0, L_0x600001b7dcc0; 1 drivers
v0x60000184bf00_3 .net v0x60000184bf00 3, 7 0, L_0x600001b7de00; 1 drivers
v0x600001834000 .array "skew_output", 3 0;
v0x600001834000_0 .net v0x600001834000 0, 7 0, v0x60000185c000_0; 1 drivers
v0x600001834000_1 .net v0x600001834000 1, 7 0, v0x60000185c2d0_0; 1 drivers
v0x600001834000_2 .net v0x600001834000 2, 7 0, v0x60000185c5a0_0; 1 drivers
v0x600001834000_3 .net v0x600001834000 3, 7 0, v0x60000185c870_0; 1 drivers
v0x600001834090_0 .net "start", 0 0, v0x60000183ce10_0;  1 drivers
v0x600001834120_0 .var "state", 2 0;
v0x6000018341b0_0 .var "state_next", 2 0;
v0x600001834240_0 .net "weight_load_col", 1 0, v0x60000183e2e0_0;  1 drivers
v0x6000018342d0_0 .net "weight_load_data", 31 0, L_0x600001b7b520;  1 drivers
v0x600001834360_0 .net "weight_load_en", 0 0, v0x60000183e370_0;  1 drivers
E_0x600003f2a740/0 .event anyedge, v0x600001834120_0, v0x60000184b7b0_0, v0x600001834090_0, v0x600001834360_0;
E_0x600003f2a740/1 .event anyedge, v0x60000184b600_0, v0x60000184b9f0_0;
E_0x600003f2a740 .event/or E_0x600003f2a740/0, E_0x600003f2a740/1;
L_0x600001b7d9a0 .part v0x6000018327f0_0, 0, 8;
L_0x120050448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001b7da40 .functor MUXZ 8, L_0x120050448, L_0x600001b7d9a0, v0x600001832910_0, C4<>;
L_0x600001b7dae0 .part v0x6000018327f0_0, 8, 8;
L_0x120050490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001b7db80 .functor MUXZ 8, L_0x120050490, L_0x600001b7dae0, v0x600001832910_0, C4<>;
L_0x600001b7dc20 .part v0x6000018327f0_0, 16, 8;
L_0x1200504d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001b7dcc0 .functor MUXZ 8, L_0x1200504d8, L_0x600001b7dc20, v0x600001832910_0, C4<>;
L_0x600001b7dd60 .part v0x6000018327f0_0, 24, 8;
L_0x120050520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001b7de00 .functor MUXZ 8, L_0x120050520, L_0x600001b7dd60, v0x600001832910_0, C4<>;
L_0x600001b7dfe0 .part L_0x600001b7b520, 0, 8;
L_0x600001b7e800 .part L_0x600001b7b520, 0, 8;
L_0x600001b7f020 .part L_0x600001b7b520, 0, 8;
L_0x600001b7f840 .part L_0x600001b7b520, 0, 8;
L_0x600001b73a20 .part L_0x600001b7b520, 8, 8;
L_0x600001b733e0 .part L_0x600001b7b520, 8, 8;
L_0x600001b72c60 .part L_0x600001b7b520, 8, 8;
L_0x600001b71d60 .part L_0x600001b7b520, 8, 8;
L_0x600001b71680 .part L_0x600001b7b520, 16, 8;
L_0x600001b70d20 .part L_0x600001b7b520, 16, 8;
L_0x600001b72300 .part L_0x600001b7b520, 16, 8;
L_0x600001b78500 .part L_0x600001b7b520, 16, 8;
L_0x600001b78d20 .part L_0x600001b7b520, 24, 8;
L_0x600001b79540 .part L_0x600001b7b520, 24, 8;
L_0x600001b79d60 .part L_0x600001b7b520, 24, 8;
L_0x600001b7a580 .part L_0x600001b7b520, 24, 8;
L_0x600001b7ac60 .concat8 [ 32 32 32 32], L_0x60000016d340, L_0x60000016d3b0, L_0x60000016d420, L_0x60000016d490;
L_0x600001b7ad00 .cmp/eq 3, v0x600001834120_0, L_0x120052188;
L_0x600001b7ada0 .cmp/eq 3, v0x600001834120_0, L_0x1200521d0;
L_0x600001b7ae40 .cmp/eq 3, v0x600001834120_0, L_0x120052218;
L_0x600001b7aee0 .reduce/nor v0x60000183e370_0;
L_0x600001b7af80 .cmp/ne 3, v0x600001834120_0, L_0x120052260;
L_0x600001b7b020 .cmp/ne 3, v0x600001834120_0, L_0x1200522a8;
L_0x600001b7b0c0 .cmp/eq 3, v0x600001834120_0, L_0x1200522f0;
L_0x600001b7b160 .cmp/eq 3, v0x600001834120_0, L_0x120052338;
L_0x600001b7b200 .cmp/eq 3, v0x600001834120_0, L_0x1200523c8;
L_0x600001b7b2a0 .cmp/ge 16, v0x60000184b7b0_0, L_0x120052380;
L_0x600001b7b340 .concat [ 16 16 0 0], v0x60000184b7b0_0, L_0x120052410;
L_0x600001b7b3e0 .arith/sum 32, L_0x120052a88, L_0x120052458;
L_0x600001b7b480 .cmp/gt 32, L_0x600001b7b3e0, L_0x600001b7b340;
S_0x12973cb60 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x12976bff0;
 .timescale 0 0;
P_0x600000468100 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600000468140 .param/l "col" 1 7 248, +C4<00>;
L_0x60000016cfc0 .functor BUFZ 32, v0x60000184d4d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12973c720 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x12973cb60;
 .timescale 0 0;
v0x600001853c30 .array "delay_stages", 5 0, 31 0;
v0x600001853cc0_0 .var/i "i", 31 0;
S_0x1297625b0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x12976bff0;
 .timescale 0 0;
P_0x600000468180 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000004681c0 .param/l "col" 1 7 248, +C4<01>;
L_0x60000016d0a0 .functor BUFZ 32, v0x60000184ea30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12975ff60 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x1297625b0;
 .timescale 0 0;
v0x600001853d50 .array "delay_stages", 3 0, 31 0;
v0x600001853de0_0 .var/i "i", 31 0;
S_0x12975d910 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x12976bff0;
 .timescale 0 0;
P_0x600000468200 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600000468240 .param/l "col" 1 7 248, +C4<010>;
L_0x60000016d180 .functor BUFZ 32, v0x600001848000_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12975b2c0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x12975d910;
 .timescale 0 0;
v0x600001853e70 .array "delay_stages", 1 0, 31 0;
v0x600001853f00_0 .var/i "i", 31 0;
S_0x129758c70 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x12976bff0;
 .timescale 0 0;
P_0x600000468280 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x6000004682c0 .param/l "col" 1 7 248, +C4<011>;
L_0x60000016d260 .functor BUFZ 32, v0x600001849560_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x129756620 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x129758c70;
 .timescale 0 0;
L_0x60000016d2d0 .functor BUFZ 32, L_0x60000016d260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x129753fd0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x12976bff0;
 .timescale 0 0;
P_0x600003f2a9c0 .param/l "row" 1 7 142, +C4<00>;
v0x60000185c090_0 .net *"_ivl_1", 7 0, L_0x600001b7d9a0;  1 drivers
v0x60000185c120_0 .net/2u *"_ivl_2", 7 0, L_0x120050448;  1 drivers
S_0x129751980 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x129753fd0;
 .timescale 0 0;
v0x60000185c000_0 .var "out_reg", 7 0;
S_0x12974f330 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x12976bff0;
 .timescale 0 0;
P_0x600003f2aa40 .param/l "row" 1 7 142, +C4<01>;
v0x60000185c360_0 .net *"_ivl_1", 7 0, L_0x600001b7dae0;  1 drivers
v0x60000185c3f0_0 .net/2u *"_ivl_2", 7 0, L_0x120050490;  1 drivers
S_0x12974cce0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x12974f330;
 .timescale 0 0;
v0x60000185c1b0 .array "delay_stages", 0 0, 7 0;
v0x60000185c240_0 .var/i "i", 31 0;
v0x60000185c2d0_0 .var "out_reg", 7 0;
S_0x12974a690 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x12976bff0;
 .timescale 0 0;
P_0x600003f2aac0 .param/l "row" 1 7 142, +C4<010>;
v0x60000185c630_0 .net *"_ivl_1", 7 0, L_0x600001b7dc20;  1 drivers
v0x60000185c6c0_0 .net/2u *"_ivl_2", 7 0, L_0x1200504d8;  1 drivers
S_0x129748040 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x12974a690;
 .timescale 0 0;
v0x60000185c480 .array "delay_stages", 1 0, 7 0;
v0x60000185c510_0 .var/i "i", 31 0;
v0x60000185c5a0_0 .var "out_reg", 7 0;
S_0x1297459f0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x12976bff0;
 .timescale 0 0;
P_0x600003f2ab40 .param/l "row" 1 7 142, +C4<011>;
v0x60000185c900_0 .net *"_ivl_1", 7 0, L_0x600001b7dd60;  1 drivers
v0x60000185c990_0 .net/2u *"_ivl_2", 7 0, L_0x120050520;  1 drivers
S_0x1297433a0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x1297459f0;
 .timescale 0 0;
v0x60000185c750 .array "delay_stages", 2 0, 7 0;
v0x60000185c7e0_0 .var/i "i", 31 0;
v0x60000185c870_0 .var "out_reg", 7 0;
S_0x129740d50 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x12976bff0;
 .timescale 0 0;
P_0x600003f2a980 .param/l "row" 1 7 213, +C4<00>;
S_0x12973e700 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x129740d50;
 .timescale 0 0;
P_0x600003f2ac00 .param/l "col" 1 7 214, +C4<00>;
L_0x600000161dc0 .functor AND 1, v0x60000183e370_0, L_0x600001b7df40, C4<1>, C4<1>;
L_0x600000161c70 .functor AND 1, L_0x600001b7e120, v0x60000183ce10_0, C4<1>, C4<1>;
L_0x600000161ce0 .functor OR 1, L_0x600001b7e080, L_0x600000161c70, C4<0>, C4<0>;
L_0x600000161b90 .functor AND 1, L_0x1200524a0, L_0x600000161ce0, C4<1>, C4<1>;
L_0x600000161c00 .functor AND 1, L_0x600000161b90, L_0x600001b7e260, C4<1>, C4<1>;
v0x60000185d560_0 .net *"_ivl_0", 2 0, L_0x600001b7dea0;  1 drivers
L_0x120050718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000185d5f0_0 .net/2u *"_ivl_11", 2 0, L_0x120050718;  1 drivers
v0x60000185d680_0 .net *"_ivl_13", 0 0, L_0x600001b7e080;  1 drivers
L_0x120050760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000185d710_0 .net/2u *"_ivl_15", 2 0, L_0x120050760;  1 drivers
v0x60000185d7a0_0 .net *"_ivl_17", 0 0, L_0x600001b7e120;  1 drivers
v0x60000185d830_0 .net *"_ivl_20", 0 0, L_0x600000161c70;  1 drivers
v0x60000185d8c0_0 .net *"_ivl_22", 0 0, L_0x600000161ce0;  1 drivers
v0x60000185d950_0 .net *"_ivl_24", 0 0, L_0x600000161b90;  1 drivers
v0x60000185d9e0_0 .net *"_ivl_25", 31 0, L_0x600001b7e1c0;  1 drivers
L_0x1200507a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000185da70_0 .net *"_ivl_28", 15 0, L_0x1200507a8;  1 drivers
L_0x1200507f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000185db00_0 .net/2u *"_ivl_29", 31 0, L_0x1200507f0;  1 drivers
L_0x120050688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000185db90_0 .net *"_ivl_3", 0 0, L_0x120050688;  1 drivers
v0x60000185dc20_0 .net *"_ivl_31", 0 0, L_0x600001b7e260;  1 drivers
L_0x1200506d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000185dcb0_0 .net/2u *"_ivl_4", 2 0, L_0x1200506d0;  1 drivers
v0x60000185dd40_0 .net *"_ivl_6", 0 0, L_0x600001b7df40;  1 drivers
v0x60000185ddd0_0 .net "do_clear", 0 0, L_0x600000161c00;  1 drivers
v0x60000185de60_0 .net "load_weight", 0 0, L_0x600000161dc0;  1 drivers
v0x60000185def0_0 .net "weight_in", 7 0, L_0x600001b7dfe0;  1 drivers
L_0x600001b7dea0 .concat [ 2 1 0 0], v0x60000183e2e0_0, L_0x120050688;
L_0x600001b7df40 .cmp/eq 3, L_0x600001b7dea0, L_0x1200506d0;
L_0x600001b7e080 .cmp/eq 3, v0x600001834120_0, L_0x120050718;
L_0x600001b7e120 .cmp/eq 3, v0x600001834120_0, L_0x120050760;
L_0x600001b7e1c0 .concat [ 16 16 0 0], v0x60000184b7b0_0, L_0x1200507a8;
L_0x600001b7e260 .cmp/eq 32, L_0x600001b7e1c0, L_0x1200507f0;
S_0x12975ea10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12973e700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000468380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000004683c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000185ca20_0 .net *"_ivl_11", 0 0, L_0x600001b7e4e0;  1 drivers
v0x60000185cab0_0 .net *"_ivl_12", 15 0, L_0x600001b7e580;  1 drivers
v0x60000185cb40_0 .net/s *"_ivl_4", 15 0, L_0x600001b7e300;  1 drivers
v0x60000185cbd0_0 .net/s *"_ivl_6", 15 0, L_0x600001b7e3a0;  1 drivers
v0x60000185cc60_0 .net/s "a_signed", 7 0, v0x60000185ce10_0;  1 drivers
v0x60000185ccf0_0 .net "act_in", 7 0, L_0x600000161f80;  alias, 1 drivers
v0x60000185cd80_0 .var "act_out", 7 0;
v0x60000185ce10_0 .var "act_reg", 7 0;
v0x60000185cea0_0 .net "clear_acc", 0 0, L_0x600000161c00;  alias, 1 drivers
v0x60000185cf30_0 .net "clk", 0 0, v0x60000183eeb0_0;  alias, 1 drivers
v0x60000185cfc0_0 .net "enable", 0 0, L_0x60000016d650;  alias, 1 drivers
v0x60000185d050_0 .net "load_weight", 0 0, L_0x600000161dc0;  alias, 1 drivers
v0x60000185d0e0_0 .net/s "product", 15 0, L_0x600001b7e440;  1 drivers
v0x60000185d170_0 .net/s "product_ext", 31 0, L_0x600001b7e620;  1 drivers
v0x60000185d200_0 .net "psum_in", 31 0, L_0x120050568;  alias, 1 drivers
v0x60000185d290_0 .var "psum_out", 31 0;
v0x60000185d320_0 .net "rst_n", 0 0, v0x60000183f7b0_0;  alias, 1 drivers
v0x60000185d3b0_0 .net/s "w_signed", 7 0, v0x60000185d4d0_0;  1 drivers
v0x60000185d440_0 .net "weight_in", 7 0, L_0x600001b7dfe0;  alias, 1 drivers
v0x60000185d4d0_0 .var "weight_reg", 7 0;
L_0x600001b7e300 .extend/s 16, v0x60000185ce10_0;
L_0x600001b7e3a0 .extend/s 16, v0x60000185d4d0_0;
L_0x600001b7e440 .arith/mult 16, L_0x600001b7e300, L_0x600001b7e3a0;
L_0x600001b7e4e0 .part L_0x600001b7e440, 15, 1;
LS_0x600001b7e580_0_0 .concat [ 1 1 1 1], L_0x600001b7e4e0, L_0x600001b7e4e0, L_0x600001b7e4e0, L_0x600001b7e4e0;
LS_0x600001b7e580_0_4 .concat [ 1 1 1 1], L_0x600001b7e4e0, L_0x600001b7e4e0, L_0x600001b7e4e0, L_0x600001b7e4e0;
LS_0x600001b7e580_0_8 .concat [ 1 1 1 1], L_0x600001b7e4e0, L_0x600001b7e4e0, L_0x600001b7e4e0, L_0x600001b7e4e0;
LS_0x600001b7e580_0_12 .concat [ 1 1 1 1], L_0x600001b7e4e0, L_0x600001b7e4e0, L_0x600001b7e4e0, L_0x600001b7e4e0;
L_0x600001b7e580 .concat [ 4 4 4 4], LS_0x600001b7e580_0_0, LS_0x600001b7e580_0_4, LS_0x600001b7e580_0_8, LS_0x600001b7e580_0_12;
L_0x600001b7e620 .concat [ 16 16 0 0], L_0x600001b7e440, L_0x600001b7e580;
S_0x12975eb80 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x129740d50;
 .timescale 0 0;
P_0x600003f2ad80 .param/l "col" 1 7 214, +C4<01>;
L_0x6000001619d0 .functor AND 1, v0x60000183e370_0, L_0x600001b7e760, C4<1>, C4<1>;
L_0x600000161a40 .functor AND 1, L_0x600001b7e940, v0x60000183ce10_0, C4<1>, C4<1>;
L_0x6000001618f0 .functor OR 1, L_0x600001b7e8a0, L_0x600000161a40, C4<0>, C4<0>;
L_0x600000161960 .functor AND 1, L_0x1200524a0, L_0x6000001618f0, C4<1>, C4<1>;
L_0x600000161810 .functor AND 1, L_0x600000161960, L_0x600001b7ea80, C4<1>, C4<1>;
v0x60000185eac0_0 .net *"_ivl_0", 2 0, L_0x600001b7e6c0;  1 drivers
L_0x1200508c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000185eb50_0 .net/2u *"_ivl_11", 2 0, L_0x1200508c8;  1 drivers
v0x60000185ebe0_0 .net *"_ivl_13", 0 0, L_0x600001b7e8a0;  1 drivers
L_0x120050910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000185ec70_0 .net/2u *"_ivl_15", 2 0, L_0x120050910;  1 drivers
v0x60000185ed00_0 .net *"_ivl_17", 0 0, L_0x600001b7e940;  1 drivers
v0x60000185ed90_0 .net *"_ivl_20", 0 0, L_0x600000161a40;  1 drivers
v0x60000185ee20_0 .net *"_ivl_22", 0 0, L_0x6000001618f0;  1 drivers
v0x60000185eeb0_0 .net *"_ivl_24", 0 0, L_0x600000161960;  1 drivers
v0x60000185ef40_0 .net *"_ivl_25", 31 0, L_0x600001b7e9e0;  1 drivers
L_0x120050958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000185efd0_0 .net *"_ivl_28", 15 0, L_0x120050958;  1 drivers
L_0x1200509a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000185f060_0 .net/2u *"_ivl_29", 31 0, L_0x1200509a0;  1 drivers
L_0x120050838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000185f0f0_0 .net *"_ivl_3", 0 0, L_0x120050838;  1 drivers
v0x60000185f180_0 .net *"_ivl_31", 0 0, L_0x600001b7ea80;  1 drivers
L_0x120050880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000185f210_0 .net/2u *"_ivl_4", 2 0, L_0x120050880;  1 drivers
v0x60000185f2a0_0 .net *"_ivl_6", 0 0, L_0x600001b7e760;  1 drivers
v0x60000185f330_0 .net "do_clear", 0 0, L_0x600000161810;  1 drivers
v0x60000185f3c0_0 .net "load_weight", 0 0, L_0x6000001619d0;  1 drivers
v0x60000185f450_0 .net "weight_in", 7 0, L_0x600001b7e800;  1 drivers
L_0x600001b7e6c0 .concat [ 2 1 0 0], v0x60000183e2e0_0, L_0x120050838;
L_0x600001b7e760 .cmp/eq 3, L_0x600001b7e6c0, L_0x120050880;
L_0x600001b7e8a0 .cmp/eq 3, v0x600001834120_0, L_0x1200508c8;
L_0x600001b7e940 .cmp/eq 3, v0x600001834120_0, L_0x120050910;
L_0x600001b7e9e0 .concat [ 16 16 0 0], v0x60000184b7b0_0, L_0x120050958;
L_0x600001b7ea80 .cmp/eq 32, L_0x600001b7e9e0, L_0x1200509a0;
S_0x12975c3c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12975eb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000468400 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000468440 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000185df80_0 .net *"_ivl_11", 0 0, L_0x600001b7ed00;  1 drivers
v0x60000185e010_0 .net *"_ivl_12", 15 0, L_0x600001b7eda0;  1 drivers
v0x60000185e0a0_0 .net/s *"_ivl_4", 15 0, L_0x600001b7eb20;  1 drivers
v0x60000185e130_0 .net/s *"_ivl_6", 15 0, L_0x600001b7ebc0;  1 drivers
v0x60000185e1c0_0 .net/s "a_signed", 7 0, v0x60000185e370_0;  1 drivers
v0x60000185e250_0 .net "act_in", 7 0, v0x60000185cd80_0;  alias, 1 drivers
v0x60000185e2e0_0 .var "act_out", 7 0;
v0x60000185e370_0 .var "act_reg", 7 0;
v0x60000185e400_0 .net "clear_acc", 0 0, L_0x600000161810;  alias, 1 drivers
v0x60000185e490_0 .net "clk", 0 0, v0x60000183eeb0_0;  alias, 1 drivers
v0x60000185e520_0 .net "enable", 0 0, L_0x60000016d650;  alias, 1 drivers
v0x60000185e5b0_0 .net "load_weight", 0 0, L_0x6000001619d0;  alias, 1 drivers
v0x60000185e640_0 .net/s "product", 15 0, L_0x600001b7ec60;  1 drivers
v0x60000185e6d0_0 .net/s "product_ext", 31 0, L_0x600001b7ee40;  1 drivers
v0x60000185e760_0 .net "psum_in", 31 0, L_0x1200505b0;  alias, 1 drivers
v0x60000185e7f0_0 .var "psum_out", 31 0;
v0x60000185e880_0 .net "rst_n", 0 0, v0x60000183f7b0_0;  alias, 1 drivers
v0x60000185e910_0 .net/s "w_signed", 7 0, v0x60000185ea30_0;  1 drivers
v0x60000185e9a0_0 .net "weight_in", 7 0, L_0x600001b7e800;  alias, 1 drivers
v0x60000185ea30_0 .var "weight_reg", 7 0;
L_0x600001b7eb20 .extend/s 16, v0x60000185e370_0;
L_0x600001b7ebc0 .extend/s 16, v0x60000185ea30_0;
L_0x600001b7ec60 .arith/mult 16, L_0x600001b7eb20, L_0x600001b7ebc0;
L_0x600001b7ed00 .part L_0x600001b7ec60, 15, 1;
LS_0x600001b7eda0_0_0 .concat [ 1 1 1 1], L_0x600001b7ed00, L_0x600001b7ed00, L_0x600001b7ed00, L_0x600001b7ed00;
LS_0x600001b7eda0_0_4 .concat [ 1 1 1 1], L_0x600001b7ed00, L_0x600001b7ed00, L_0x600001b7ed00, L_0x600001b7ed00;
LS_0x600001b7eda0_0_8 .concat [ 1 1 1 1], L_0x600001b7ed00, L_0x600001b7ed00, L_0x600001b7ed00, L_0x600001b7ed00;
LS_0x600001b7eda0_0_12 .concat [ 1 1 1 1], L_0x600001b7ed00, L_0x600001b7ed00, L_0x600001b7ed00, L_0x600001b7ed00;
L_0x600001b7eda0 .concat [ 4 4 4 4], LS_0x600001b7eda0_0_0, LS_0x600001b7eda0_0_4, LS_0x600001b7eda0_0_8, LS_0x600001b7eda0_0_12;
L_0x600001b7ee40 .concat [ 16 16 0 0], L_0x600001b7ec60, L_0x600001b7eda0;
S_0x12975c530 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x129740d50;
 .timescale 0 0;
P_0x600003f2ae80 .param/l "col" 1 7 214, +C4<010>;
L_0x6000001628b0 .functor AND 1, v0x60000183e370_0, L_0x600001b7ef80, C4<1>, C4<1>;
L_0x600000162840 .functor AND 1, L_0x600001b7f160, v0x60000183ce10_0, C4<1>, C4<1>;
L_0x6000001627d0 .functor OR 1, L_0x600001b7f0c0, L_0x600000162840, C4<0>, C4<0>;
L_0x600000161260 .functor AND 1, L_0x1200524a0, L_0x6000001627d0, C4<1>, C4<1>;
L_0x600000160cb0 .functor AND 1, L_0x600000161260, L_0x600001b7f2a0, C4<1>, C4<1>;
v0x600001858090_0 .net *"_ivl_0", 3 0, L_0x600001b7eee0;  1 drivers
L_0x120050a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001858120_0 .net/2u *"_ivl_11", 2 0, L_0x120050a78;  1 drivers
v0x6000018581b0_0 .net *"_ivl_13", 0 0, L_0x600001b7f0c0;  1 drivers
L_0x120050ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001858240_0 .net/2u *"_ivl_15", 2 0, L_0x120050ac0;  1 drivers
v0x6000018582d0_0 .net *"_ivl_17", 0 0, L_0x600001b7f160;  1 drivers
v0x600001858360_0 .net *"_ivl_20", 0 0, L_0x600000162840;  1 drivers
v0x6000018583f0_0 .net *"_ivl_22", 0 0, L_0x6000001627d0;  1 drivers
v0x600001858480_0 .net *"_ivl_24", 0 0, L_0x600000161260;  1 drivers
v0x600001858510_0 .net *"_ivl_25", 31 0, L_0x600001b7f200;  1 drivers
L_0x120050b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000018585a0_0 .net *"_ivl_28", 15 0, L_0x120050b08;  1 drivers
L_0x120050b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001858630_0 .net/2u *"_ivl_29", 31 0, L_0x120050b50;  1 drivers
L_0x1200509e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000018586c0_0 .net *"_ivl_3", 1 0, L_0x1200509e8;  1 drivers
v0x600001858750_0 .net *"_ivl_31", 0 0, L_0x600001b7f2a0;  1 drivers
L_0x120050a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000018587e0_0 .net/2u *"_ivl_4", 3 0, L_0x120050a30;  1 drivers
v0x600001858870_0 .net *"_ivl_6", 0 0, L_0x600001b7ef80;  1 drivers
v0x600001858900_0 .net "do_clear", 0 0, L_0x600000160cb0;  1 drivers
v0x600001858990_0 .net "load_weight", 0 0, L_0x6000001628b0;  1 drivers
v0x600001858a20_0 .net "weight_in", 7 0, L_0x600001b7f020;  1 drivers
L_0x600001b7eee0 .concat [ 2 2 0 0], v0x60000183e2e0_0, L_0x1200509e8;
L_0x600001b7ef80 .cmp/eq 4, L_0x600001b7eee0, L_0x120050a30;
L_0x600001b7f0c0 .cmp/eq 3, v0x600001834120_0, L_0x120050a78;
L_0x600001b7f160 .cmp/eq 3, v0x600001834120_0, L_0x120050ac0;
L_0x600001b7f200 .concat [ 16 16 0 0], v0x60000184b7b0_0, L_0x120050b08;
L_0x600001b7f2a0 .cmp/eq 32, L_0x600001b7f200, L_0x120050b50;
S_0x129759d70 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12975c530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000468480 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000004684c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000185f4e0_0 .net *"_ivl_11", 0 0, L_0x600001b7f520;  1 drivers
v0x60000185f570_0 .net *"_ivl_12", 15 0, L_0x600001b7f5c0;  1 drivers
v0x60000185f600_0 .net/s *"_ivl_4", 15 0, L_0x600001b7f340;  1 drivers
v0x60000185f690_0 .net/s *"_ivl_6", 15 0, L_0x600001b7f3e0;  1 drivers
v0x60000185f720_0 .net/s "a_signed", 7 0, v0x60000185f8d0_0;  1 drivers
v0x60000185f7b0_0 .net "act_in", 7 0, v0x60000185e2e0_0;  alias, 1 drivers
v0x60000185f840_0 .var "act_out", 7 0;
v0x60000185f8d0_0 .var "act_reg", 7 0;
v0x60000185f960_0 .net "clear_acc", 0 0, L_0x600000160cb0;  alias, 1 drivers
v0x60000185f9f0_0 .net "clk", 0 0, v0x60000183eeb0_0;  alias, 1 drivers
v0x60000185fa80_0 .net "enable", 0 0, L_0x60000016d650;  alias, 1 drivers
v0x60000185fb10_0 .net "load_weight", 0 0, L_0x6000001628b0;  alias, 1 drivers
v0x60000185fba0_0 .net/s "product", 15 0, L_0x600001b7f480;  1 drivers
v0x60000185fc30_0 .net/s "product_ext", 31 0, L_0x600001b7f660;  1 drivers
v0x60000185fcc0_0 .net "psum_in", 31 0, L_0x1200505f8;  alias, 1 drivers
v0x60000185fd50_0 .var "psum_out", 31 0;
v0x60000185fde0_0 .net "rst_n", 0 0, v0x60000183f7b0_0;  alias, 1 drivers
v0x60000185fe70_0 .net/s "w_signed", 7 0, v0x600001858000_0;  1 drivers
v0x60000185ff00_0 .net "weight_in", 7 0, L_0x600001b7f020;  alias, 1 drivers
v0x600001858000_0 .var "weight_reg", 7 0;
L_0x600001b7f340 .extend/s 16, v0x60000185f8d0_0;
L_0x600001b7f3e0 .extend/s 16, v0x600001858000_0;
L_0x600001b7f480 .arith/mult 16, L_0x600001b7f340, L_0x600001b7f3e0;
L_0x600001b7f520 .part L_0x600001b7f480, 15, 1;
LS_0x600001b7f5c0_0_0 .concat [ 1 1 1 1], L_0x600001b7f520, L_0x600001b7f520, L_0x600001b7f520, L_0x600001b7f520;
LS_0x600001b7f5c0_0_4 .concat [ 1 1 1 1], L_0x600001b7f520, L_0x600001b7f520, L_0x600001b7f520, L_0x600001b7f520;
LS_0x600001b7f5c0_0_8 .concat [ 1 1 1 1], L_0x600001b7f520, L_0x600001b7f520, L_0x600001b7f520, L_0x600001b7f520;
LS_0x600001b7f5c0_0_12 .concat [ 1 1 1 1], L_0x600001b7f520, L_0x600001b7f520, L_0x600001b7f520, L_0x600001b7f520;
L_0x600001b7f5c0 .concat [ 4 4 4 4], LS_0x600001b7f5c0_0_0, LS_0x600001b7f5c0_0_4, LS_0x600001b7f5c0_0_8, LS_0x600001b7f5c0_0_12;
L_0x600001b7f660 .concat [ 16 16 0 0], L_0x600001b7f480, L_0x600001b7f5c0;
S_0x129759ee0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x129740d50;
 .timescale 0 0;
P_0x600003f2ad40 .param/l "col" 1 7 214, +C4<011>;
L_0x600000160e00 .functor AND 1, v0x60000183e370_0, L_0x600001b7f7a0, C4<1>, C4<1>;
L_0x600000160d90 .functor AND 1, L_0x600001b7f980, v0x60000183ce10_0, C4<1>, C4<1>;
L_0x600000160d20 .functor OR 1, L_0x600001b7f8e0, L_0x600000160d90, C4<0>, C4<0>;
L_0x600000161180 .functor AND 1, L_0x1200524a0, L_0x600000160d20, C4<1>, C4<1>;
L_0x6000001631e0 .functor AND 1, L_0x600000161180, L_0x600001b7fac0, C4<1>, C4<1>;
v0x6000018595f0_0 .net *"_ivl_0", 3 0, L_0x600001b7f700;  1 drivers
L_0x120050c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001859680_0 .net/2u *"_ivl_11", 2 0, L_0x120050c28;  1 drivers
v0x600001859710_0 .net *"_ivl_13", 0 0, L_0x600001b7f8e0;  1 drivers
L_0x120050c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000018597a0_0 .net/2u *"_ivl_15", 2 0, L_0x120050c70;  1 drivers
v0x600001859830_0 .net *"_ivl_17", 0 0, L_0x600001b7f980;  1 drivers
v0x6000018598c0_0 .net *"_ivl_20", 0 0, L_0x600000160d90;  1 drivers
v0x600001859950_0 .net *"_ivl_22", 0 0, L_0x600000160d20;  1 drivers
v0x6000018599e0_0 .net *"_ivl_24", 0 0, L_0x600000161180;  1 drivers
v0x600001859a70_0 .net *"_ivl_25", 31 0, L_0x600001b7fa20;  1 drivers
L_0x120050cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001859b00_0 .net *"_ivl_28", 15 0, L_0x120050cb8;  1 drivers
L_0x120050d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001859b90_0 .net/2u *"_ivl_29", 31 0, L_0x120050d00;  1 drivers
L_0x120050b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001859c20_0 .net *"_ivl_3", 1 0, L_0x120050b98;  1 drivers
v0x600001859cb0_0 .net *"_ivl_31", 0 0, L_0x600001b7fac0;  1 drivers
L_0x120050be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001859d40_0 .net/2u *"_ivl_4", 3 0, L_0x120050be0;  1 drivers
v0x600001859dd0_0 .net *"_ivl_6", 0 0, L_0x600001b7f7a0;  1 drivers
v0x600001859e60_0 .net "do_clear", 0 0, L_0x6000001631e0;  1 drivers
v0x600001859ef0_0 .net "load_weight", 0 0, L_0x600000160e00;  1 drivers
v0x600001859f80_0 .net "weight_in", 7 0, L_0x600001b7f840;  1 drivers
L_0x600001b7f700 .concat [ 2 2 0 0], v0x60000183e2e0_0, L_0x120050b98;
L_0x600001b7f7a0 .cmp/eq 4, L_0x600001b7f700, L_0x120050be0;
L_0x600001b7f8e0 .cmp/eq 3, v0x600001834120_0, L_0x120050c28;
L_0x600001b7f980 .cmp/eq 3, v0x600001834120_0, L_0x120050c70;
L_0x600001b7fa20 .concat [ 16 16 0 0], v0x60000184b7b0_0, L_0x120050cb8;
L_0x600001b7fac0 .cmp/eq 32, L_0x600001b7fa20, L_0x120050d00;
S_0x129757720 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x129759ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000468600 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000468640 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001858ab0_0 .net *"_ivl_11", 0 0, L_0x600001b7fd40;  1 drivers
v0x600001858b40_0 .net *"_ivl_12", 15 0, L_0x600001b7fde0;  1 drivers
v0x600001858bd0_0 .net/s *"_ivl_4", 15 0, L_0x600001b7fb60;  1 drivers
v0x600001858c60_0 .net/s *"_ivl_6", 15 0, L_0x600001b7fc00;  1 drivers
v0x600001858cf0_0 .net/s "a_signed", 7 0, v0x600001858ea0_0;  1 drivers
v0x600001858d80_0 .net "act_in", 7 0, v0x60000185f840_0;  alias, 1 drivers
v0x600001858e10_0 .var "act_out", 7 0;
v0x600001858ea0_0 .var "act_reg", 7 0;
v0x600001858f30_0 .net "clear_acc", 0 0, L_0x6000001631e0;  alias, 1 drivers
v0x600001858fc0_0 .net "clk", 0 0, v0x60000183eeb0_0;  alias, 1 drivers
v0x600001859050_0 .net "enable", 0 0, L_0x60000016d650;  alias, 1 drivers
v0x6000018590e0_0 .net "load_weight", 0 0, L_0x600000160e00;  alias, 1 drivers
v0x600001859170_0 .net/s "product", 15 0, L_0x600001b7fca0;  1 drivers
v0x600001859200_0 .net/s "product_ext", 31 0, L_0x600001b7fe80;  1 drivers
v0x600001859290_0 .net "psum_in", 31 0, L_0x120050640;  alias, 1 drivers
v0x600001859320_0 .var "psum_out", 31 0;
v0x6000018593b0_0 .net "rst_n", 0 0, v0x60000183f7b0_0;  alias, 1 drivers
v0x600001859440_0 .net/s "w_signed", 7 0, v0x600001859560_0;  1 drivers
v0x6000018594d0_0 .net "weight_in", 7 0, L_0x600001b7f840;  alias, 1 drivers
v0x600001859560_0 .var "weight_reg", 7 0;
L_0x600001b7fb60 .extend/s 16, v0x600001858ea0_0;
L_0x600001b7fc00 .extend/s 16, v0x600001859560_0;
L_0x600001b7fca0 .arith/mult 16, L_0x600001b7fb60, L_0x600001b7fc00;
L_0x600001b7fd40 .part L_0x600001b7fca0, 15, 1;
LS_0x600001b7fde0_0_0 .concat [ 1 1 1 1], L_0x600001b7fd40, L_0x600001b7fd40, L_0x600001b7fd40, L_0x600001b7fd40;
LS_0x600001b7fde0_0_4 .concat [ 1 1 1 1], L_0x600001b7fd40, L_0x600001b7fd40, L_0x600001b7fd40, L_0x600001b7fd40;
LS_0x600001b7fde0_0_8 .concat [ 1 1 1 1], L_0x600001b7fd40, L_0x600001b7fd40, L_0x600001b7fd40, L_0x600001b7fd40;
LS_0x600001b7fde0_0_12 .concat [ 1 1 1 1], L_0x600001b7fd40, L_0x600001b7fd40, L_0x600001b7fd40, L_0x600001b7fd40;
L_0x600001b7fde0 .concat [ 4 4 4 4], LS_0x600001b7fde0_0_0, LS_0x600001b7fde0_0_4, LS_0x600001b7fde0_0_8, LS_0x600001b7fde0_0_12;
L_0x600001b7fe80 .concat [ 16 16 0 0], L_0x600001b7fca0, L_0x600001b7fde0;
S_0x129757890 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x12976bff0;
 .timescale 0 0;
P_0x600003f2b040 .param/l "row" 1 7 213, +C4<01>;
S_0x1297550d0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x129757890;
 .timescale 0 0;
P_0x600003f2b0c0 .param/l "col" 1 7 214, +C4<00>;
L_0x600000163330 .functor AND 1, v0x60000183e370_0, L_0x600001b73b60, C4<1>, C4<1>;
L_0x600000163410 .functor AND 1, L_0x600001b73e80, v0x60000183ce10_0, C4<1>, C4<1>;
L_0x600000163480 .functor OR 1, L_0x600001b737a0, L_0x600000163410, C4<0>, C4<0>;
L_0x6000001634f0 .functor AND 1, L_0x1200524a0, L_0x600000163480, C4<1>, C4<1>;
L_0x600000163560 .functor AND 1, L_0x6000001634f0, L_0x600001b73d40, C4<1>, C4<1>;
v0x60000185ab50_0 .net *"_ivl_0", 2 0, L_0x600001b7ff20;  1 drivers
L_0x120050dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000185abe0_0 .net/2u *"_ivl_11", 2 0, L_0x120050dd8;  1 drivers
v0x60000185ac70_0 .net *"_ivl_13", 0 0, L_0x600001b737a0;  1 drivers
L_0x120050e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000185ad00_0 .net/2u *"_ivl_15", 2 0, L_0x120050e20;  1 drivers
v0x60000185ad90_0 .net *"_ivl_17", 0 0, L_0x600001b73e80;  1 drivers
v0x60000185ae20_0 .net *"_ivl_20", 0 0, L_0x600000163410;  1 drivers
v0x60000185aeb0_0 .net *"_ivl_22", 0 0, L_0x600000163480;  1 drivers
v0x60000185af40_0 .net *"_ivl_24", 0 0, L_0x6000001634f0;  1 drivers
v0x60000185afd0_0 .net *"_ivl_25", 31 0, L_0x600001b73660;  1 drivers
L_0x120050e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000185b060_0 .net *"_ivl_28", 15 0, L_0x120050e68;  1 drivers
L_0x120050eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000185b0f0_0 .net/2u *"_ivl_29", 31 0, L_0x120050eb0;  1 drivers
L_0x120050d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000185b180_0 .net *"_ivl_3", 0 0, L_0x120050d48;  1 drivers
v0x60000185b210_0 .net *"_ivl_31", 0 0, L_0x600001b73d40;  1 drivers
L_0x120050d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000185b2a0_0 .net/2u *"_ivl_4", 2 0, L_0x120050d90;  1 drivers
v0x60000185b330_0 .net *"_ivl_6", 0 0, L_0x600001b73b60;  1 drivers
v0x60000185b3c0_0 .net "do_clear", 0 0, L_0x600000163560;  1 drivers
v0x60000185b450_0 .net "load_weight", 0 0, L_0x600000163330;  1 drivers
v0x60000185b4e0_0 .net "weight_in", 7 0, L_0x600001b73a20;  1 drivers
L_0x600001b7ff20 .concat [ 2 1 0 0], v0x60000183e2e0_0, L_0x120050d48;
L_0x600001b73b60 .cmp/eq 3, L_0x600001b7ff20, L_0x120050d90;
L_0x600001b737a0 .cmp/eq 3, v0x600001834120_0, L_0x120050dd8;
L_0x600001b73e80 .cmp/eq 3, v0x600001834120_0, L_0x120050e20;
L_0x600001b73660 .concat [ 16 16 0 0], v0x60000184b7b0_0, L_0x120050e68;
L_0x600001b73d40 .cmp/eq 32, L_0x600001b73660, L_0x120050eb0;
S_0x129755240 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1297550d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000468680 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000004686c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000185a010_0 .net *"_ivl_11", 0 0, L_0x600001b73ac0;  1 drivers
v0x60000185a0a0_0 .net *"_ivl_12", 15 0, L_0x600001b732a0;  1 drivers
v0x60000185a130_0 .net/s *"_ivl_4", 15 0, L_0x600001b73520;  1 drivers
v0x60000185a1c0_0 .net/s *"_ivl_6", 15 0, L_0x600001b73c00;  1 drivers
v0x60000185a250_0 .net/s "a_signed", 7 0, v0x60000185a400_0;  1 drivers
v0x60000185a2e0_0 .net "act_in", 7 0, L_0x600000161e30;  alias, 1 drivers
v0x60000185a370_0 .var "act_out", 7 0;
v0x60000185a400_0 .var "act_reg", 7 0;
v0x60000185a490_0 .net "clear_acc", 0 0, L_0x600000163560;  alias, 1 drivers
v0x60000185a520_0 .net "clk", 0 0, v0x60000183eeb0_0;  alias, 1 drivers
v0x60000185a5b0_0 .net "enable", 0 0, L_0x60000016d650;  alias, 1 drivers
v0x60000185a640_0 .net "load_weight", 0 0, L_0x600000163330;  alias, 1 drivers
v0x60000185a6d0_0 .net/s "product", 15 0, L_0x600001b73200;  1 drivers
v0x60000185a760_0 .net/s "product_ext", 31 0, L_0x600001b73980;  1 drivers
v0x60000185a7f0_0 .net "psum_in", 31 0, v0x60000185d290_0;  alias, 1 drivers
v0x60000185a880_0 .var "psum_out", 31 0;
v0x60000185a910_0 .net "rst_n", 0 0, v0x60000183f7b0_0;  alias, 1 drivers
v0x60000185a9a0_0 .net/s "w_signed", 7 0, v0x60000185aac0_0;  1 drivers
v0x60000185aa30_0 .net "weight_in", 7 0, L_0x600001b73a20;  alias, 1 drivers
v0x60000185aac0_0 .var "weight_reg", 7 0;
L_0x600001b73520 .extend/s 16, v0x60000185a400_0;
L_0x600001b73c00 .extend/s 16, v0x60000185aac0_0;
L_0x600001b73200 .arith/mult 16, L_0x600001b73520, L_0x600001b73c00;
L_0x600001b73ac0 .part L_0x600001b73200, 15, 1;
LS_0x600001b732a0_0_0 .concat [ 1 1 1 1], L_0x600001b73ac0, L_0x600001b73ac0, L_0x600001b73ac0, L_0x600001b73ac0;
LS_0x600001b732a0_0_4 .concat [ 1 1 1 1], L_0x600001b73ac0, L_0x600001b73ac0, L_0x600001b73ac0, L_0x600001b73ac0;
LS_0x600001b732a0_0_8 .concat [ 1 1 1 1], L_0x600001b73ac0, L_0x600001b73ac0, L_0x600001b73ac0, L_0x600001b73ac0;
LS_0x600001b732a0_0_12 .concat [ 1 1 1 1], L_0x600001b73ac0, L_0x600001b73ac0, L_0x600001b73ac0, L_0x600001b73ac0;
L_0x600001b732a0 .concat [ 4 4 4 4], LS_0x600001b732a0_0_0, LS_0x600001b732a0_0_4, LS_0x600001b732a0_0_8, LS_0x600001b732a0_0_12;
L_0x600001b73980 .concat [ 16 16 0 0], L_0x600001b73200, L_0x600001b732a0;
S_0x129752a80 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x129757890;
 .timescale 0 0;
P_0x600003f2ad00 .param/l "col" 1 7 214, +C4<01>;
L_0x6000001636b0 .functor AND 1, v0x60000183e370_0, L_0x600001b73840, C4<1>, C4<1>;
L_0x600000163720 .functor AND 1, L_0x600001b73480, v0x60000183ce10_0, C4<1>, C4<1>;
L_0x600000163790 .functor OR 1, L_0x600001b73700, L_0x600000163720, C4<0>, C4<0>;
L_0x600000163800 .functor AND 1, L_0x1200524a0, L_0x600000163790, C4<1>, C4<1>;
L_0x600000163870 .functor AND 1, L_0x600000163800, L_0x600001b730c0, C4<1>, C4<1>;
v0x600001844120_0 .net *"_ivl_0", 2 0, L_0x600001b73340;  1 drivers
L_0x120050f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000018441b0_0 .net/2u *"_ivl_11", 2 0, L_0x120050f88;  1 drivers
v0x600001844240_0 .net *"_ivl_13", 0 0, L_0x600001b73700;  1 drivers
L_0x120050fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000018442d0_0 .net/2u *"_ivl_15", 2 0, L_0x120050fd0;  1 drivers
v0x600001844360_0 .net *"_ivl_17", 0 0, L_0x600001b73480;  1 drivers
v0x6000018443f0_0 .net *"_ivl_20", 0 0, L_0x600000163720;  1 drivers
v0x600001844480_0 .net *"_ivl_22", 0 0, L_0x600000163790;  1 drivers
v0x600001844510_0 .net *"_ivl_24", 0 0, L_0x600000163800;  1 drivers
v0x6000018445a0_0 .net *"_ivl_25", 31 0, L_0x600001b735c0;  1 drivers
L_0x120051018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001844630_0 .net *"_ivl_28", 15 0, L_0x120051018;  1 drivers
L_0x120051060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000018446c0_0 .net/2u *"_ivl_29", 31 0, L_0x120051060;  1 drivers
L_0x120050ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001844750_0 .net *"_ivl_3", 0 0, L_0x120050ef8;  1 drivers
v0x6000018447e0_0 .net *"_ivl_31", 0 0, L_0x600001b730c0;  1 drivers
L_0x120050f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001844870_0 .net/2u *"_ivl_4", 2 0, L_0x120050f40;  1 drivers
v0x600001844900_0 .net *"_ivl_6", 0 0, L_0x600001b73840;  1 drivers
v0x600001844990_0 .net "do_clear", 0 0, L_0x600000163870;  1 drivers
v0x600001844a20_0 .net "load_weight", 0 0, L_0x6000001636b0;  1 drivers
v0x600001844ab0_0 .net "weight_in", 7 0, L_0x600001b733e0;  1 drivers
L_0x600001b73340 .concat [ 2 1 0 0], v0x60000183e2e0_0, L_0x120050ef8;
L_0x600001b73840 .cmp/eq 3, L_0x600001b73340, L_0x120050f40;
L_0x600001b73700 .cmp/eq 3, v0x600001834120_0, L_0x120050f88;
L_0x600001b73480 .cmp/eq 3, v0x600001834120_0, L_0x120050fd0;
L_0x600001b735c0 .concat [ 16 16 0 0], v0x60000184b7b0_0, L_0x120051018;
L_0x600001b730c0 .cmp/eq 32, L_0x600001b735c0, L_0x120051060;
S_0x129752bf0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x129752a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000468700 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000468740 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000185b570_0 .net *"_ivl_11", 0 0, L_0x600001b72e40;  1 drivers
v0x60000185b600_0 .net *"_ivl_12", 15 0, L_0x600001b72ee0;  1 drivers
v0x60000185b690_0 .net/s *"_ivl_4", 15 0, L_0x600001b73160;  1 drivers
v0x60000185b720_0 .net/s *"_ivl_6", 15 0, L_0x600001b72f80;  1 drivers
v0x60000185b7b0_0 .net/s "a_signed", 7 0, v0x60000185b960_0;  1 drivers
v0x60000185b840_0 .net "act_in", 7 0, v0x60000185a370_0;  alias, 1 drivers
v0x60000185b8d0_0 .var "act_out", 7 0;
v0x60000185b960_0 .var "act_reg", 7 0;
v0x60000185b9f0_0 .net "clear_acc", 0 0, L_0x600000163870;  alias, 1 drivers
v0x60000185ba80_0 .net "clk", 0 0, v0x60000183eeb0_0;  alias, 1 drivers
v0x60000185bb10_0 .net "enable", 0 0, L_0x60000016d650;  alias, 1 drivers
v0x60000185bba0_0 .net "load_weight", 0 0, L_0x6000001636b0;  alias, 1 drivers
v0x60000185bc30_0 .net/s "product", 15 0, L_0x600001b73020;  1 drivers
v0x60000185bcc0_0 .net/s "product_ext", 31 0, L_0x600001b72d00;  1 drivers
v0x60000185bd50_0 .net "psum_in", 31 0, v0x60000185e7f0_0;  alias, 1 drivers
v0x60000185bde0_0 .var "psum_out", 31 0;
v0x60000185be70_0 .net "rst_n", 0 0, v0x60000183f7b0_0;  alias, 1 drivers
v0x60000185bf00_0 .net/s "w_signed", 7 0, v0x600001844090_0;  1 drivers
v0x600001844000_0 .net "weight_in", 7 0, L_0x600001b733e0;  alias, 1 drivers
v0x600001844090_0 .var "weight_reg", 7 0;
L_0x600001b73160 .extend/s 16, v0x60000185b960_0;
L_0x600001b72f80 .extend/s 16, v0x600001844090_0;
L_0x600001b73020 .arith/mult 16, L_0x600001b73160, L_0x600001b72f80;
L_0x600001b72e40 .part L_0x600001b73020, 15, 1;
LS_0x600001b72ee0_0_0 .concat [ 1 1 1 1], L_0x600001b72e40, L_0x600001b72e40, L_0x600001b72e40, L_0x600001b72e40;
LS_0x600001b72ee0_0_4 .concat [ 1 1 1 1], L_0x600001b72e40, L_0x600001b72e40, L_0x600001b72e40, L_0x600001b72e40;
LS_0x600001b72ee0_0_8 .concat [ 1 1 1 1], L_0x600001b72e40, L_0x600001b72e40, L_0x600001b72e40, L_0x600001b72e40;
LS_0x600001b72ee0_0_12 .concat [ 1 1 1 1], L_0x600001b72e40, L_0x600001b72e40, L_0x600001b72e40, L_0x600001b72e40;
L_0x600001b72ee0 .concat [ 4 4 4 4], LS_0x600001b72ee0_0_0, LS_0x600001b72ee0_0_4, LS_0x600001b72ee0_0_8, LS_0x600001b72ee0_0_12;
L_0x600001b72d00 .concat [ 16 16 0 0], L_0x600001b73020, L_0x600001b72ee0;
S_0x129750430 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x129757890;
 .timescale 0 0;
P_0x600003f2b280 .param/l "col" 1 7 214, +C4<010>;
L_0x6000001639c0 .functor AND 1, v0x60000183e370_0, L_0x600001b72bc0, C4<1>, C4<1>;
L_0x6000001633a0 .functor AND 1, L_0x600001b72b20, v0x60000183ce10_0, C4<1>, C4<1>;
L_0x600000163a30 .functor OR 1, L_0x600001b72a80, L_0x6000001633a0, C4<0>, C4<0>;
L_0x600000163aa0 .functor AND 1, L_0x1200524a0, L_0x600000163a30, C4<1>, C4<1>;
L_0x600000163b10 .functor AND 1, L_0x600000163aa0, L_0x600001b729e0, C4<1>, C4<1>;
v0x600001845680_0 .net *"_ivl_0", 3 0, L_0x600001b72da0;  1 drivers
L_0x120051138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001845710_0 .net/2u *"_ivl_11", 2 0, L_0x120051138;  1 drivers
v0x6000018457a0_0 .net *"_ivl_13", 0 0, L_0x600001b72a80;  1 drivers
L_0x120051180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001845830_0 .net/2u *"_ivl_15", 2 0, L_0x120051180;  1 drivers
v0x6000018458c0_0 .net *"_ivl_17", 0 0, L_0x600001b72b20;  1 drivers
v0x600001845950_0 .net *"_ivl_20", 0 0, L_0x6000001633a0;  1 drivers
v0x6000018459e0_0 .net *"_ivl_22", 0 0, L_0x600000163a30;  1 drivers
v0x600001845a70_0 .net *"_ivl_24", 0 0, L_0x600000163aa0;  1 drivers
v0x600001845b00_0 .net *"_ivl_25", 31 0, L_0x600001b72940;  1 drivers
L_0x1200511c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001845b90_0 .net *"_ivl_28", 15 0, L_0x1200511c8;  1 drivers
L_0x120051210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001845c20_0 .net/2u *"_ivl_29", 31 0, L_0x120051210;  1 drivers
L_0x1200510a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001845cb0_0 .net *"_ivl_3", 1 0, L_0x1200510a8;  1 drivers
v0x600001845d40_0 .net *"_ivl_31", 0 0, L_0x600001b729e0;  1 drivers
L_0x1200510f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001845dd0_0 .net/2u *"_ivl_4", 3 0, L_0x1200510f0;  1 drivers
v0x600001845e60_0 .net *"_ivl_6", 0 0, L_0x600001b72bc0;  1 drivers
v0x600001845ef0_0 .net "do_clear", 0 0, L_0x600000163b10;  1 drivers
v0x600001845f80_0 .net "load_weight", 0 0, L_0x6000001639c0;  1 drivers
v0x600001846010_0 .net "weight_in", 7 0, L_0x600001b72c60;  1 drivers
L_0x600001b72da0 .concat [ 2 2 0 0], v0x60000183e2e0_0, L_0x1200510a8;
L_0x600001b72bc0 .cmp/eq 4, L_0x600001b72da0, L_0x1200510f0;
L_0x600001b72a80 .cmp/eq 3, v0x600001834120_0, L_0x120051138;
L_0x600001b72b20 .cmp/eq 3, v0x600001834120_0, L_0x120051180;
L_0x600001b72940 .concat [ 16 16 0 0], v0x60000184b7b0_0, L_0x1200511c8;
L_0x600001b729e0 .cmp/eq 32, L_0x600001b72940, L_0x120051210;
S_0x1297505a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x129750430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000468800 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000468840 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001844b40_0 .net *"_ivl_11", 0 0, L_0x600001b721c0;  1 drivers
v0x600001844bd0_0 .net *"_ivl_12", 15 0, L_0x600001b71fe0;  1 drivers
v0x600001844c60_0 .net/s *"_ivl_4", 15 0, L_0x600001b72620;  1 drivers
v0x600001844cf0_0 .net/s *"_ivl_6", 15 0, L_0x600001b726c0;  1 drivers
v0x600001844d80_0 .net/s "a_signed", 7 0, v0x600001844f30_0;  1 drivers
v0x600001844e10_0 .net "act_in", 7 0, v0x60000185b8d0_0;  alias, 1 drivers
v0x600001844ea0_0 .var "act_out", 7 0;
v0x600001844f30_0 .var "act_reg", 7 0;
v0x600001844fc0_0 .net "clear_acc", 0 0, L_0x600000163b10;  alias, 1 drivers
v0x600001845050_0 .net "clk", 0 0, v0x60000183eeb0_0;  alias, 1 drivers
v0x6000018450e0_0 .net "enable", 0 0, L_0x60000016d650;  alias, 1 drivers
v0x600001845170_0 .net "load_weight", 0 0, L_0x6000001639c0;  alias, 1 drivers
v0x600001845200_0 .net/s "product", 15 0, L_0x600001b72120;  1 drivers
v0x600001845290_0 .net/s "product_ext", 31 0, L_0x600001b72080;  1 drivers
v0x600001845320_0 .net "psum_in", 31 0, v0x60000185fd50_0;  alias, 1 drivers
v0x6000018453b0_0 .var "psum_out", 31 0;
v0x600001845440_0 .net "rst_n", 0 0, v0x60000183f7b0_0;  alias, 1 drivers
v0x6000018454d0_0 .net/s "w_signed", 7 0, v0x6000018455f0_0;  1 drivers
v0x600001845560_0 .net "weight_in", 7 0, L_0x600001b72c60;  alias, 1 drivers
v0x6000018455f0_0 .var "weight_reg", 7 0;
L_0x600001b72620 .extend/s 16, v0x600001844f30_0;
L_0x600001b726c0 .extend/s 16, v0x6000018455f0_0;
L_0x600001b72120 .arith/mult 16, L_0x600001b72620, L_0x600001b726c0;
L_0x600001b721c0 .part L_0x600001b72120, 15, 1;
LS_0x600001b71fe0_0_0 .concat [ 1 1 1 1], L_0x600001b721c0, L_0x600001b721c0, L_0x600001b721c0, L_0x600001b721c0;
LS_0x600001b71fe0_0_4 .concat [ 1 1 1 1], L_0x600001b721c0, L_0x600001b721c0, L_0x600001b721c0, L_0x600001b721c0;
LS_0x600001b71fe0_0_8 .concat [ 1 1 1 1], L_0x600001b721c0, L_0x600001b721c0, L_0x600001b721c0, L_0x600001b721c0;
LS_0x600001b71fe0_0_12 .concat [ 1 1 1 1], L_0x600001b721c0, L_0x600001b721c0, L_0x600001b721c0, L_0x600001b721c0;
L_0x600001b71fe0 .concat [ 4 4 4 4], LS_0x600001b71fe0_0_0, LS_0x600001b71fe0_0_4, LS_0x600001b71fe0_0_8, LS_0x600001b71fe0_0_12;
L_0x600001b72080 .concat [ 16 16 0 0], L_0x600001b72120, L_0x600001b71fe0;
S_0x12974dde0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x129757890;
 .timescale 0 0;
P_0x600003f2b380 .param/l "col" 1 7 214, +C4<011>;
L_0x600000163c60 .functor AND 1, v0x60000183e370_0, L_0x600001b71f40, C4<1>, C4<1>;
L_0x600000163cd0 .functor AND 1, L_0x600001b71c20, v0x60000183ce10_0, C4<1>, C4<1>;
L_0x600000163d40 .functor OR 1, L_0x600001b71e00, L_0x600000163cd0, C4<0>, C4<0>;
L_0x600000163db0 .functor AND 1, L_0x1200524a0, L_0x600000163d40, C4<1>, C4<1>;
L_0x600000163e20 .functor AND 1, L_0x600000163db0, L_0x600001b71ae0, C4<1>, C4<1>;
v0x600001846be0_0 .net *"_ivl_0", 3 0, L_0x600001b71ea0;  1 drivers
L_0x1200512e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001846c70_0 .net/2u *"_ivl_11", 2 0, L_0x1200512e8;  1 drivers
v0x600001846d00_0 .net *"_ivl_13", 0 0, L_0x600001b71e00;  1 drivers
L_0x120051330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001846d90_0 .net/2u *"_ivl_15", 2 0, L_0x120051330;  1 drivers
v0x600001846e20_0 .net *"_ivl_17", 0 0, L_0x600001b71c20;  1 drivers
v0x600001846eb0_0 .net *"_ivl_20", 0 0, L_0x600000163cd0;  1 drivers
v0x600001846f40_0 .net *"_ivl_22", 0 0, L_0x600000163d40;  1 drivers
v0x600001846fd0_0 .net *"_ivl_24", 0 0, L_0x600000163db0;  1 drivers
v0x600001847060_0 .net *"_ivl_25", 31 0, L_0x600001b71cc0;  1 drivers
L_0x120051378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000018470f0_0 .net *"_ivl_28", 15 0, L_0x120051378;  1 drivers
L_0x1200513c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001847180_0 .net/2u *"_ivl_29", 31 0, L_0x1200513c0;  1 drivers
L_0x120051258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001847210_0 .net *"_ivl_3", 1 0, L_0x120051258;  1 drivers
v0x6000018472a0_0 .net *"_ivl_31", 0 0, L_0x600001b71ae0;  1 drivers
L_0x1200512a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001847330_0 .net/2u *"_ivl_4", 3 0, L_0x1200512a0;  1 drivers
v0x6000018473c0_0 .net *"_ivl_6", 0 0, L_0x600001b71f40;  1 drivers
v0x600001847450_0 .net "do_clear", 0 0, L_0x600000163e20;  1 drivers
v0x6000018474e0_0 .net "load_weight", 0 0, L_0x600000163c60;  1 drivers
v0x600001847570_0 .net "weight_in", 7 0, L_0x600001b71d60;  1 drivers
L_0x600001b71ea0 .concat [ 2 2 0 0], v0x60000183e2e0_0, L_0x120051258;
L_0x600001b71f40 .cmp/eq 4, L_0x600001b71ea0, L_0x1200512a0;
L_0x600001b71e00 .cmp/eq 3, v0x600001834120_0, L_0x1200512e8;
L_0x600001b71c20 .cmp/eq 3, v0x600001834120_0, L_0x120051330;
L_0x600001b71cc0 .concat [ 16 16 0 0], v0x60000184b7b0_0, L_0x120051378;
L_0x600001b71ae0 .cmp/eq 32, L_0x600001b71cc0, L_0x1200513c0;
S_0x12974df50 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12974dde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000468500 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000468540 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000018460a0_0 .net *"_ivl_11", 0 0, L_0x600001b71860;  1 drivers
v0x600001846130_0 .net *"_ivl_12", 15 0, L_0x600001b71900;  1 drivers
v0x6000018461c0_0 .net/s *"_ivl_4", 15 0, L_0x600001b71b80;  1 drivers
v0x600001846250_0 .net/s *"_ivl_6", 15 0, L_0x600001b719a0;  1 drivers
v0x6000018462e0_0 .net/s "a_signed", 7 0, v0x600001846490_0;  1 drivers
v0x600001846370_0 .net "act_in", 7 0, v0x600001844ea0_0;  alias, 1 drivers
v0x600001846400_0 .var "act_out", 7 0;
v0x600001846490_0 .var "act_reg", 7 0;
v0x600001846520_0 .net "clear_acc", 0 0, L_0x600000163e20;  alias, 1 drivers
v0x6000018465b0_0 .net "clk", 0 0, v0x60000183eeb0_0;  alias, 1 drivers
v0x600001846640_0 .net "enable", 0 0, L_0x60000016d650;  alias, 1 drivers
v0x6000018466d0_0 .net "load_weight", 0 0, L_0x600000163c60;  alias, 1 drivers
v0x600001846760_0 .net/s "product", 15 0, L_0x600001b71a40;  1 drivers
v0x6000018467f0_0 .net/s "product_ext", 31 0, L_0x600001b71720;  1 drivers
v0x600001846880_0 .net "psum_in", 31 0, v0x600001859320_0;  alias, 1 drivers
v0x600001846910_0 .var "psum_out", 31 0;
v0x6000018469a0_0 .net "rst_n", 0 0, v0x60000183f7b0_0;  alias, 1 drivers
v0x600001846a30_0 .net/s "w_signed", 7 0, v0x600001846b50_0;  1 drivers
v0x600001846ac0_0 .net "weight_in", 7 0, L_0x600001b71d60;  alias, 1 drivers
v0x600001846b50_0 .var "weight_reg", 7 0;
L_0x600001b71b80 .extend/s 16, v0x600001846490_0;
L_0x600001b719a0 .extend/s 16, v0x600001846b50_0;
L_0x600001b71a40 .arith/mult 16, L_0x600001b71b80, L_0x600001b719a0;
L_0x600001b71860 .part L_0x600001b71a40, 15, 1;
LS_0x600001b71900_0_0 .concat [ 1 1 1 1], L_0x600001b71860, L_0x600001b71860, L_0x600001b71860, L_0x600001b71860;
LS_0x600001b71900_0_4 .concat [ 1 1 1 1], L_0x600001b71860, L_0x600001b71860, L_0x600001b71860, L_0x600001b71860;
LS_0x600001b71900_0_8 .concat [ 1 1 1 1], L_0x600001b71860, L_0x600001b71860, L_0x600001b71860, L_0x600001b71860;
LS_0x600001b71900_0_12 .concat [ 1 1 1 1], L_0x600001b71860, L_0x600001b71860, L_0x600001b71860, L_0x600001b71860;
L_0x600001b71900 .concat [ 4 4 4 4], LS_0x600001b71900_0_0, LS_0x600001b71900_0_4, LS_0x600001b71900_0_8, LS_0x600001b71900_0_12;
L_0x600001b71720 .concat [ 16 16 0 0], L_0x600001b71a40, L_0x600001b71900;
S_0x12974b790 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x12976bff0;
 .timescale 0 0;
P_0x600003f2b480 .param/l "row" 1 7 213, +C4<010>;
S_0x12974b900 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12974b790;
 .timescale 0 0;
P_0x600003f2b500 .param/l "col" 1 7 214, +C4<00>;
L_0x600000163f70 .functor AND 1, v0x60000183e370_0, L_0x600001b715e0, C4<1>, C4<1>;
L_0x600000167f70 .functor AND 1, L_0x600001b71540, v0x60000183ce10_0, C4<1>, C4<1>;
L_0x600000167b10 .functor OR 1, L_0x600001b714a0, L_0x600000167f70, C4<0>, C4<0>;
L_0x6000001676b0 .functor AND 1, L_0x1200524a0, L_0x600000167b10, C4<1>, C4<1>;
L_0x600000167250 .functor AND 1, L_0x6000001676b0, L_0x600001b71400, C4<1>, C4<1>;
v0x6000018401b0_0 .net *"_ivl_0", 2 0, L_0x600001b717c0;  1 drivers
L_0x120051498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001840240_0 .net/2u *"_ivl_11", 2 0, L_0x120051498;  1 drivers
v0x6000018402d0_0 .net *"_ivl_13", 0 0, L_0x600001b714a0;  1 drivers
L_0x1200514e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001840360_0 .net/2u *"_ivl_15", 2 0, L_0x1200514e0;  1 drivers
v0x6000018403f0_0 .net *"_ivl_17", 0 0, L_0x600001b71540;  1 drivers
v0x600001840480_0 .net *"_ivl_20", 0 0, L_0x600000167f70;  1 drivers
v0x600001840510_0 .net *"_ivl_22", 0 0, L_0x600000167b10;  1 drivers
v0x6000018405a0_0 .net *"_ivl_24", 0 0, L_0x6000001676b0;  1 drivers
v0x600001840630_0 .net *"_ivl_25", 31 0, L_0x600001b71360;  1 drivers
L_0x120051528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000018406c0_0 .net *"_ivl_28", 15 0, L_0x120051528;  1 drivers
L_0x120051570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001840750_0 .net/2u *"_ivl_29", 31 0, L_0x120051570;  1 drivers
L_0x120051408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000018407e0_0 .net *"_ivl_3", 0 0, L_0x120051408;  1 drivers
v0x600001840870_0 .net *"_ivl_31", 0 0, L_0x600001b71400;  1 drivers
L_0x120051450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001840900_0 .net/2u *"_ivl_4", 2 0, L_0x120051450;  1 drivers
v0x600001840990_0 .net *"_ivl_6", 0 0, L_0x600001b715e0;  1 drivers
v0x600001840a20_0 .net "do_clear", 0 0, L_0x600000167250;  1 drivers
v0x600001840ab0_0 .net "load_weight", 0 0, L_0x600000163f70;  1 drivers
v0x600001840b40_0 .net "weight_in", 7 0, L_0x600001b71680;  1 drivers
L_0x600001b717c0 .concat [ 2 1 0 0], v0x60000183e2e0_0, L_0x120051408;
L_0x600001b715e0 .cmp/eq 3, L_0x600001b717c0, L_0x120051450;
L_0x600001b714a0 .cmp/eq 3, v0x600001834120_0, L_0x120051498;
L_0x600001b71540 .cmp/eq 3, v0x600001834120_0, L_0x1200514e0;
L_0x600001b71360 .concat [ 16 16 0 0], v0x60000184b7b0_0, L_0x120051528;
L_0x600001b71400 .cmp/eq 32, L_0x600001b71360, L_0x120051570;
S_0x129749140 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12974b900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000468880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000004688c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001847600_0 .net *"_ivl_11", 0 0, L_0x600001b71180;  1 drivers
v0x600001847690_0 .net *"_ivl_12", 15 0, L_0x600001b70fa0;  1 drivers
v0x600001847720_0 .net/s *"_ivl_4", 15 0, L_0x600001b71220;  1 drivers
v0x6000018477b0_0 .net/s *"_ivl_6", 15 0, L_0x600001b712c0;  1 drivers
v0x600001847840_0 .net/s "a_signed", 7 0, v0x6000018479f0_0;  1 drivers
v0x6000018478d0_0 .net "act_in", 7 0, L_0x600000161ea0;  alias, 1 drivers
v0x600001847960_0 .var "act_out", 7 0;
v0x6000018479f0_0 .var "act_reg", 7 0;
v0x600001847a80_0 .net "clear_acc", 0 0, L_0x600000167250;  alias, 1 drivers
v0x600001847b10_0 .net "clk", 0 0, v0x60000183eeb0_0;  alias, 1 drivers
v0x600001847ba0_0 .net "enable", 0 0, L_0x60000016d650;  alias, 1 drivers
v0x600001847c30_0 .net "load_weight", 0 0, L_0x600000163f70;  alias, 1 drivers
v0x600001847cc0_0 .net/s "product", 15 0, L_0x600001b710e0;  1 drivers
v0x600001847d50_0 .net/s "product_ext", 31 0, L_0x600001b71040;  1 drivers
v0x600001847de0_0 .net "psum_in", 31 0, v0x60000185a880_0;  alias, 1 drivers
v0x600001847e70_0 .var "psum_out", 31 0;
v0x600001847f00_0 .net "rst_n", 0 0, v0x60000183f7b0_0;  alias, 1 drivers
v0x600001840000_0 .net/s "w_signed", 7 0, v0x600001840120_0;  1 drivers
v0x600001840090_0 .net "weight_in", 7 0, L_0x600001b71680;  alias, 1 drivers
v0x600001840120_0 .var "weight_reg", 7 0;
L_0x600001b71220 .extend/s 16, v0x6000018479f0_0;
L_0x600001b712c0 .extend/s 16, v0x600001840120_0;
L_0x600001b710e0 .arith/mult 16, L_0x600001b71220, L_0x600001b712c0;
L_0x600001b71180 .part L_0x600001b710e0, 15, 1;
LS_0x600001b70fa0_0_0 .concat [ 1 1 1 1], L_0x600001b71180, L_0x600001b71180, L_0x600001b71180, L_0x600001b71180;
LS_0x600001b70fa0_0_4 .concat [ 1 1 1 1], L_0x600001b71180, L_0x600001b71180, L_0x600001b71180, L_0x600001b71180;
LS_0x600001b70fa0_0_8 .concat [ 1 1 1 1], L_0x600001b71180, L_0x600001b71180, L_0x600001b71180, L_0x600001b71180;
LS_0x600001b70fa0_0_12 .concat [ 1 1 1 1], L_0x600001b71180, L_0x600001b71180, L_0x600001b71180, L_0x600001b71180;
L_0x600001b70fa0 .concat [ 4 4 4 4], LS_0x600001b70fa0_0_0, LS_0x600001b70fa0_0_4, LS_0x600001b70fa0_0_8, LS_0x600001b70fa0_0_12;
L_0x600001b71040 .concat [ 16 16 0 0], L_0x600001b710e0, L_0x600001b70fa0;
S_0x1297492b0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12974b790;
 .timescale 0 0;
P_0x600003f2b600 .param/l "col" 1 7 214, +C4<01>;
L_0x600000166530 .functor AND 1, v0x60000183e370_0, L_0x600001b70f00, C4<1>, C4<1>;
L_0x6000001660d0 .functor AND 1, L_0x600001b70be0, v0x60000183ce10_0, C4<1>, C4<1>;
L_0x600000165c70 .functor OR 1, L_0x600001b70dc0, L_0x6000001660d0, C4<0>, C4<0>;
L_0x600000165810 .functor AND 1, L_0x1200524a0, L_0x600000165c70, C4<1>, C4<1>;
L_0x6000001653b0 .functor AND 1, L_0x600000165810, L_0x600001b70aa0, C4<1>, C4<1>;
v0x600001841710_0 .net *"_ivl_0", 2 0, L_0x600001b70e60;  1 drivers
L_0x120051648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000018417a0_0 .net/2u *"_ivl_11", 2 0, L_0x120051648;  1 drivers
v0x600001841830_0 .net *"_ivl_13", 0 0, L_0x600001b70dc0;  1 drivers
L_0x120051690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000018418c0_0 .net/2u *"_ivl_15", 2 0, L_0x120051690;  1 drivers
v0x600001841950_0 .net *"_ivl_17", 0 0, L_0x600001b70be0;  1 drivers
v0x6000018419e0_0 .net *"_ivl_20", 0 0, L_0x6000001660d0;  1 drivers
v0x600001841a70_0 .net *"_ivl_22", 0 0, L_0x600000165c70;  1 drivers
v0x600001841b00_0 .net *"_ivl_24", 0 0, L_0x600000165810;  1 drivers
v0x600001841b90_0 .net *"_ivl_25", 31 0, L_0x600001b70c80;  1 drivers
L_0x1200516d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001841c20_0 .net *"_ivl_28", 15 0, L_0x1200516d8;  1 drivers
L_0x120051720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001841cb0_0 .net/2u *"_ivl_29", 31 0, L_0x120051720;  1 drivers
L_0x1200515b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001841d40_0 .net *"_ivl_3", 0 0, L_0x1200515b8;  1 drivers
v0x600001841dd0_0 .net *"_ivl_31", 0 0, L_0x600001b70aa0;  1 drivers
L_0x120051600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001841e60_0 .net/2u *"_ivl_4", 2 0, L_0x120051600;  1 drivers
v0x600001841ef0_0 .net *"_ivl_6", 0 0, L_0x600001b70f00;  1 drivers
v0x600001841f80_0 .net "do_clear", 0 0, L_0x6000001653b0;  1 drivers
v0x600001842010_0 .net "load_weight", 0 0, L_0x600000166530;  1 drivers
v0x6000018420a0_0 .net "weight_in", 7 0, L_0x600001b70d20;  1 drivers
L_0x600001b70e60 .concat [ 2 1 0 0], v0x60000183e2e0_0, L_0x1200515b8;
L_0x600001b70f00 .cmp/eq 3, L_0x600001b70e60, L_0x120051600;
L_0x600001b70dc0 .cmp/eq 3, v0x600001834120_0, L_0x120051648;
L_0x600001b70be0 .cmp/eq 3, v0x600001834120_0, L_0x120051690;
L_0x600001b70c80 .concat [ 16 16 0 0], v0x60000184b7b0_0, L_0x1200516d8;
L_0x600001b70aa0 .cmp/eq 32, L_0x600001b70c80, L_0x120051720;
S_0x129746af0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1297492b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000468580 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000004685c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001840bd0_0 .net *"_ivl_11", 0 0, L_0x600001b724e0;  1 drivers
v0x600001840c60_0 .net *"_ivl_12", 15 0, L_0x600001b72580;  1 drivers
v0x600001840cf0_0 .net/s *"_ivl_4", 15 0, L_0x600001b70b40;  1 drivers
v0x600001840d80_0 .net/s *"_ivl_6", 15 0, L_0x600001b70960;  1 drivers
v0x600001840e10_0 .net/s "a_signed", 7 0, v0x600001840fc0_0;  1 drivers
v0x600001840ea0_0 .net "act_in", 7 0, v0x600001847960_0;  alias, 1 drivers
v0x600001840f30_0 .var "act_out", 7 0;
v0x600001840fc0_0 .var "act_reg", 7 0;
v0x600001841050_0 .net "clear_acc", 0 0, L_0x6000001653b0;  alias, 1 drivers
v0x6000018410e0_0 .net "clk", 0 0, v0x60000183eeb0_0;  alias, 1 drivers
v0x600001841170_0 .net "enable", 0 0, L_0x60000016d650;  alias, 1 drivers
v0x600001841200_0 .net "load_weight", 0 0, L_0x600000166530;  alias, 1 drivers
v0x600001841290_0 .net/s "product", 15 0, L_0x600001b70a00;  1 drivers
v0x600001841320_0 .net/s "product_ext", 31 0, L_0x600001b723a0;  1 drivers
v0x6000018413b0_0 .net "psum_in", 31 0, v0x60000185bde0_0;  alias, 1 drivers
v0x600001841440_0 .var "psum_out", 31 0;
v0x6000018414d0_0 .net "rst_n", 0 0, v0x60000183f7b0_0;  alias, 1 drivers
v0x600001841560_0 .net/s "w_signed", 7 0, v0x600001841680_0;  1 drivers
v0x6000018415f0_0 .net "weight_in", 7 0, L_0x600001b70d20;  alias, 1 drivers
v0x600001841680_0 .var "weight_reg", 7 0;
L_0x600001b70b40 .extend/s 16, v0x600001840fc0_0;
L_0x600001b70960 .extend/s 16, v0x600001841680_0;
L_0x600001b70a00 .arith/mult 16, L_0x600001b70b40, L_0x600001b70960;
L_0x600001b724e0 .part L_0x600001b70a00, 15, 1;
LS_0x600001b72580_0_0 .concat [ 1 1 1 1], L_0x600001b724e0, L_0x600001b724e0, L_0x600001b724e0, L_0x600001b724e0;
LS_0x600001b72580_0_4 .concat [ 1 1 1 1], L_0x600001b724e0, L_0x600001b724e0, L_0x600001b724e0, L_0x600001b724e0;
LS_0x600001b72580_0_8 .concat [ 1 1 1 1], L_0x600001b724e0, L_0x600001b724e0, L_0x600001b724e0, L_0x600001b724e0;
LS_0x600001b72580_0_12 .concat [ 1 1 1 1], L_0x600001b724e0, L_0x600001b724e0, L_0x600001b724e0, L_0x600001b724e0;
L_0x600001b72580 .concat [ 4 4 4 4], LS_0x600001b72580_0_0, LS_0x600001b72580_0_4, LS_0x600001b72580_0_8, LS_0x600001b72580_0_12;
L_0x600001b723a0 .concat [ 16 16 0 0], L_0x600001b70a00, L_0x600001b72580;
S_0x129746c60 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12974b790;
 .timescale 0 0;
P_0x600003f2b700 .param/l "col" 1 7 214, +C4<010>;
L_0x600000164690 .functor AND 1, v0x60000183e370_0, L_0x600001b72260, C4<1>, C4<1>;
L_0x600000164620 .functor AND 1, L_0x600001b70820, v0x60000183ce10_0, C4<1>, C4<1>;
L_0x6000001645b0 .functor OR 1, L_0x600001b706e0, L_0x600000164620, C4<0>, C4<0>;
L_0x600000164540 .functor AND 1, L_0x1200524a0, L_0x6000001645b0, C4<1>, C4<1>;
L_0x600000164460 .functor AND 1, L_0x600000164540, L_0x600001b738e0, C4<1>, C4<1>;
v0x600001842c70_0 .net *"_ivl_0", 3 0, L_0x600001b72440;  1 drivers
L_0x1200517f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001842d00_0 .net/2u *"_ivl_11", 2 0, L_0x1200517f8;  1 drivers
v0x600001842d90_0 .net *"_ivl_13", 0 0, L_0x600001b706e0;  1 drivers
L_0x120051840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001842e20_0 .net/2u *"_ivl_15", 2 0, L_0x120051840;  1 drivers
v0x600001842eb0_0 .net *"_ivl_17", 0 0, L_0x600001b70820;  1 drivers
v0x600001842f40_0 .net *"_ivl_20", 0 0, L_0x600000164620;  1 drivers
v0x600001842fd0_0 .net *"_ivl_22", 0 0, L_0x6000001645b0;  1 drivers
v0x600001843060_0 .net *"_ivl_24", 0 0, L_0x600000164540;  1 drivers
v0x6000018430f0_0 .net *"_ivl_25", 31 0, L_0x600001b708c0;  1 drivers
L_0x120051888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001843180_0 .net *"_ivl_28", 15 0, L_0x120051888;  1 drivers
L_0x1200518d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001843210_0 .net/2u *"_ivl_29", 31 0, L_0x1200518d0;  1 drivers
L_0x120051768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000018432a0_0 .net *"_ivl_3", 1 0, L_0x120051768;  1 drivers
v0x600001843330_0 .net *"_ivl_31", 0 0, L_0x600001b738e0;  1 drivers
L_0x1200517b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000018433c0_0 .net/2u *"_ivl_4", 3 0, L_0x1200517b0;  1 drivers
v0x600001843450_0 .net *"_ivl_6", 0 0, L_0x600001b72260;  1 drivers
v0x6000018434e0_0 .net "do_clear", 0 0, L_0x600000164460;  1 drivers
v0x600001843570_0 .net "load_weight", 0 0, L_0x600000164690;  1 drivers
v0x600001843600_0 .net "weight_in", 7 0, L_0x600001b72300;  1 drivers
L_0x600001b72440 .concat [ 2 2 0 0], v0x60000183e2e0_0, L_0x120051768;
L_0x600001b72260 .cmp/eq 4, L_0x600001b72440, L_0x1200517b0;
L_0x600001b706e0 .cmp/eq 3, v0x600001834120_0, L_0x1200517f8;
L_0x600001b70820 .cmp/eq 3, v0x600001834120_0, L_0x120051840;
L_0x600001b708c0 .concat [ 16 16 0 0], v0x60000184b7b0_0, L_0x120051888;
L_0x600001b738e0 .cmp/eq 32, L_0x600001b708c0, L_0x1200518d0;
S_0x1297444a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x129746c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000468780 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000004687c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001842130_0 .net *"_ivl_11", 0 0, L_0x600001b781e0;  1 drivers
v0x6000018421c0_0 .net *"_ivl_12", 15 0, L_0x600001b78280;  1 drivers
v0x600001842250_0 .net/s *"_ivl_4", 15 0, L_0x600001b78000;  1 drivers
v0x6000018422e0_0 .net/s *"_ivl_6", 15 0, L_0x600001b780a0;  1 drivers
v0x600001842370_0 .net/s "a_signed", 7 0, v0x600001842520_0;  1 drivers
v0x600001842400_0 .net "act_in", 7 0, v0x600001840f30_0;  alias, 1 drivers
v0x600001842490_0 .var "act_out", 7 0;
v0x600001842520_0 .var "act_reg", 7 0;
v0x6000018425b0_0 .net "clear_acc", 0 0, L_0x600000164460;  alias, 1 drivers
v0x600001842640_0 .net "clk", 0 0, v0x60000183eeb0_0;  alias, 1 drivers
v0x6000018426d0_0 .net "enable", 0 0, L_0x60000016d650;  alias, 1 drivers
v0x600001842760_0 .net "load_weight", 0 0, L_0x600000164690;  alias, 1 drivers
v0x6000018427f0_0 .net/s "product", 15 0, L_0x600001b78140;  1 drivers
v0x600001842880_0 .net/s "product_ext", 31 0, L_0x600001b78320;  1 drivers
v0x600001842910_0 .net "psum_in", 31 0, v0x6000018453b0_0;  alias, 1 drivers
v0x6000018429a0_0 .var "psum_out", 31 0;
v0x600001842a30_0 .net "rst_n", 0 0, v0x60000183f7b0_0;  alias, 1 drivers
v0x600001842ac0_0 .net/s "w_signed", 7 0, v0x600001842be0_0;  1 drivers
v0x600001842b50_0 .net "weight_in", 7 0, L_0x600001b72300;  alias, 1 drivers
v0x600001842be0_0 .var "weight_reg", 7 0;
L_0x600001b78000 .extend/s 16, v0x600001842520_0;
L_0x600001b780a0 .extend/s 16, v0x600001842be0_0;
L_0x600001b78140 .arith/mult 16, L_0x600001b78000, L_0x600001b780a0;
L_0x600001b781e0 .part L_0x600001b78140, 15, 1;
LS_0x600001b78280_0_0 .concat [ 1 1 1 1], L_0x600001b781e0, L_0x600001b781e0, L_0x600001b781e0, L_0x600001b781e0;
LS_0x600001b78280_0_4 .concat [ 1 1 1 1], L_0x600001b781e0, L_0x600001b781e0, L_0x600001b781e0, L_0x600001b781e0;
LS_0x600001b78280_0_8 .concat [ 1 1 1 1], L_0x600001b781e0, L_0x600001b781e0, L_0x600001b781e0, L_0x600001b781e0;
LS_0x600001b78280_0_12 .concat [ 1 1 1 1], L_0x600001b781e0, L_0x600001b781e0, L_0x600001b781e0, L_0x600001b781e0;
L_0x600001b78280 .concat [ 4 4 4 4], LS_0x600001b78280_0_0, LS_0x600001b78280_0_4, LS_0x600001b78280_0_8, LS_0x600001b78280_0_12;
L_0x600001b78320 .concat [ 16 16 0 0], L_0x600001b78140, L_0x600001b78280;
S_0x129744610 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12974b790;
 .timescale 0 0;
P_0x600003f2b800 .param/l "col" 1 7 214, +C4<011>;
L_0x60000016c070 .functor AND 1, v0x60000183e370_0, L_0x600001b78460, C4<1>, C4<1>;
L_0x60000016c0e0 .functor AND 1, L_0x600001b78640, v0x60000183ce10_0, C4<1>, C4<1>;
L_0x60000016c150 .functor OR 1, L_0x600001b785a0, L_0x60000016c0e0, C4<0>, C4<0>;
L_0x60000016c1c0 .functor AND 1, L_0x1200524a0, L_0x60000016c150, C4<1>, C4<1>;
L_0x60000016c230 .functor AND 1, L_0x60000016c1c0, L_0x600001b78780, C4<1>, C4<1>;
v0x60000184c240_0 .net *"_ivl_0", 3 0, L_0x600001b783c0;  1 drivers
L_0x1200519a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000184c2d0_0 .net/2u *"_ivl_11", 2 0, L_0x1200519a8;  1 drivers
v0x60000184c360_0 .net *"_ivl_13", 0 0, L_0x600001b785a0;  1 drivers
L_0x1200519f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000184c3f0_0 .net/2u *"_ivl_15", 2 0, L_0x1200519f0;  1 drivers
v0x60000184c480_0 .net *"_ivl_17", 0 0, L_0x600001b78640;  1 drivers
v0x60000184c510_0 .net *"_ivl_20", 0 0, L_0x60000016c0e0;  1 drivers
v0x60000184c5a0_0 .net *"_ivl_22", 0 0, L_0x60000016c150;  1 drivers
v0x60000184c630_0 .net *"_ivl_24", 0 0, L_0x60000016c1c0;  1 drivers
v0x60000184c6c0_0 .net *"_ivl_25", 31 0, L_0x600001b786e0;  1 drivers
L_0x120051a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000184c750_0 .net *"_ivl_28", 15 0, L_0x120051a38;  1 drivers
L_0x120051a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000184c7e0_0 .net/2u *"_ivl_29", 31 0, L_0x120051a80;  1 drivers
L_0x120051918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000184c870_0 .net *"_ivl_3", 1 0, L_0x120051918;  1 drivers
v0x60000184c900_0 .net *"_ivl_31", 0 0, L_0x600001b78780;  1 drivers
L_0x120051960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000184c990_0 .net/2u *"_ivl_4", 3 0, L_0x120051960;  1 drivers
v0x60000184ca20_0 .net *"_ivl_6", 0 0, L_0x600001b78460;  1 drivers
v0x60000184cab0_0 .net "do_clear", 0 0, L_0x60000016c230;  1 drivers
v0x60000184cb40_0 .net "load_weight", 0 0, L_0x60000016c070;  1 drivers
v0x60000184cbd0_0 .net "weight_in", 7 0, L_0x600001b78500;  1 drivers
L_0x600001b783c0 .concat [ 2 2 0 0], v0x60000183e2e0_0, L_0x120051918;
L_0x600001b78460 .cmp/eq 4, L_0x600001b783c0, L_0x120051960;
L_0x600001b785a0 .cmp/eq 3, v0x600001834120_0, L_0x1200519a8;
L_0x600001b78640 .cmp/eq 3, v0x600001834120_0, L_0x1200519f0;
L_0x600001b786e0 .concat [ 16 16 0 0], v0x60000184b7b0_0, L_0x120051a38;
L_0x600001b78780 .cmp/eq 32, L_0x600001b786e0, L_0x120051a80;
S_0x129741e50 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x129744610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000468900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000468940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001843690_0 .net *"_ivl_11", 0 0, L_0x600001b78a00;  1 drivers
v0x600001843720_0 .net *"_ivl_12", 15 0, L_0x600001b78aa0;  1 drivers
v0x6000018437b0_0 .net/s *"_ivl_4", 15 0, L_0x600001b78820;  1 drivers
v0x600001843840_0 .net/s *"_ivl_6", 15 0, L_0x600001b788c0;  1 drivers
v0x6000018438d0_0 .net/s "a_signed", 7 0, v0x600001843a80_0;  1 drivers
v0x600001843960_0 .net "act_in", 7 0, v0x600001842490_0;  alias, 1 drivers
v0x6000018439f0_0 .var "act_out", 7 0;
v0x600001843a80_0 .var "act_reg", 7 0;
v0x600001843b10_0 .net "clear_acc", 0 0, L_0x60000016c230;  alias, 1 drivers
v0x600001843ba0_0 .net "clk", 0 0, v0x60000183eeb0_0;  alias, 1 drivers
v0x600001843c30_0 .net "enable", 0 0, L_0x60000016d650;  alias, 1 drivers
v0x600001843cc0_0 .net "load_weight", 0 0, L_0x60000016c070;  alias, 1 drivers
v0x600001843d50_0 .net/s "product", 15 0, L_0x600001b78960;  1 drivers
v0x600001843de0_0 .net/s "product_ext", 31 0, L_0x600001b78b40;  1 drivers
v0x600001843e70_0 .net "psum_in", 31 0, v0x600001846910_0;  alias, 1 drivers
v0x600001843f00_0 .var "psum_out", 31 0;
v0x60000184c000_0 .net "rst_n", 0 0, v0x60000183f7b0_0;  alias, 1 drivers
v0x60000184c090_0 .net/s "w_signed", 7 0, v0x60000184c1b0_0;  1 drivers
v0x60000184c120_0 .net "weight_in", 7 0, L_0x600001b78500;  alias, 1 drivers
v0x60000184c1b0_0 .var "weight_reg", 7 0;
L_0x600001b78820 .extend/s 16, v0x600001843a80_0;
L_0x600001b788c0 .extend/s 16, v0x60000184c1b0_0;
L_0x600001b78960 .arith/mult 16, L_0x600001b78820, L_0x600001b788c0;
L_0x600001b78a00 .part L_0x600001b78960, 15, 1;
LS_0x600001b78aa0_0_0 .concat [ 1 1 1 1], L_0x600001b78a00, L_0x600001b78a00, L_0x600001b78a00, L_0x600001b78a00;
LS_0x600001b78aa0_0_4 .concat [ 1 1 1 1], L_0x600001b78a00, L_0x600001b78a00, L_0x600001b78a00, L_0x600001b78a00;
LS_0x600001b78aa0_0_8 .concat [ 1 1 1 1], L_0x600001b78a00, L_0x600001b78a00, L_0x600001b78a00, L_0x600001b78a00;
LS_0x600001b78aa0_0_12 .concat [ 1 1 1 1], L_0x600001b78a00, L_0x600001b78a00, L_0x600001b78a00, L_0x600001b78a00;
L_0x600001b78aa0 .concat [ 4 4 4 4], LS_0x600001b78aa0_0_0, LS_0x600001b78aa0_0_4, LS_0x600001b78aa0_0_8, LS_0x600001b78aa0_0_12;
L_0x600001b78b40 .concat [ 16 16 0 0], L_0x600001b78960, L_0x600001b78aa0;
S_0x129741fc0 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x12976bff0;
 .timescale 0 0;
P_0x600003f2b900 .param/l "row" 1 7 213, +C4<011>;
S_0x12973f800 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x129741fc0;
 .timescale 0 0;
P_0x600003f2b980 .param/l "col" 1 7 214, +C4<00>;
L_0x60000016c380 .functor AND 1, v0x60000183e370_0, L_0x600001b78c80, C4<1>, C4<1>;
L_0x60000016c3f0 .functor AND 1, L_0x600001b78e60, v0x60000183ce10_0, C4<1>, C4<1>;
L_0x60000016c460 .functor OR 1, L_0x600001b78dc0, L_0x60000016c3f0, C4<0>, C4<0>;
L_0x60000016c4d0 .functor AND 1, L_0x1200524a0, L_0x60000016c460, C4<1>, C4<1>;
L_0x60000016c540 .functor AND 1, L_0x60000016c4d0, L_0x600001b78fa0, C4<1>, C4<1>;
v0x60000184d7a0_0 .net *"_ivl_0", 2 0, L_0x600001b78be0;  1 drivers
L_0x120051b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000184d830_0 .net/2u *"_ivl_11", 2 0, L_0x120051b58;  1 drivers
v0x60000184d8c0_0 .net *"_ivl_13", 0 0, L_0x600001b78dc0;  1 drivers
L_0x120051ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000184d950_0 .net/2u *"_ivl_15", 2 0, L_0x120051ba0;  1 drivers
v0x60000184d9e0_0 .net *"_ivl_17", 0 0, L_0x600001b78e60;  1 drivers
v0x60000184da70_0 .net *"_ivl_20", 0 0, L_0x60000016c3f0;  1 drivers
v0x60000184db00_0 .net *"_ivl_22", 0 0, L_0x60000016c460;  1 drivers
v0x60000184db90_0 .net *"_ivl_24", 0 0, L_0x60000016c4d0;  1 drivers
v0x60000184dc20_0 .net *"_ivl_25", 31 0, L_0x600001b78f00;  1 drivers
L_0x120051be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000184dcb0_0 .net *"_ivl_28", 15 0, L_0x120051be8;  1 drivers
L_0x120051c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000184dd40_0 .net/2u *"_ivl_29", 31 0, L_0x120051c30;  1 drivers
L_0x120051ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000184ddd0_0 .net *"_ivl_3", 0 0, L_0x120051ac8;  1 drivers
v0x60000184de60_0 .net *"_ivl_31", 0 0, L_0x600001b78fa0;  1 drivers
L_0x120051b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000184def0_0 .net/2u *"_ivl_4", 2 0, L_0x120051b10;  1 drivers
v0x60000184df80_0 .net *"_ivl_6", 0 0, L_0x600001b78c80;  1 drivers
v0x60000184e010_0 .net "do_clear", 0 0, L_0x60000016c540;  1 drivers
v0x60000184e0a0_0 .net "load_weight", 0 0, L_0x60000016c380;  1 drivers
v0x60000184e130_0 .net "weight_in", 7 0, L_0x600001b78d20;  1 drivers
L_0x600001b78be0 .concat [ 2 1 0 0], v0x60000183e2e0_0, L_0x120051ac8;
L_0x600001b78c80 .cmp/eq 3, L_0x600001b78be0, L_0x120051b10;
L_0x600001b78dc0 .cmp/eq 3, v0x600001834120_0, L_0x120051b58;
L_0x600001b78e60 .cmp/eq 3, v0x600001834120_0, L_0x120051ba0;
L_0x600001b78f00 .concat [ 16 16 0 0], v0x60000184b7b0_0, L_0x120051be8;
L_0x600001b78fa0 .cmp/eq 32, L_0x600001b78f00, L_0x120051c30;
S_0x12973f970 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12973f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000468980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000004689c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000184cc60_0 .net *"_ivl_11", 0 0, L_0x600001b79220;  1 drivers
v0x60000184ccf0_0 .net *"_ivl_12", 15 0, L_0x600001b792c0;  1 drivers
v0x60000184cd80_0 .net/s *"_ivl_4", 15 0, L_0x600001b79040;  1 drivers
v0x60000184ce10_0 .net/s *"_ivl_6", 15 0, L_0x600001b790e0;  1 drivers
v0x60000184cea0_0 .net/s "a_signed", 7 0, v0x60000184d050_0;  1 drivers
v0x60000184cf30_0 .net "act_in", 7 0, L_0x600000161d50;  alias, 1 drivers
v0x60000184cfc0_0 .var "act_out", 7 0;
v0x60000184d050_0 .var "act_reg", 7 0;
v0x60000184d0e0_0 .net "clear_acc", 0 0, L_0x60000016c540;  alias, 1 drivers
v0x60000184d170_0 .net "clk", 0 0, v0x60000183eeb0_0;  alias, 1 drivers
v0x60000184d200_0 .net "enable", 0 0, L_0x60000016d650;  alias, 1 drivers
v0x60000184d290_0 .net "load_weight", 0 0, L_0x60000016c380;  alias, 1 drivers
v0x60000184d320_0 .net/s "product", 15 0, L_0x600001b79180;  1 drivers
v0x60000184d3b0_0 .net/s "product_ext", 31 0, L_0x600001b79360;  1 drivers
v0x60000184d440_0 .net "psum_in", 31 0, v0x600001847e70_0;  alias, 1 drivers
v0x60000184d4d0_0 .var "psum_out", 31 0;
v0x60000184d560_0 .net "rst_n", 0 0, v0x60000183f7b0_0;  alias, 1 drivers
v0x60000184d5f0_0 .net/s "w_signed", 7 0, v0x60000184d710_0;  1 drivers
v0x60000184d680_0 .net "weight_in", 7 0, L_0x600001b78d20;  alias, 1 drivers
v0x60000184d710_0 .var "weight_reg", 7 0;
L_0x600001b79040 .extend/s 16, v0x60000184d050_0;
L_0x600001b790e0 .extend/s 16, v0x60000184d710_0;
L_0x600001b79180 .arith/mult 16, L_0x600001b79040, L_0x600001b790e0;
L_0x600001b79220 .part L_0x600001b79180, 15, 1;
LS_0x600001b792c0_0_0 .concat [ 1 1 1 1], L_0x600001b79220, L_0x600001b79220, L_0x600001b79220, L_0x600001b79220;
LS_0x600001b792c0_0_4 .concat [ 1 1 1 1], L_0x600001b79220, L_0x600001b79220, L_0x600001b79220, L_0x600001b79220;
LS_0x600001b792c0_0_8 .concat [ 1 1 1 1], L_0x600001b79220, L_0x600001b79220, L_0x600001b79220, L_0x600001b79220;
LS_0x600001b792c0_0_12 .concat [ 1 1 1 1], L_0x600001b79220, L_0x600001b79220, L_0x600001b79220, L_0x600001b79220;
L_0x600001b792c0 .concat [ 4 4 4 4], LS_0x600001b792c0_0_0, LS_0x600001b792c0_0_4, LS_0x600001b792c0_0_8, LS_0x600001b792c0_0_12;
L_0x600001b79360 .concat [ 16 16 0 0], L_0x600001b79180, L_0x600001b792c0;
S_0x1297782a0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x129741fc0;
 .timescale 0 0;
P_0x600003f2ba80 .param/l "col" 1 7 214, +C4<01>;
L_0x60000016c690 .functor AND 1, v0x60000183e370_0, L_0x600001b794a0, C4<1>, C4<1>;
L_0x60000016c700 .functor AND 1, L_0x600001b79680, v0x60000183ce10_0, C4<1>, C4<1>;
L_0x60000016c770 .functor OR 1, L_0x600001b795e0, L_0x60000016c700, C4<0>, C4<0>;
L_0x60000016c7e0 .functor AND 1, L_0x1200524a0, L_0x60000016c770, C4<1>, C4<1>;
L_0x60000016c850 .functor AND 1, L_0x60000016c7e0, L_0x600001b797c0, C4<1>, C4<1>;
v0x60000184ed00_0 .net *"_ivl_0", 2 0, L_0x600001b79400;  1 drivers
L_0x120051d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000184ed90_0 .net/2u *"_ivl_11", 2 0, L_0x120051d08;  1 drivers
v0x60000184ee20_0 .net *"_ivl_13", 0 0, L_0x600001b795e0;  1 drivers
L_0x120051d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000184eeb0_0 .net/2u *"_ivl_15", 2 0, L_0x120051d50;  1 drivers
v0x60000184ef40_0 .net *"_ivl_17", 0 0, L_0x600001b79680;  1 drivers
v0x60000184efd0_0 .net *"_ivl_20", 0 0, L_0x60000016c700;  1 drivers
v0x60000184f060_0 .net *"_ivl_22", 0 0, L_0x60000016c770;  1 drivers
v0x60000184f0f0_0 .net *"_ivl_24", 0 0, L_0x60000016c7e0;  1 drivers
v0x60000184f180_0 .net *"_ivl_25", 31 0, L_0x600001b79720;  1 drivers
L_0x120051d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000184f210_0 .net *"_ivl_28", 15 0, L_0x120051d98;  1 drivers
L_0x120051de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000184f2a0_0 .net/2u *"_ivl_29", 31 0, L_0x120051de0;  1 drivers
L_0x120051c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000184f330_0 .net *"_ivl_3", 0 0, L_0x120051c78;  1 drivers
v0x60000184f3c0_0 .net *"_ivl_31", 0 0, L_0x600001b797c0;  1 drivers
L_0x120051cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000184f450_0 .net/2u *"_ivl_4", 2 0, L_0x120051cc0;  1 drivers
v0x60000184f4e0_0 .net *"_ivl_6", 0 0, L_0x600001b794a0;  1 drivers
v0x60000184f570_0 .net "do_clear", 0 0, L_0x60000016c850;  1 drivers
v0x60000184f600_0 .net "load_weight", 0 0, L_0x60000016c690;  1 drivers
v0x60000184f690_0 .net "weight_in", 7 0, L_0x600001b79540;  1 drivers
L_0x600001b79400 .concat [ 2 1 0 0], v0x60000183e2e0_0, L_0x120051c78;
L_0x600001b794a0 .cmp/eq 3, L_0x600001b79400, L_0x120051cc0;
L_0x600001b795e0 .cmp/eq 3, v0x600001834120_0, L_0x120051d08;
L_0x600001b79680 .cmp/eq 3, v0x600001834120_0, L_0x120051d50;
L_0x600001b79720 .concat [ 16 16 0 0], v0x60000184b7b0_0, L_0x120051d98;
L_0x600001b797c0 .cmp/eq 32, L_0x600001b79720, L_0x120051de0;
S_0x129778410 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1297782a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000468a00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000468a40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000184e1c0_0 .net *"_ivl_11", 0 0, L_0x600001b79a40;  1 drivers
v0x60000184e250_0 .net *"_ivl_12", 15 0, L_0x600001b79ae0;  1 drivers
v0x60000184e2e0_0 .net/s *"_ivl_4", 15 0, L_0x600001b79860;  1 drivers
v0x60000184e370_0 .net/s *"_ivl_6", 15 0, L_0x600001b79900;  1 drivers
v0x60000184e400_0 .net/s "a_signed", 7 0, v0x60000184e5b0_0;  1 drivers
v0x60000184e490_0 .net "act_in", 7 0, v0x60000184cfc0_0;  alias, 1 drivers
v0x60000184e520_0 .var "act_out", 7 0;
v0x60000184e5b0_0 .var "act_reg", 7 0;
v0x60000184e640_0 .net "clear_acc", 0 0, L_0x60000016c850;  alias, 1 drivers
v0x60000184e6d0_0 .net "clk", 0 0, v0x60000183eeb0_0;  alias, 1 drivers
v0x60000184e760_0 .net "enable", 0 0, L_0x60000016d650;  alias, 1 drivers
v0x60000184e7f0_0 .net "load_weight", 0 0, L_0x60000016c690;  alias, 1 drivers
v0x60000184e880_0 .net/s "product", 15 0, L_0x600001b799a0;  1 drivers
v0x60000184e910_0 .net/s "product_ext", 31 0, L_0x600001b79b80;  1 drivers
v0x60000184e9a0_0 .net "psum_in", 31 0, v0x600001841440_0;  alias, 1 drivers
v0x60000184ea30_0 .var "psum_out", 31 0;
v0x60000184eac0_0 .net "rst_n", 0 0, v0x60000183f7b0_0;  alias, 1 drivers
v0x60000184eb50_0 .net/s "w_signed", 7 0, v0x60000184ec70_0;  1 drivers
v0x60000184ebe0_0 .net "weight_in", 7 0, L_0x600001b79540;  alias, 1 drivers
v0x60000184ec70_0 .var "weight_reg", 7 0;
L_0x600001b79860 .extend/s 16, v0x60000184e5b0_0;
L_0x600001b79900 .extend/s 16, v0x60000184ec70_0;
L_0x600001b799a0 .arith/mult 16, L_0x600001b79860, L_0x600001b79900;
L_0x600001b79a40 .part L_0x600001b799a0, 15, 1;
LS_0x600001b79ae0_0_0 .concat [ 1 1 1 1], L_0x600001b79a40, L_0x600001b79a40, L_0x600001b79a40, L_0x600001b79a40;
LS_0x600001b79ae0_0_4 .concat [ 1 1 1 1], L_0x600001b79a40, L_0x600001b79a40, L_0x600001b79a40, L_0x600001b79a40;
LS_0x600001b79ae0_0_8 .concat [ 1 1 1 1], L_0x600001b79a40, L_0x600001b79a40, L_0x600001b79a40, L_0x600001b79a40;
LS_0x600001b79ae0_0_12 .concat [ 1 1 1 1], L_0x600001b79a40, L_0x600001b79a40, L_0x600001b79a40, L_0x600001b79a40;
L_0x600001b79ae0 .concat [ 4 4 4 4], LS_0x600001b79ae0_0_0, LS_0x600001b79ae0_0_4, LS_0x600001b79ae0_0_8, LS_0x600001b79ae0_0_12;
L_0x600001b79b80 .concat [ 16 16 0 0], L_0x600001b799a0, L_0x600001b79ae0;
S_0x12976b780 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x129741fc0;
 .timescale 0 0;
P_0x600003f2bb80 .param/l "col" 1 7 214, +C4<010>;
L_0x60000016c9a0 .functor AND 1, v0x60000183e370_0, L_0x600001b79cc0, C4<1>, C4<1>;
L_0x60000016ca10 .functor AND 1, L_0x600001b79ea0, v0x60000183ce10_0, C4<1>, C4<1>;
L_0x60000016ca80 .functor OR 1, L_0x600001b79e00, L_0x60000016ca10, C4<0>, C4<0>;
L_0x60000016caf0 .functor AND 1, L_0x1200524a0, L_0x60000016ca80, C4<1>, C4<1>;
L_0x60000016cb60 .functor AND 1, L_0x60000016caf0, L_0x600001b79fe0, C4<1>, C4<1>;
v0x6000018482d0_0 .net *"_ivl_0", 3 0, L_0x600001b79c20;  1 drivers
L_0x120051eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001848360_0 .net/2u *"_ivl_11", 2 0, L_0x120051eb8;  1 drivers
v0x6000018483f0_0 .net *"_ivl_13", 0 0, L_0x600001b79e00;  1 drivers
L_0x120051f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001848480_0 .net/2u *"_ivl_15", 2 0, L_0x120051f00;  1 drivers
v0x600001848510_0 .net *"_ivl_17", 0 0, L_0x600001b79ea0;  1 drivers
v0x6000018485a0_0 .net *"_ivl_20", 0 0, L_0x60000016ca10;  1 drivers
v0x600001848630_0 .net *"_ivl_22", 0 0, L_0x60000016ca80;  1 drivers
v0x6000018486c0_0 .net *"_ivl_24", 0 0, L_0x60000016caf0;  1 drivers
v0x600001848750_0 .net *"_ivl_25", 31 0, L_0x600001b79f40;  1 drivers
L_0x120051f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000018487e0_0 .net *"_ivl_28", 15 0, L_0x120051f48;  1 drivers
L_0x120051f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001848870_0 .net/2u *"_ivl_29", 31 0, L_0x120051f90;  1 drivers
L_0x120051e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001848900_0 .net *"_ivl_3", 1 0, L_0x120051e28;  1 drivers
v0x600001848990_0 .net *"_ivl_31", 0 0, L_0x600001b79fe0;  1 drivers
L_0x120051e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001848a20_0 .net/2u *"_ivl_4", 3 0, L_0x120051e70;  1 drivers
v0x600001848ab0_0 .net *"_ivl_6", 0 0, L_0x600001b79cc0;  1 drivers
v0x600001848b40_0 .net "do_clear", 0 0, L_0x60000016cb60;  1 drivers
v0x600001848bd0_0 .net "load_weight", 0 0, L_0x60000016c9a0;  1 drivers
v0x600001848c60_0 .net "weight_in", 7 0, L_0x600001b79d60;  1 drivers
L_0x600001b79c20 .concat [ 2 2 0 0], v0x60000183e2e0_0, L_0x120051e28;
L_0x600001b79cc0 .cmp/eq 4, L_0x600001b79c20, L_0x120051e70;
L_0x600001b79e00 .cmp/eq 3, v0x600001834120_0, L_0x120051eb8;
L_0x600001b79ea0 .cmp/eq 3, v0x600001834120_0, L_0x120051f00;
L_0x600001b79f40 .concat [ 16 16 0 0], v0x60000184b7b0_0, L_0x120051f48;
L_0x600001b79fe0 .cmp/eq 32, L_0x600001b79f40, L_0x120051f90;
S_0x12976b8f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12976b780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000468a80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000468ac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000184f720_0 .net *"_ivl_11", 0 0, L_0x600001b7a260;  1 drivers
v0x60000184f7b0_0 .net *"_ivl_12", 15 0, L_0x600001b7a300;  1 drivers
v0x60000184f840_0 .net/s *"_ivl_4", 15 0, L_0x600001b7a080;  1 drivers
v0x60000184f8d0_0 .net/s *"_ivl_6", 15 0, L_0x600001b7a120;  1 drivers
v0x60000184f960_0 .net/s "a_signed", 7 0, v0x60000184fb10_0;  1 drivers
v0x60000184f9f0_0 .net "act_in", 7 0, v0x60000184e520_0;  alias, 1 drivers
v0x60000184fa80_0 .var "act_out", 7 0;
v0x60000184fb10_0 .var "act_reg", 7 0;
v0x60000184fba0_0 .net "clear_acc", 0 0, L_0x60000016cb60;  alias, 1 drivers
v0x60000184fc30_0 .net "clk", 0 0, v0x60000183eeb0_0;  alias, 1 drivers
v0x60000184fcc0_0 .net "enable", 0 0, L_0x60000016d650;  alias, 1 drivers
v0x60000184fd50_0 .net "load_weight", 0 0, L_0x60000016c9a0;  alias, 1 drivers
v0x60000184fde0_0 .net/s "product", 15 0, L_0x600001b7a1c0;  1 drivers
v0x60000184fe70_0 .net/s "product_ext", 31 0, L_0x600001b7a3a0;  1 drivers
v0x60000184ff00_0 .net "psum_in", 31 0, v0x6000018429a0_0;  alias, 1 drivers
v0x600001848000_0 .var "psum_out", 31 0;
v0x600001848090_0 .net "rst_n", 0 0, v0x60000183f7b0_0;  alias, 1 drivers
v0x600001848120_0 .net/s "w_signed", 7 0, v0x600001848240_0;  1 drivers
v0x6000018481b0_0 .net "weight_in", 7 0, L_0x600001b79d60;  alias, 1 drivers
v0x600001848240_0 .var "weight_reg", 7 0;
L_0x600001b7a080 .extend/s 16, v0x60000184fb10_0;
L_0x600001b7a120 .extend/s 16, v0x600001848240_0;
L_0x600001b7a1c0 .arith/mult 16, L_0x600001b7a080, L_0x600001b7a120;
L_0x600001b7a260 .part L_0x600001b7a1c0, 15, 1;
LS_0x600001b7a300_0_0 .concat [ 1 1 1 1], L_0x600001b7a260, L_0x600001b7a260, L_0x600001b7a260, L_0x600001b7a260;
LS_0x600001b7a300_0_4 .concat [ 1 1 1 1], L_0x600001b7a260, L_0x600001b7a260, L_0x600001b7a260, L_0x600001b7a260;
LS_0x600001b7a300_0_8 .concat [ 1 1 1 1], L_0x600001b7a260, L_0x600001b7a260, L_0x600001b7a260, L_0x600001b7a260;
LS_0x600001b7a300_0_12 .concat [ 1 1 1 1], L_0x600001b7a260, L_0x600001b7a260, L_0x600001b7a260, L_0x600001b7a260;
L_0x600001b7a300 .concat [ 4 4 4 4], LS_0x600001b7a300_0_0, LS_0x600001b7a300_0_4, LS_0x600001b7a300_0_8, LS_0x600001b7a300_0_12;
L_0x600001b7a3a0 .concat [ 16 16 0 0], L_0x600001b7a1c0, L_0x600001b7a300;
S_0x12976bc60 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x129741fc0;
 .timescale 0 0;
P_0x600003f2bc80 .param/l "col" 1 7 214, +C4<011>;
L_0x60000016ccb0 .functor AND 1, v0x60000183e370_0, L_0x600001b7a4e0, C4<1>, C4<1>;
L_0x60000016cd20 .functor AND 1, L_0x600001b7a6c0, v0x60000183ce10_0, C4<1>, C4<1>;
L_0x60000016cd90 .functor OR 1, L_0x600001b7a620, L_0x60000016cd20, C4<0>, C4<0>;
L_0x60000016ce00 .functor AND 1, L_0x1200524a0, L_0x60000016cd90, C4<1>, C4<1>;
L_0x60000016ce70 .functor AND 1, L_0x60000016ce00, L_0x600001b7a800, C4<1>, C4<1>;
v0x600001849830_0 .net *"_ivl_0", 3 0, L_0x600001b7a440;  1 drivers
L_0x120052068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000018498c0_0 .net/2u *"_ivl_11", 2 0, L_0x120052068;  1 drivers
v0x600001849950_0 .net *"_ivl_13", 0 0, L_0x600001b7a620;  1 drivers
L_0x1200520b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000018499e0_0 .net/2u *"_ivl_15", 2 0, L_0x1200520b0;  1 drivers
v0x600001849a70_0 .net *"_ivl_17", 0 0, L_0x600001b7a6c0;  1 drivers
v0x600001849b00_0 .net *"_ivl_20", 0 0, L_0x60000016cd20;  1 drivers
v0x600001849b90_0 .net *"_ivl_22", 0 0, L_0x60000016cd90;  1 drivers
v0x600001849c20_0 .net *"_ivl_24", 0 0, L_0x60000016ce00;  1 drivers
v0x600001849cb0_0 .net *"_ivl_25", 31 0, L_0x600001b7a760;  1 drivers
L_0x1200520f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001849d40_0 .net *"_ivl_28", 15 0, L_0x1200520f8;  1 drivers
L_0x120052140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001849dd0_0 .net/2u *"_ivl_29", 31 0, L_0x120052140;  1 drivers
L_0x120051fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001849e60_0 .net *"_ivl_3", 1 0, L_0x120051fd8;  1 drivers
v0x600001849ef0_0 .net *"_ivl_31", 0 0, L_0x600001b7a800;  1 drivers
L_0x120052020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001849f80_0 .net/2u *"_ivl_4", 3 0, L_0x120052020;  1 drivers
v0x60000184a010_0 .net *"_ivl_6", 0 0, L_0x600001b7a4e0;  1 drivers
v0x60000184a0a0_0 .net "do_clear", 0 0, L_0x60000016ce70;  1 drivers
v0x60000184a130_0 .net "load_weight", 0 0, L_0x60000016ccb0;  1 drivers
v0x60000184a1c0_0 .net "weight_in", 7 0, L_0x600001b7a580;  1 drivers
L_0x600001b7a440 .concat [ 2 2 0 0], v0x60000183e2e0_0, L_0x120051fd8;
L_0x600001b7a4e0 .cmp/eq 4, L_0x600001b7a440, L_0x120052020;
L_0x600001b7a620 .cmp/eq 3, v0x600001834120_0, L_0x120052068;
L_0x600001b7a6c0 .cmp/eq 3, v0x600001834120_0, L_0x1200520b0;
L_0x600001b7a760 .concat [ 16 16 0 0], v0x60000184b7b0_0, L_0x1200520f8;
L_0x600001b7a800 .cmp/eq 32, L_0x600001b7a760, L_0x120052140;
S_0x12973aee0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12976bc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000468b00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000468b40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001848cf0_0 .net *"_ivl_11", 0 0, L_0x600001b7aa80;  1 drivers
v0x600001848d80_0 .net *"_ivl_12", 15 0, L_0x600001b7ab20;  1 drivers
v0x600001848e10_0 .net/s *"_ivl_4", 15 0, L_0x600001b7a8a0;  1 drivers
v0x600001848ea0_0 .net/s *"_ivl_6", 15 0, L_0x600001b7a940;  1 drivers
v0x600001848f30_0 .net/s "a_signed", 7 0, v0x6000018490e0_0;  1 drivers
v0x600001848fc0_0 .net "act_in", 7 0, v0x60000184fa80_0;  alias, 1 drivers
v0x600001849050_0 .var "act_out", 7 0;
v0x6000018490e0_0 .var "act_reg", 7 0;
v0x600001849170_0 .net "clear_acc", 0 0, L_0x60000016ce70;  alias, 1 drivers
v0x600001849200_0 .net "clk", 0 0, v0x60000183eeb0_0;  alias, 1 drivers
v0x600001849290_0 .net "enable", 0 0, L_0x60000016d650;  alias, 1 drivers
v0x600001849320_0 .net "load_weight", 0 0, L_0x60000016ccb0;  alias, 1 drivers
v0x6000018493b0_0 .net/s "product", 15 0, L_0x600001b7a9e0;  1 drivers
v0x600001849440_0 .net/s "product_ext", 31 0, L_0x600001b7abc0;  1 drivers
v0x6000018494d0_0 .net "psum_in", 31 0, v0x600001843f00_0;  alias, 1 drivers
v0x600001849560_0 .var "psum_out", 31 0;
v0x6000018495f0_0 .net "rst_n", 0 0, v0x60000183f7b0_0;  alias, 1 drivers
v0x600001849680_0 .net/s "w_signed", 7 0, v0x6000018497a0_0;  1 drivers
v0x600001849710_0 .net "weight_in", 7 0, L_0x600001b7a580;  alias, 1 drivers
v0x6000018497a0_0 .var "weight_reg", 7 0;
L_0x600001b7a8a0 .extend/s 16, v0x6000018490e0_0;
L_0x600001b7a940 .extend/s 16, v0x6000018497a0_0;
L_0x600001b7a9e0 .arith/mult 16, L_0x600001b7a8a0, L_0x600001b7a940;
L_0x600001b7aa80 .part L_0x600001b7a9e0, 15, 1;
LS_0x600001b7ab20_0_0 .concat [ 1 1 1 1], L_0x600001b7aa80, L_0x600001b7aa80, L_0x600001b7aa80, L_0x600001b7aa80;
LS_0x600001b7ab20_0_4 .concat [ 1 1 1 1], L_0x600001b7aa80, L_0x600001b7aa80, L_0x600001b7aa80, L_0x600001b7aa80;
LS_0x600001b7ab20_0_8 .concat [ 1 1 1 1], L_0x600001b7aa80, L_0x600001b7aa80, L_0x600001b7aa80, L_0x600001b7aa80;
LS_0x600001b7ab20_0_12 .concat [ 1 1 1 1], L_0x600001b7aa80, L_0x600001b7aa80, L_0x600001b7aa80, L_0x600001b7aa80;
L_0x600001b7ab20 .concat [ 4 4 4 4], LS_0x600001b7ab20_0_0, LS_0x600001b7ab20_0_4, LS_0x600001b7ab20_0_8, LS_0x600001b7ab20_0_12;
L_0x600001b7abc0 .concat [ 16 16 0 0], L_0x600001b7a9e0, L_0x600001b7ab20;
S_0x12973b050 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x12976bff0;
 .timescale 0 0;
P_0x600003f2bd80 .param/l "row" 1 7 198, +C4<00>;
L_0x600000161f80 .functor BUFZ 8, v0x60000185c000_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12973bd90 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x12976bff0;
 .timescale 0 0;
P_0x600003f2be00 .param/l "row" 1 7 198, +C4<01>;
L_0x600000161e30 .functor BUFZ 8, v0x60000185c2d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12973bf00 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x12976bff0;
 .timescale 0 0;
P_0x600003f2be80 .param/l "row" 1 7 198, +C4<010>;
L_0x600000161ea0 .functor BUFZ 8, v0x60000185c5a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12973c070 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x12976bff0;
 .timescale 0 0;
P_0x600003f2bf00 .param/l "row" 1 7 198, +C4<011>;
L_0x600000161d50 .functor BUFZ 8, v0x60000185c870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12973c1e0 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x12976bff0;
 .timescale 0 0;
P_0x600003f2bf80 .param/l "col" 1 7 279, +C4<00>;
L_0x60000016d340 .functor BUFZ 32, v0x600001853c30_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000184a250_0 .net *"_ivl_2", 31 0, L_0x60000016d340;  1 drivers
S_0x1297721f0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x12976bff0;
 .timescale 0 0;
P_0x600003f2ffc0 .param/l "col" 1 7 279, +C4<01>;
L_0x60000016d3b0 .functor BUFZ 32, v0x600001853d50_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000184a2e0_0 .net *"_ivl_2", 31 0, L_0x60000016d3b0;  1 drivers
S_0x129772360 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x12976bff0;
 .timescale 0 0;
P_0x600003f5ad00 .param/l "col" 1 7 279, +C4<010>;
L_0x60000016d420 .functor BUFZ 32, v0x600001853e70_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000184a370_0 .net *"_ivl_2", 31 0, L_0x60000016d420;  1 drivers
S_0x1297724d0 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x12976bff0;
 .timescale 0 0;
P_0x600003f14040 .param/l "col" 1 7 279, +C4<011>;
L_0x60000016d490 .functor BUFZ 32, L_0x60000016d2d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000184a400_0 .net *"_ivl_2", 31 0, L_0x60000016d490;  1 drivers
S_0x12976c3f0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x12976bff0;
 .timescale 0 0;
P_0x600003f140c0 .param/l "col" 1 7 206, +C4<00>;
S_0x12976c560 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x12976bff0;
 .timescale 0 0;
P_0x600003f14140 .param/l "col" 1 7 206, +C4<01>;
S_0x12976c6d0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x12976bff0;
 .timescale 0 0;
P_0x600003f141c0 .param/l "col" 1 7 206, +C4<010>;
S_0x12976c840 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x12976bff0;
 .timescale 0 0;
P_0x600003f14240 .param/l "col" 1 7 206, +C4<011>;
S_0x12976cdb0 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x12977a630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x12976cf20 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x12976cf60 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x12976cfa0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x12976cfe0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x12976d020 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x12976d060 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x60000016e450 .functor BUFZ 256, v0x600001836b50_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000016e4c0 .functor BUFZ 256, v0x600001837690_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000016e530 .functor BUFZ 256, v0x600001836490_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600001835a70_0 .var/i "b", 31 0;
v0x600001835b00 .array "bank_addr", 3 0, 7 0;
v0x600001835b90_0 .net "bank_dma", 1 0, L_0x600001b66760;  1 drivers
v0x600001835c20_0 .var "bank_dma_d", 1 0;
v0x600001835cb0_0 .net "bank_mxu_a", 1 0, L_0x600001b66580;  1 drivers
v0x600001835d40_0 .var "bank_mxu_a_d", 1 0;
v0x600001835dd0_0 .net "bank_mxu_o", 1 0, L_0x600001b66620;  1 drivers
v0x600001835e60_0 .net "bank_mxu_w", 1 0, L_0x600001b664e0;  1 drivers
v0x600001835ef0_0 .var "bank_mxu_w_d", 1 0;
v0x600001835f80 .array "bank_rdata", 3 0;
v0x600001835f80_0 .net v0x600001835f80 0, 255 0, v0x6000018346c0_0; 1 drivers
v0x600001835f80_1 .net v0x600001835f80 1, 255 0, v0x600001834bd0_0; 1 drivers
v0x600001835f80_2 .net v0x600001835f80 2, 255 0, v0x6000018350e0_0; 1 drivers
v0x600001835f80_3 .net v0x600001835f80 3, 255 0, v0x6000018355f0_0; 1 drivers
v0x600001836010_0 .var "bank_re", 3 0;
v0x6000018360a0_0 .net "bank_vpu", 1 0, L_0x600001b666c0;  1 drivers
v0x600001836130_0 .var "bank_vpu_d", 1 0;
v0x6000018361c0 .array "bank_wdata", 3 0, 255 0;
v0x600001836250_0 .var "bank_we", 3 0;
v0x6000018362e0_0 .net "clk", 0 0, v0x60000183eeb0_0;  alias, 1 drivers
v0x600001836370_0 .net "dma_addr", 19 0, v0x6000018505a0_0;  alias, 1 drivers
v0x600001836400_0 .net "dma_rdata", 255 0, L_0x60000016e530;  alias, 1 drivers
v0x600001836490_0 .var "dma_rdata_reg", 255 0;
v0x600001836520_0 .net "dma_re", 0 0, L_0x60000016df10;  alias, 1 drivers
v0x6000018365b0_0 .net "dma_ready", 0 0, L_0x600001b66da0;  alias, 1 drivers
v0x600001836640_0 .net "dma_wdata", 255 0, L_0x60000016de30;  alias, 1 drivers
v0x6000018366d0_0 .net "dma_we", 0 0, L_0x60000016dea0;  alias, 1 drivers
v0x600001836760_0 .var "grant_dma", 3 0;
v0x6000018367f0_0 .var "grant_mxu_a", 3 0;
v0x600001836880_0 .var "grant_mxu_o", 3 0;
v0x600001836910_0 .var "grant_mxu_w", 3 0;
v0x6000018369a0_0 .var "grant_vpu", 3 0;
v0x600001836a30_0 .net "mxu_a_addr", 19 0, L_0x600001b7b980;  alias, 1 drivers
v0x600001836ac0_0 .net "mxu_a_rdata", 255 0, L_0x60000016e450;  alias, 1 drivers
v0x600001836b50_0 .var "mxu_a_rdata_reg", 255 0;
v0x600001836be0_0 .net "mxu_a_re", 0 0, L_0x600001b7ba20;  alias, 1 drivers
v0x600001836c70_0 .net "mxu_a_ready", 0 0, L_0x600001b66c60;  alias, 1 drivers
v0x600001836d00_0 .net "mxu_o_addr", 19 0, L_0x600001b7bc00;  alias, 1 drivers
v0x600001836d90_0 .net "mxu_o_ready", 0 0, L_0x600001b66d00;  alias, 1 drivers
v0x600001836e20_0 .net "mxu_o_wdata", 255 0, L_0x600001b7bde0;  alias, 1 drivers
v0x600001836eb0_0 .net "mxu_o_we", 0 0, L_0x60000016d8f0;  alias, 1 drivers
v0x600001836f40_0 .net "mxu_w_addr", 19 0, L_0x600001b7b700;  alias, 1 drivers
v0x600001836fd0_0 .net "mxu_w_rdata", 255 0, v0x600001837060_0;  alias, 1 drivers
v0x600001837060_0 .var "mxu_w_rdata_reg", 255 0;
v0x6000018370f0_0 .net "mxu_w_re", 0 0, L_0x600001b7b7a0;  alias, 1 drivers
v0x600001837180_0 .net "mxu_w_ready", 0 0, L_0x600001b66b20;  alias, 1 drivers
v0x600001837210_0 .var "req_dma", 3 0;
v0x6000018372a0_0 .var "req_mxu_a", 3 0;
v0x600001837330_0 .var "req_mxu_o", 3 0;
v0x6000018373c0_0 .var "req_mxu_w", 3 0;
v0x600001837450_0 .var "req_vpu", 3 0;
v0x6000018374e0_0 .net "rst_n", 0 0, v0x60000183f7b0_0;  alias, 1 drivers
v0x600001837570_0 .net "vpu_addr", 19 0, v0x600001830ea0_0;  alias, 1 drivers
v0x600001837600_0 .net "vpu_rdata", 255 0, L_0x60000016e4c0;  alias, 1 drivers
v0x600001837690_0 .var "vpu_rdata_reg", 255 0;
v0x600001837720_0 .net "vpu_re", 0 0, L_0x60000016dce0;  alias, 1 drivers
v0x6000018377b0_0 .net "vpu_ready", 0 0, L_0x600001b66bc0;  alias, 1 drivers
v0x600001837840_0 .net "vpu_wdata", 255 0, L_0x60000016dc00;  alias, 1 drivers
v0x6000018378d0_0 .net "vpu_we", 0 0, L_0x60000016dc70;  alias, 1 drivers
v0x600001837960_0 .net "word_dma", 7 0, L_0x600001b66a80;  1 drivers
v0x6000018379f0_0 .net "word_mxu_a", 7 0, L_0x600001b668a0;  1 drivers
v0x600001837a80_0 .net "word_mxu_o", 7 0, L_0x600001b66940;  1 drivers
v0x600001837b10_0 .net "word_mxu_w", 7 0, L_0x600001b66800;  1 drivers
v0x600001837ba0_0 .net "word_vpu", 7 0, L_0x600001b669e0;  1 drivers
E_0x600003f14a40/0 .event anyedge, v0x600001835ef0_0, v0x6000018346c0_0, v0x600001834bd0_0, v0x6000018350e0_0;
E_0x600003f14a40/1 .event anyedge, v0x6000018355f0_0, v0x600001835d40_0, v0x600001836130_0, v0x600001835c20_0;
E_0x600003f14a40 .event/or E_0x600003f14a40/0, E_0x600003f14a40/1;
E_0x600003f14ac0/0 .event anyedge, v0x6000018373c0_0, v0x6000018372a0_0, v0x600001837330_0, v0x600001837450_0;
E_0x600003f14ac0/1 .event anyedge, v0x600001837210_0, v0x600001836910_0, v0x600001837b10_0, v0x6000018367f0_0;
E_0x600003f14ac0/2 .event anyedge, v0x6000018379f0_0, v0x600001836880_0, v0x600001837a80_0, v0x600001836e20_0;
E_0x600003f14ac0/3 .event anyedge, v0x6000018369a0_0, v0x600001837ba0_0, v0x600001837840_0, v0x6000018378d0_0;
E_0x600003f14ac0/4 .event anyedge, v0x600001837720_0, v0x600001836760_0, v0x600001837960_0, v0x600001850870_0;
E_0x600003f14ac0/5 .event anyedge, v0x600001850990_0, v0x6000018506c0_0;
E_0x600003f14ac0 .event/or E_0x600003f14ac0/0, E_0x600003f14ac0/1, E_0x600003f14ac0/2, E_0x600003f14ac0/3, E_0x600003f14ac0/4, E_0x600003f14ac0/5;
E_0x600003f14b00/0 .event anyedge, v0x6000018370f0_0, v0x600001835e60_0, v0x600001836be0_0, v0x600001835cb0_0;
E_0x600003f14b00/1 .event anyedge, v0x600001836eb0_0, v0x600001835dd0_0, v0x6000018378d0_0, v0x600001837720_0;
E_0x600003f14b00/2 .event anyedge, v0x6000018360a0_0, v0x600001850990_0, v0x6000018506c0_0, v0x600001835b90_0;
E_0x600003f14b00 .event/or E_0x600003f14b00/0, E_0x600003f14b00/1, E_0x600003f14b00/2;
L_0x600001b65fe0 .part v0x600001836250_0, 0, 1;
L_0x600001b66080 .part v0x600001836010_0, 0, 1;
L_0x600001b66120 .part v0x600001836250_0, 1, 1;
L_0x600001b661c0 .part v0x600001836010_0, 1, 1;
L_0x600001b66260 .part v0x600001836250_0, 2, 1;
L_0x600001b66300 .part v0x600001836010_0, 2, 1;
L_0x600001b663a0 .part v0x600001836250_0, 3, 1;
L_0x600001b66440 .part v0x600001836010_0, 3, 1;
L_0x600001b664e0 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_bank, 2, L_0x600001b7b700 (v0x600001835830_0) S_0x12976de90;
L_0x600001b66580 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_bank, 2, L_0x600001b7b980 (v0x600001835830_0) S_0x12976de90;
L_0x600001b66620 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_bank, 2, L_0x600001b7bc00 (v0x600001835830_0) S_0x12976de90;
L_0x600001b666c0 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_bank, 2, v0x600001830ea0_0 (v0x600001835830_0) S_0x12976de90;
L_0x600001b66760 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_bank, 2, v0x6000018505a0_0 (v0x600001835830_0) S_0x12976de90;
L_0x600001b66800 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_word, 8, L_0x600001b7b700 (v0x600001835950_0) S_0x12976e000;
L_0x600001b668a0 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_word, 8, L_0x600001b7b980 (v0x600001835950_0) S_0x12976e000;
L_0x600001b66940 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_word, 8, L_0x600001b7bc00 (v0x600001835950_0) S_0x12976e000;
L_0x600001b669e0 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_word, 8, v0x600001830ea0_0 (v0x600001835950_0) S_0x12976e000;
L_0x600001b66a80 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_word, 8, v0x6000018505a0_0 (v0x600001835950_0) S_0x12976e000;
L_0x600001b66b20 .part/v v0x600001836910_0, L_0x600001b664e0, 1;
L_0x600001b66c60 .part/v v0x6000018367f0_0, L_0x600001b66580, 1;
L_0x600001b66d00 .part/v v0x600001836880_0, L_0x600001b66620, 1;
L_0x600001b66bc0 .part/v v0x6000018369a0_0, L_0x600001b666c0, 1;
L_0x600001b66da0 .part/v v0x600001836760_0, L_0x600001b66760, 1;
S_0x12976d310 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x12976cdb0;
 .timescale 0 0;
P_0x600003f14b40 .param/l "i" 1 9 184, +C4<00>;
S_0x12976d480 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12976d310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000468000 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600000468040 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001835b00_0 .array/port v0x600001835b00, 0;
v0x600001834480_0 .net "addr", 7 0, v0x600001835b00_0;  1 drivers
v0x600001834510_0 .net "clk", 0 0, v0x60000183eeb0_0;  alias, 1 drivers
v0x6000018345a0_0 .var/i "i", 31 0;
v0x600001834630 .array "mem", 255 0, 255 0;
v0x6000018346c0_0 .var "rdata", 255 0;
v0x600001834750_0 .net "re", 0 0, L_0x600001b66080;  1 drivers
v0x6000018361c0_0 .array/port v0x6000018361c0, 0;
v0x6000018347e0_0 .net "wdata", 255 0, v0x6000018361c0_0;  1 drivers
v0x600001834870_0 .net "we", 0 0, L_0x600001b65fe0;  1 drivers
E_0x600003f14c40 .event posedge, v0x6000018578d0_0;
S_0x12976d5f0 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x12976cdb0;
 .timescale 0 0;
P_0x600003f14cc0 .param/l "i" 1 9 184, +C4<01>;
S_0x12976d760 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12976d5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000468b80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600000468bc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001835b00_1 .array/port v0x600001835b00, 1;
v0x600001834990_0 .net "addr", 7 0, v0x600001835b00_1;  1 drivers
v0x600001834a20_0 .net "clk", 0 0, v0x60000183eeb0_0;  alias, 1 drivers
v0x600001834ab0_0 .var/i "i", 31 0;
v0x600001834b40 .array "mem", 255 0, 255 0;
v0x600001834bd0_0 .var "rdata", 255 0;
v0x600001834c60_0 .net "re", 0 0, L_0x600001b661c0;  1 drivers
v0x6000018361c0_1 .array/port v0x6000018361c0, 1;
v0x600001834cf0_0 .net "wdata", 255 0, v0x6000018361c0_1;  1 drivers
v0x600001834d80_0 .net "we", 0 0, L_0x600001b66120;  1 drivers
S_0x12976d8d0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x12976cdb0;
 .timescale 0 0;
P_0x600003f14e00 .param/l "i" 1 9 184, +C4<010>;
S_0x12976da40 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12976d8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000468c00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600000468c40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001835b00_2 .array/port v0x600001835b00, 2;
v0x600001834ea0_0 .net "addr", 7 0, v0x600001835b00_2;  1 drivers
v0x600001834f30_0 .net "clk", 0 0, v0x60000183eeb0_0;  alias, 1 drivers
v0x600001834fc0_0 .var/i "i", 31 0;
v0x600001835050 .array "mem", 255 0, 255 0;
v0x6000018350e0_0 .var "rdata", 255 0;
v0x600001835170_0 .net "re", 0 0, L_0x600001b66300;  1 drivers
v0x6000018361c0_2 .array/port v0x6000018361c0, 2;
v0x600001835200_0 .net "wdata", 255 0, v0x6000018361c0_2;  1 drivers
v0x600001835290_0 .net "we", 0 0, L_0x600001b66260;  1 drivers
S_0x12976dbb0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x12976cdb0;
 .timescale 0 0;
P_0x600003f14f40 .param/l "i" 1 9 184, +C4<011>;
S_0x12976dd20 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12976dbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000468c80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600000468cc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001835b00_3 .array/port v0x600001835b00, 3;
v0x6000018353b0_0 .net "addr", 7 0, v0x600001835b00_3;  1 drivers
v0x600001835440_0 .net "clk", 0 0, v0x60000183eeb0_0;  alias, 1 drivers
v0x6000018354d0_0 .var/i "i", 31 0;
v0x600001835560 .array "mem", 255 0, 255 0;
v0x6000018355f0_0 .var "rdata", 255 0;
v0x600001835680_0 .net "re", 0 0, L_0x600001b66440;  1 drivers
v0x6000018361c0_3 .array/port v0x6000018361c0, 3;
v0x600001835710_0 .net "wdata", 255 0, v0x6000018361c0_3;  1 drivers
v0x6000018357a0_0 .net "we", 0 0, L_0x600001b663a0;  1 drivers
S_0x12976de90 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x12976cdb0;
 .timescale 0 0;
v0x600001835830_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x12976de90
TD_tb_k_accumulation.dut.sram_inst.get_bank ;
    %load/vec4 v0x600001835830_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600001835830_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x12976e000 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x12976cdb0;
 .timescale 0 0;
v0x600001835950_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x12976e000
TD_tb_k_accumulation.dut.sram_inst.get_word ;
    %load/vec4 v0x600001835950_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x12976e370 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x12977a630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x12a022800 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x12a022840 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x12a022880 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x12a0228c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x12a022900 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x12a022940 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x12a022980 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x12a0229c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x12a022a00 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x12a022a40 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x12a022a80 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x12a022ac0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x12a022b00 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x12a022b40 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x12a022b80 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x12a022bc0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x12a022c00 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x12a022c40 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x12a022c80 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x12a022cc0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x12a022d00 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x12a022d40 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x12a022d80 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x12a022dc0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x12a022e00 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x12a022e40 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x12a022e80 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x12a022ec0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x12a022f00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x60000016da40 .functor BUFZ 256, L_0x600001b657c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000016dab0 .functor BUFZ 256, L_0x600001b65900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000016db20 .functor BUFZ 1, v0x600001830630_0, C4<0>, C4<0>, C4<0>;
L_0x60000016dc00 .functor BUFZ 256, v0x600001831200_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000016dc70 .functor BUFZ 1, v0x600001831320_0, C4<0>, C4<0>, C4<0>;
L_0x60000016dce0 .functor BUFZ 1, v0x600001831050_0, C4<0>, C4<0>, C4<0>;
v0x600001837c30_0 .net *"_ivl_48", 255 0, L_0x600001b657c0;  1 drivers
v0x600001837cc0_0 .net *"_ivl_50", 6 0, L_0x600001b65860;  1 drivers
L_0x120052848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001837d50_0 .net *"_ivl_53", 1 0, L_0x120052848;  1 drivers
v0x600001837de0_0 .net *"_ivl_56", 255 0, L_0x600001b65900;  1 drivers
v0x600001837e70_0 .net *"_ivl_58", 6 0, L_0x600001b659a0;  1 drivers
L_0x120052890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001837f00_0 .net *"_ivl_61", 1 0, L_0x120052890;  1 drivers
L_0x1200528d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001830000_0 .net/2u *"_ivl_64", 2 0, L_0x1200528d8;  1 drivers
v0x600001830090_0 .var "addr_reg", 19 0;
v0x600001830120_0 .var "alu_result", 255 0;
v0x6000018301b0_0 .net "clk", 0 0, v0x60000183eeb0_0;  alias, 1 drivers
v0x600001830240_0 .net "cmd", 127 0, v0x600001853960_0;  alias, 1 drivers
v0x6000018302d0_0 .net "cmd_done", 0 0, L_0x60000016db20;  alias, 1 drivers
v0x600001830360_0 .net "cmd_ready", 0 0, L_0x600001b65a40;  alias, 1 drivers
v0x6000018303f0_0 .var "cmd_reg", 127 0;
v0x600001830480_0 .net "cmd_valid", 0 0, L_0x6000001624c0;  alias, 1 drivers
v0x600001830510_0 .net "count", 15 0, L_0x600001b65720;  1 drivers
v0x6000018305a0_0 .var "count_reg", 15 0;
v0x600001830630_0 .var "done_reg", 0 0;
v0x6000018306c0_0 .var "elem_count", 15 0;
v0x600001830750_0 .net "imm", 15 0, L_0x600001b655e0;  1 drivers
v0x6000018307e0_0 .var "imm_reg", 15 0;
v0x600001830870_0 .var/i "lane", 31 0;
v0x600001830900 .array "lane_a", 15 0;
v0x600001830900_0 .net v0x600001830900 0, 15 0, L_0x600001b7bf20; 1 drivers
v0x600001830900_1 .net v0x600001830900 1, 15 0, L_0x600001b64000; 1 drivers
v0x600001830900_2 .net v0x600001830900 2, 15 0, L_0x600001b64140; 1 drivers
v0x600001830900_3 .net v0x600001830900 3, 15 0, L_0x600001b64280; 1 drivers
v0x600001830900_4 .net v0x600001830900 4, 15 0, L_0x600001b643c0; 1 drivers
v0x600001830900_5 .net v0x600001830900 5, 15 0, L_0x600001b64500; 1 drivers
v0x600001830900_6 .net v0x600001830900 6, 15 0, L_0x600001b64640; 1 drivers
v0x600001830900_7 .net v0x600001830900 7, 15 0, L_0x600001b64780; 1 drivers
v0x600001830900_8 .net v0x600001830900 8, 15 0, L_0x600001b648c0; 1 drivers
v0x600001830900_9 .net v0x600001830900 9, 15 0, L_0x600001b64a00; 1 drivers
v0x600001830900_10 .net v0x600001830900 10, 15 0, L_0x600001b64be0; 1 drivers
v0x600001830900_11 .net v0x600001830900 11, 15 0, L_0x600001b64c80; 1 drivers
v0x600001830900_12 .net v0x600001830900 12, 15 0, L_0x600001b64dc0; 1 drivers
v0x600001830900_13 .net v0x600001830900 13, 15 0, L_0x600001b64f00; 1 drivers
v0x600001830900_14 .net v0x600001830900 14, 15 0, L_0x600001b65040; 1 drivers
v0x600001830900_15 .net v0x600001830900 15, 15 0, L_0x600001b65180; 1 drivers
v0x600001830990 .array "lane_b", 15 0;
v0x600001830990_0 .net v0x600001830990 0, 15 0, L_0x600001b70640; 1 drivers
v0x600001830990_1 .net v0x600001830990 1, 15 0, L_0x600001b640a0; 1 drivers
v0x600001830990_2 .net v0x600001830990 2, 15 0, L_0x600001b641e0; 1 drivers
v0x600001830990_3 .net v0x600001830990 3, 15 0, L_0x600001b64320; 1 drivers
v0x600001830990_4 .net v0x600001830990 4, 15 0, L_0x600001b64460; 1 drivers
v0x600001830990_5 .net v0x600001830990 5, 15 0, L_0x600001b645a0; 1 drivers
v0x600001830990_6 .net v0x600001830990 6, 15 0, L_0x600001b646e0; 1 drivers
v0x600001830990_7 .net v0x600001830990 7, 15 0, L_0x600001b64820; 1 drivers
v0x600001830990_8 .net v0x600001830990 8, 15 0, L_0x600001b64960; 1 drivers
v0x600001830990_9 .net v0x600001830990 9, 15 0, L_0x600001b64b40; 1 drivers
v0x600001830990_10 .net v0x600001830990 10, 15 0, L_0x600001b64aa0; 1 drivers
v0x600001830990_11 .net v0x600001830990 11, 15 0, L_0x600001b64d20; 1 drivers
v0x600001830990_12 .net v0x600001830990 12, 15 0, L_0x600001b64e60; 1 drivers
v0x600001830990_13 .net v0x600001830990 13, 15 0, L_0x600001b64fa0; 1 drivers
v0x600001830990_14 .net v0x600001830990 14, 15 0, L_0x600001b650e0; 1 drivers
v0x600001830990_15 .net v0x600001830990 15, 15 0, L_0x600001b65220; 1 drivers
v0x600001830a20 .array "lane_result", 15 0, 15 0;
v0x600001830ab0_0 .net "mem_addr", 19 0, L_0x600001b65680;  1 drivers
v0x600001830b40_0 .var "mem_addr_reg", 19 0;
v0x600001830bd0_0 .net "opcode", 7 0, L_0x600001b652c0;  1 drivers
v0x600001830c60_0 .var "reduce_result", 15 0;
v0x600001830cf0 .array "reduce_tree", 79 0, 15 0;
v0x600001830d80_0 .net "rst_n", 0 0, v0x60000183f7b0_0;  alias, 1 drivers
v0x600001830e10_0 .net "sram_addr", 19 0, v0x600001830ea0_0;  alias, 1 drivers
v0x600001830ea0_0 .var "sram_addr_reg", 19 0;
v0x600001830f30_0 .net "sram_rdata", 255 0, L_0x60000016e4c0;  alias, 1 drivers
v0x600001830fc0_0 .net "sram_re", 0 0, L_0x60000016dce0;  alias, 1 drivers
v0x600001831050_0 .var "sram_re_reg", 0 0;
v0x6000018310e0_0 .net "sram_ready", 0 0, L_0x600001b66bc0;  alias, 1 drivers
v0x600001831170_0 .net "sram_wdata", 255 0, L_0x60000016dc00;  alias, 1 drivers
v0x600001831200_0 .var "sram_wdata_reg", 255 0;
v0x600001831290_0 .net "sram_we", 0 0, L_0x60000016dc70;  alias, 1 drivers
v0x600001831320_0 .var "sram_we_reg", 0 0;
v0x6000018313b0_0 .var/i "stage", 31 0;
v0x600001831440_0 .var "state", 2 0;
v0x6000018314d0_0 .net "subop", 7 0, L_0x600001b65360;  1 drivers
v0x600001831560_0 .var "subop_reg", 7 0;
v0x6000018315f0_0 .net "vd", 4 0, L_0x600001b65400;  1 drivers
v0x600001831680_0 .var "vd_reg", 4 0;
v0x600001831710 .array "vrf", 31 0, 255 0;
v0x6000018317a0_0 .net "vs1", 4 0, L_0x600001b654a0;  1 drivers
v0x600001831830_0 .net "vs1_data", 255 0, L_0x60000016da40;  1 drivers
v0x6000018318c0_0 .var "vs1_reg", 4 0;
v0x600001831950_0 .net "vs2", 4 0, L_0x600001b65540;  1 drivers
v0x6000018319e0_0 .net "vs2_data", 255 0, L_0x60000016dab0;  1 drivers
v0x600001831a70_0 .var "vs2_reg", 4 0;
E_0x600003f15840/0 .event anyedge, v0x600001830900_0, v0x600001830900_1, v0x600001830900_2, v0x600001830900_3;
E_0x600003f15840/1 .event anyedge, v0x600001830900_4, v0x600001830900_5, v0x600001830900_6, v0x600001830900_7;
E_0x600003f15840/2 .event anyedge, v0x600001830900_8, v0x600001830900_9, v0x600001830900_10, v0x600001830900_11;
E_0x600003f15840/3 .event anyedge, v0x600001830900_12, v0x600001830900_13, v0x600001830900_14, v0x600001830900_15;
v0x600001830cf0_0 .array/port v0x600001830cf0, 0;
v0x600001830cf0_1 .array/port v0x600001830cf0, 1;
v0x600001830cf0_2 .array/port v0x600001830cf0, 2;
E_0x600003f15840/4 .event anyedge, v0x600001831560_0, v0x600001830cf0_0, v0x600001830cf0_1, v0x600001830cf0_2;
v0x600001830cf0_3 .array/port v0x600001830cf0, 3;
v0x600001830cf0_4 .array/port v0x600001830cf0, 4;
v0x600001830cf0_5 .array/port v0x600001830cf0, 5;
v0x600001830cf0_6 .array/port v0x600001830cf0, 6;
E_0x600003f15840/5 .event anyedge, v0x600001830cf0_3, v0x600001830cf0_4, v0x600001830cf0_5, v0x600001830cf0_6;
v0x600001830cf0_7 .array/port v0x600001830cf0, 7;
v0x600001830cf0_8 .array/port v0x600001830cf0, 8;
v0x600001830cf0_9 .array/port v0x600001830cf0, 9;
v0x600001830cf0_10 .array/port v0x600001830cf0, 10;
E_0x600003f15840/6 .event anyedge, v0x600001830cf0_7, v0x600001830cf0_8, v0x600001830cf0_9, v0x600001830cf0_10;
v0x600001830cf0_11 .array/port v0x600001830cf0, 11;
v0x600001830cf0_12 .array/port v0x600001830cf0, 12;
v0x600001830cf0_13 .array/port v0x600001830cf0, 13;
v0x600001830cf0_14 .array/port v0x600001830cf0, 14;
E_0x600003f15840/7 .event anyedge, v0x600001830cf0_11, v0x600001830cf0_12, v0x600001830cf0_13, v0x600001830cf0_14;
v0x600001830cf0_15 .array/port v0x600001830cf0, 15;
v0x600001830cf0_16 .array/port v0x600001830cf0, 16;
v0x600001830cf0_17 .array/port v0x600001830cf0, 17;
v0x600001830cf0_18 .array/port v0x600001830cf0, 18;
E_0x600003f15840/8 .event anyedge, v0x600001830cf0_15, v0x600001830cf0_16, v0x600001830cf0_17, v0x600001830cf0_18;
v0x600001830cf0_19 .array/port v0x600001830cf0, 19;
v0x600001830cf0_20 .array/port v0x600001830cf0, 20;
v0x600001830cf0_21 .array/port v0x600001830cf0, 21;
v0x600001830cf0_22 .array/port v0x600001830cf0, 22;
E_0x600003f15840/9 .event anyedge, v0x600001830cf0_19, v0x600001830cf0_20, v0x600001830cf0_21, v0x600001830cf0_22;
v0x600001830cf0_23 .array/port v0x600001830cf0, 23;
v0x600001830cf0_24 .array/port v0x600001830cf0, 24;
v0x600001830cf0_25 .array/port v0x600001830cf0, 25;
v0x600001830cf0_26 .array/port v0x600001830cf0, 26;
E_0x600003f15840/10 .event anyedge, v0x600001830cf0_23, v0x600001830cf0_24, v0x600001830cf0_25, v0x600001830cf0_26;
v0x600001830cf0_27 .array/port v0x600001830cf0, 27;
v0x600001830cf0_28 .array/port v0x600001830cf0, 28;
v0x600001830cf0_29 .array/port v0x600001830cf0, 29;
v0x600001830cf0_30 .array/port v0x600001830cf0, 30;
E_0x600003f15840/11 .event anyedge, v0x600001830cf0_27, v0x600001830cf0_28, v0x600001830cf0_29, v0x600001830cf0_30;
v0x600001830cf0_31 .array/port v0x600001830cf0, 31;
v0x600001830cf0_32 .array/port v0x600001830cf0, 32;
v0x600001830cf0_33 .array/port v0x600001830cf0, 33;
v0x600001830cf0_34 .array/port v0x600001830cf0, 34;
E_0x600003f15840/12 .event anyedge, v0x600001830cf0_31, v0x600001830cf0_32, v0x600001830cf0_33, v0x600001830cf0_34;
v0x600001830cf0_35 .array/port v0x600001830cf0, 35;
v0x600001830cf0_36 .array/port v0x600001830cf0, 36;
v0x600001830cf0_37 .array/port v0x600001830cf0, 37;
v0x600001830cf0_38 .array/port v0x600001830cf0, 38;
E_0x600003f15840/13 .event anyedge, v0x600001830cf0_35, v0x600001830cf0_36, v0x600001830cf0_37, v0x600001830cf0_38;
v0x600001830cf0_39 .array/port v0x600001830cf0, 39;
v0x600001830cf0_40 .array/port v0x600001830cf0, 40;
v0x600001830cf0_41 .array/port v0x600001830cf0, 41;
v0x600001830cf0_42 .array/port v0x600001830cf0, 42;
E_0x600003f15840/14 .event anyedge, v0x600001830cf0_39, v0x600001830cf0_40, v0x600001830cf0_41, v0x600001830cf0_42;
v0x600001830cf0_43 .array/port v0x600001830cf0, 43;
v0x600001830cf0_44 .array/port v0x600001830cf0, 44;
v0x600001830cf0_45 .array/port v0x600001830cf0, 45;
v0x600001830cf0_46 .array/port v0x600001830cf0, 46;
E_0x600003f15840/15 .event anyedge, v0x600001830cf0_43, v0x600001830cf0_44, v0x600001830cf0_45, v0x600001830cf0_46;
v0x600001830cf0_47 .array/port v0x600001830cf0, 47;
v0x600001830cf0_48 .array/port v0x600001830cf0, 48;
v0x600001830cf0_49 .array/port v0x600001830cf0, 49;
v0x600001830cf0_50 .array/port v0x600001830cf0, 50;
E_0x600003f15840/16 .event anyedge, v0x600001830cf0_47, v0x600001830cf0_48, v0x600001830cf0_49, v0x600001830cf0_50;
v0x600001830cf0_51 .array/port v0x600001830cf0, 51;
v0x600001830cf0_52 .array/port v0x600001830cf0, 52;
v0x600001830cf0_53 .array/port v0x600001830cf0, 53;
v0x600001830cf0_54 .array/port v0x600001830cf0, 54;
E_0x600003f15840/17 .event anyedge, v0x600001830cf0_51, v0x600001830cf0_52, v0x600001830cf0_53, v0x600001830cf0_54;
v0x600001830cf0_55 .array/port v0x600001830cf0, 55;
v0x600001830cf0_56 .array/port v0x600001830cf0, 56;
v0x600001830cf0_57 .array/port v0x600001830cf0, 57;
v0x600001830cf0_58 .array/port v0x600001830cf0, 58;
E_0x600003f15840/18 .event anyedge, v0x600001830cf0_55, v0x600001830cf0_56, v0x600001830cf0_57, v0x600001830cf0_58;
v0x600001830cf0_59 .array/port v0x600001830cf0, 59;
v0x600001830cf0_60 .array/port v0x600001830cf0, 60;
v0x600001830cf0_61 .array/port v0x600001830cf0, 61;
v0x600001830cf0_62 .array/port v0x600001830cf0, 62;
E_0x600003f15840/19 .event anyedge, v0x600001830cf0_59, v0x600001830cf0_60, v0x600001830cf0_61, v0x600001830cf0_62;
v0x600001830cf0_63 .array/port v0x600001830cf0, 63;
v0x600001830cf0_64 .array/port v0x600001830cf0, 64;
v0x600001830cf0_65 .array/port v0x600001830cf0, 65;
v0x600001830cf0_66 .array/port v0x600001830cf0, 66;
E_0x600003f15840/20 .event anyedge, v0x600001830cf0_63, v0x600001830cf0_64, v0x600001830cf0_65, v0x600001830cf0_66;
v0x600001830cf0_67 .array/port v0x600001830cf0, 67;
v0x600001830cf0_68 .array/port v0x600001830cf0, 68;
v0x600001830cf0_69 .array/port v0x600001830cf0, 69;
v0x600001830cf0_70 .array/port v0x600001830cf0, 70;
E_0x600003f15840/21 .event anyedge, v0x600001830cf0_67, v0x600001830cf0_68, v0x600001830cf0_69, v0x600001830cf0_70;
v0x600001830cf0_71 .array/port v0x600001830cf0, 71;
v0x600001830cf0_72 .array/port v0x600001830cf0, 72;
v0x600001830cf0_73 .array/port v0x600001830cf0, 73;
v0x600001830cf0_74 .array/port v0x600001830cf0, 74;
E_0x600003f15840/22 .event anyedge, v0x600001830cf0_71, v0x600001830cf0_72, v0x600001830cf0_73, v0x600001830cf0_74;
v0x600001830cf0_75 .array/port v0x600001830cf0, 75;
v0x600001830cf0_76 .array/port v0x600001830cf0, 76;
v0x600001830cf0_77 .array/port v0x600001830cf0, 77;
v0x600001830cf0_78 .array/port v0x600001830cf0, 78;
E_0x600003f15840/23 .event anyedge, v0x600001830cf0_75, v0x600001830cf0_76, v0x600001830cf0_77, v0x600001830cf0_78;
v0x600001830cf0_79 .array/port v0x600001830cf0, 79;
E_0x600003f15840/24 .event anyedge, v0x600001830cf0_79;
E_0x600003f15840 .event/or E_0x600003f15840/0, E_0x600003f15840/1, E_0x600003f15840/2, E_0x600003f15840/3, E_0x600003f15840/4, E_0x600003f15840/5, E_0x600003f15840/6, E_0x600003f15840/7, E_0x600003f15840/8, E_0x600003f15840/9, E_0x600003f15840/10, E_0x600003f15840/11, E_0x600003f15840/12, E_0x600003f15840/13, E_0x600003f15840/14, E_0x600003f15840/15, E_0x600003f15840/16, E_0x600003f15840/17, E_0x600003f15840/18, E_0x600003f15840/19, E_0x600003f15840/20, E_0x600003f15840/21, E_0x600003f15840/22, E_0x600003f15840/23, E_0x600003f15840/24;
L_0x600001b7bf20 .part L_0x60000016da40, 0, 16;
L_0x600001b70640 .part L_0x60000016dab0, 0, 16;
L_0x600001b64000 .part L_0x60000016da40, 16, 16;
L_0x600001b640a0 .part L_0x60000016dab0, 16, 16;
L_0x600001b64140 .part L_0x60000016da40, 32, 16;
L_0x600001b641e0 .part L_0x60000016dab0, 32, 16;
L_0x600001b64280 .part L_0x60000016da40, 48, 16;
L_0x600001b64320 .part L_0x60000016dab0, 48, 16;
L_0x600001b643c0 .part L_0x60000016da40, 64, 16;
L_0x600001b64460 .part L_0x60000016dab0, 64, 16;
L_0x600001b64500 .part L_0x60000016da40, 80, 16;
L_0x600001b645a0 .part L_0x60000016dab0, 80, 16;
L_0x600001b64640 .part L_0x60000016da40, 96, 16;
L_0x600001b646e0 .part L_0x60000016dab0, 96, 16;
L_0x600001b64780 .part L_0x60000016da40, 112, 16;
L_0x600001b64820 .part L_0x60000016dab0, 112, 16;
L_0x600001b648c0 .part L_0x60000016da40, 128, 16;
L_0x600001b64960 .part L_0x60000016dab0, 128, 16;
L_0x600001b64a00 .part L_0x60000016da40, 144, 16;
L_0x600001b64b40 .part L_0x60000016dab0, 144, 16;
L_0x600001b64be0 .part L_0x60000016da40, 160, 16;
L_0x600001b64aa0 .part L_0x60000016dab0, 160, 16;
L_0x600001b64c80 .part L_0x60000016da40, 176, 16;
L_0x600001b64d20 .part L_0x60000016dab0, 176, 16;
L_0x600001b64dc0 .part L_0x60000016da40, 192, 16;
L_0x600001b64e60 .part L_0x60000016dab0, 192, 16;
L_0x600001b64f00 .part L_0x60000016da40, 208, 16;
L_0x600001b64fa0 .part L_0x60000016dab0, 208, 16;
L_0x600001b65040 .part L_0x60000016da40, 224, 16;
L_0x600001b650e0 .part L_0x60000016dab0, 224, 16;
L_0x600001b65180 .part L_0x60000016da40, 240, 16;
L_0x600001b65220 .part L_0x60000016dab0, 240, 16;
L_0x600001b652c0 .part v0x600001853960_0, 120, 8;
L_0x600001b65360 .part v0x600001853960_0, 112, 8;
L_0x600001b65400 .part v0x600001853960_0, 107, 5;
L_0x600001b654a0 .part v0x600001853960_0, 102, 5;
L_0x600001b65540 .part v0x600001853960_0, 97, 5;
L_0x600001b655e0 .part v0x600001853960_0, 32, 16;
L_0x600001b65680 .part v0x600001853960_0, 76, 20;
L_0x600001b65720 .part v0x600001853960_0, 48, 16;
L_0x600001b657c0 .array/port v0x600001831710, L_0x600001b65860;
L_0x600001b65860 .concat [ 5 2 0 0], v0x6000018318c0_0, L_0x120052848;
L_0x600001b65900 .array/port v0x600001831710, L_0x600001b659a0;
L_0x600001b659a0 .concat [ 5 2 0 0], v0x600001831a70_0, L_0x120052890;
L_0x600001b65a40 .cmp/eq 3, v0x600001831440_0, L_0x1200528d8;
S_0x12976e7f0 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x12976e370;
 .timescale 0 0;
P_0x600003f15880 .param/l "i" 1 10 137, +C4<00>;
v0x600001830a20_0 .array/port v0x600001830a20, 0;
v0x600001830a20_1 .array/port v0x600001830a20, 1;
v0x600001830a20_2 .array/port v0x600001830a20, 2;
v0x600001830a20_3 .array/port v0x600001830a20, 3;
E_0x600003f15900/0 .event anyedge, v0x600001830a20_0, v0x600001830a20_1, v0x600001830a20_2, v0x600001830a20_3;
v0x600001830a20_4 .array/port v0x600001830a20, 4;
v0x600001830a20_5 .array/port v0x600001830a20, 5;
v0x600001830a20_6 .array/port v0x600001830a20, 6;
v0x600001830a20_7 .array/port v0x600001830a20, 7;
E_0x600003f15900/1 .event anyedge, v0x600001830a20_4, v0x600001830a20_5, v0x600001830a20_6, v0x600001830a20_7;
v0x600001830a20_8 .array/port v0x600001830a20, 8;
v0x600001830a20_9 .array/port v0x600001830a20, 9;
v0x600001830a20_10 .array/port v0x600001830a20, 10;
v0x600001830a20_11 .array/port v0x600001830a20, 11;
E_0x600003f15900/2 .event anyedge, v0x600001830a20_8, v0x600001830a20_9, v0x600001830a20_10, v0x600001830a20_11;
v0x600001830a20_12 .array/port v0x600001830a20, 12;
v0x600001830a20_13 .array/port v0x600001830a20, 13;
v0x600001830a20_14 .array/port v0x600001830a20, 14;
v0x600001830a20_15 .array/port v0x600001830a20, 15;
E_0x600003f15900/3 .event anyedge, v0x600001830a20_12, v0x600001830a20_13, v0x600001830a20_14, v0x600001830a20_15;
E_0x600003f15900 .event/or E_0x600003f15900/0, E_0x600003f15900/1, E_0x600003f15900/2, E_0x600003f15900/3;
E_0x600003f15940/0 .event anyedge, v0x600001831560_0, v0x600001830900_0, v0x600001830900_1, v0x600001830900_2;
E_0x600003f15940/1 .event anyedge, v0x600001830900_3, v0x600001830900_4, v0x600001830900_5, v0x600001830900_6;
E_0x600003f15940/2 .event anyedge, v0x600001830900_7, v0x600001830900_8, v0x600001830900_9, v0x600001830900_10;
E_0x600003f15940/3 .event anyedge, v0x600001830900_11, v0x600001830900_12, v0x600001830900_13, v0x600001830900_14;
E_0x600003f15940/4 .event anyedge, v0x600001830900_15, v0x600001830990_0, v0x600001830990_1, v0x600001830990_2;
E_0x600003f15940/5 .event anyedge, v0x600001830990_3, v0x600001830990_4, v0x600001830990_5, v0x600001830990_6;
E_0x600003f15940/6 .event anyedge, v0x600001830990_7, v0x600001830990_8, v0x600001830990_9, v0x600001830990_10;
E_0x600003f15940/7 .event anyedge, v0x600001830990_11, v0x600001830990_12, v0x600001830990_13, v0x600001830990_14;
E_0x600003f15940/8 .event anyedge, v0x600001830990_15, v0x6000018307e0_0;
E_0x600003f15940 .event/or E_0x600003f15940/0, E_0x600003f15940/1, E_0x600003f15940/2, E_0x600003f15940/3, E_0x600003f15940/4, E_0x600003f15940/5, E_0x600003f15940/6, E_0x600003f15940/7, E_0x600003f15940/8;
S_0x12976e960 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x12976e370;
 .timescale 0 0;
P_0x600003f15980 .param/l "i" 1 10 137, +C4<01>;
S_0x12976ead0 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x12976e370;
 .timescale 0 0;
P_0x600003f15a00 .param/l "i" 1 10 137, +C4<010>;
S_0x12976ec40 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x12976e370;
 .timescale 0 0;
P_0x600003f15a80 .param/l "i" 1 10 137, +C4<011>;
S_0x12976edb0 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x12976e370;
 .timescale 0 0;
P_0x600003f15b40 .param/l "i" 1 10 137, +C4<0100>;
S_0x12976ef20 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x12976e370;
 .timescale 0 0;
P_0x600003f15bc0 .param/l "i" 1 10 137, +C4<0101>;
S_0x12976f090 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x12976e370;
 .timescale 0 0;
P_0x600003f15c40 .param/l "i" 1 10 137, +C4<0110>;
S_0x12976f200 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x12976e370;
 .timescale 0 0;
P_0x600003f15cc0 .param/l "i" 1 10 137, +C4<0111>;
S_0x12976f370 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x12976e370;
 .timescale 0 0;
P_0x600003f15b00 .param/l "i" 1 10 137, +C4<01000>;
S_0x12976f4e0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x12976e370;
 .timescale 0 0;
P_0x600003f15d80 .param/l "i" 1 10 137, +C4<01001>;
S_0x12976f650 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x12976e370;
 .timescale 0 0;
P_0x600003f15e00 .param/l "i" 1 10 137, +C4<01010>;
S_0x12976f7c0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x12976e370;
 .timescale 0 0;
P_0x600003f15e80 .param/l "i" 1 10 137, +C4<01011>;
S_0x12976f930 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x12976e370;
 .timescale 0 0;
P_0x600003f15f00 .param/l "i" 1 10 137, +C4<01100>;
S_0x12976faa0 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x12976e370;
 .timescale 0 0;
P_0x600003f15f80 .param/l "i" 1 10 137, +C4<01101>;
S_0x12976fc10 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x12976e370;
 .timescale 0 0;
P_0x600003f16000 .param/l "i" 1 10 137, +C4<01110>;
S_0x12976fd80 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x12976e370;
 .timescale 0 0;
P_0x600003f16080 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x12977b690;
T_2 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x600001853330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001853210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000018532a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001853180_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600001852e20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001853210_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600001853210_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001853210_0, 0;
T_2.2 ;
    %load/vec4 v0x6000018539f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000018532a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x6000018532a0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000018532a0_0, 0;
T_2.5 ;
    %load/vec4 v0x600001852130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001853180_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x600001853180_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001853180_0, 0;
T_2.8 ;
    %load/vec4 v0x600001852fd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600001852eb0_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600001853210_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001853210_0, 0;
T_2.11 ;
    %load/vec4 v0x600001853ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600001853a80_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x6000018532a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000018532a0_0, 0;
T_2.14 ;
    %load/vec4 v0x6000018522e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x6000018521c0_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x600001853180_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001853180_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12977b690;
T_3 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x600001853330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000018530f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000018529a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001852b50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000018526d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001852880_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001852d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001852fd0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001853960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001853ba0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000018520a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018522e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001852400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001852520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018537b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001851e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001851ef0_0, 0;
    %fork t_1, S_0x12977ba30;
    %jmp t_0;
    .scope S_0x12977ba30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001850bd0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600001850bd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600001850bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001852be0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600001850bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001852ac0, 0, 4;
    %load/vec4 v0x600001850bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001850bd0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x12977b690;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600001852fd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600001852eb0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001852fd0_0, 0;
T_3.4 ;
    %load/vec4 v0x600001853ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600001853a80_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001853ba0_0, 0;
T_3.7 ;
    %load/vec4 v0x6000018522e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x6000018521c0_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018522e0_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001852400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001852880_0, 0;
    %load/vec4 v0x6000018534e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x6000018533c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600001853450_0;
    %assign/vec4 v0x6000018530f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001852b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001852520_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x6000018530f0_0;
    %assign/vec4 v0x6000018526d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001852880_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600001852910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600001852760_0;
    %assign/vec4 v0x6000018529a0_0, 0;
    %load/vec4 v0x600001852760_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600001851e60_0, 0;
    %load/vec4 v0x600001852760_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600001851ef0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x600001851e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001852520_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x6000018530f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000018530f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x600001852b50_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x6000018530f0_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600001852b50_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001852be0, 0, 4;
    %load/vec4 v0x6000018529a0_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600001852b50_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001852ac0, 0, 4;
    %load/vec4 v0x600001852b50_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600001852b50_0, 0;
    %load/vec4 v0x6000018530f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000018530f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001852520_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x600001852b50_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x600001852b50_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001852ac0, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x600001852b50_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001852ac0, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600001852b50_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001852ac0, 0, 4;
    %load/vec4 v0x600001852b50_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001852be0, 4;
    %assign/vec4 v0x6000018530f0_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x600001852b50_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600001852b50_0, 0;
    %load/vec4 v0x6000018530f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000018530f0_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001852520_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000018537b0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600001851cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001852400_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600001851cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x600001851e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x6000018530f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000018530f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x6000018529a0_0;
    %assign/vec4 v0x600001852d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001852fd0_0, 0;
    %load/vec4 v0x600001852eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x6000018530f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000018530f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x6000018529a0_0;
    %assign/vec4 v0x600001853960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001853ba0_0, 0;
    %load/vec4 v0x600001853a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x6000018530f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000018530f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x6000018529a0_0;
    %assign/vec4 v0x6000018520a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000018522e0_0, 0;
    %load/vec4 v0x6000018521c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x6000018530f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000018530f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600001851ef0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x6000018530f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000018530f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x600001852c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x6000018530f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000018530f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600001853840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x6000018530f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000018530f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x600001851f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x6000018530f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000018530f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600001851cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x6000018530f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000018530f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600001853600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018537b0_0, 0;
    %load/vec4 v0x6000018530f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000018530f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x6000018533c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600001853450_0;
    %assign/vec4 v0x6000018530f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001852b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001852400_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x6000018533c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001852520_0, 0;
    %load/vec4 v0x600001853450_0;
    %assign/vec4 v0x6000018530f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001852b50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000018534e0_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x129751980;
T_4 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x60000184bde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000185c000_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x60000184be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000184bf00, 4;
    %assign/vec4 v0x60000185c000_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12974cce0;
T_5 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x60000184bde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000185c240_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x60000185c240_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000185c240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000185c1b0, 0, 4;
    %load/vec4 v0x60000185c240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000185c240_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000185c2d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x60000184be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000184bf00, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000185c1b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000185c240_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x60000185c240_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x60000185c240_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000185c1b0, 4;
    %ix/getv/s 3, v0x60000185c240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000185c1b0, 0, 4;
    %load/vec4 v0x60000185c240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000185c240_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000185c1b0, 4;
    %assign/vec4 v0x60000185c2d0_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x129748040;
T_6 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x60000184bde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000185c510_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x60000185c510_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000185c510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000185c480, 0, 4;
    %load/vec4 v0x60000185c510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000185c510_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000185c5a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x60000184be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000184bf00, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000185c480, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000185c510_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x60000185c510_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x60000185c510_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000185c480, 4;
    %ix/getv/s 3, v0x60000185c510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000185c480, 0, 4;
    %load/vec4 v0x60000185c510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000185c510_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000185c480, 4;
    %assign/vec4 v0x60000185c5a0_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1297433a0;
T_7 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x60000184bde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000185c7e0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x60000185c7e0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000185c7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000185c750, 0, 4;
    %load/vec4 v0x60000185c7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000185c7e0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000185c870_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x60000184be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000184bf00, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000185c750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000185c7e0_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x60000185c7e0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x60000185c7e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000185c750, 4;
    %ix/getv/s 3, v0x60000185c7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000185c750, 0, 4;
    %load/vec4 v0x60000185c7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000185c7e0_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000185c750, 4;
    %assign/vec4 v0x60000185c870_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12975ea10;
T_8 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x60000185d320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000185d4d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000185ce10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000185cd80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000185d290_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x60000185d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x60000185d440_0;
    %assign/vec4 v0x60000185d4d0_0, 0;
T_8.2 ;
    %load/vec4 v0x60000185cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x60000185ccf0_0;
    %assign/vec4 v0x60000185ce10_0, 0;
    %load/vec4 v0x60000185ce10_0;
    %assign/vec4 v0x60000185cd80_0, 0;
    %load/vec4 v0x60000185cea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x60000185d170_0;
    %assign/vec4 v0x60000185d290_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x60000185d200_0;
    %load/vec4 v0x60000185d170_0;
    %add;
    %assign/vec4 v0x60000185d290_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x12975c3c0;
T_9 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x60000185e880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000185ea30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000185e370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000185e2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000185e7f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x60000185e5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x60000185e9a0_0;
    %assign/vec4 v0x60000185ea30_0, 0;
T_9.2 ;
    %load/vec4 v0x60000185e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x60000185e250_0;
    %assign/vec4 v0x60000185e370_0, 0;
    %load/vec4 v0x60000185e370_0;
    %assign/vec4 v0x60000185e2e0_0, 0;
    %load/vec4 v0x60000185e400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x60000185e6d0_0;
    %assign/vec4 v0x60000185e7f0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x60000185e760_0;
    %load/vec4 v0x60000185e6d0_0;
    %add;
    %assign/vec4 v0x60000185e7f0_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x129759d70;
T_10 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x60000185fde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001858000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000185f8d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000185f840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000185fd50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x60000185fb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x60000185ff00_0;
    %assign/vec4 v0x600001858000_0, 0;
T_10.2 ;
    %load/vec4 v0x60000185fa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x60000185f7b0_0;
    %assign/vec4 v0x60000185f8d0_0, 0;
    %load/vec4 v0x60000185f8d0_0;
    %assign/vec4 v0x60000185f840_0, 0;
    %load/vec4 v0x60000185f960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x60000185fc30_0;
    %assign/vec4 v0x60000185fd50_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x60000185fcc0_0;
    %load/vec4 v0x60000185fc30_0;
    %add;
    %assign/vec4 v0x60000185fd50_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x129757720;
T_11 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x6000018593b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001859560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001858ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001858e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001859320_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000018590e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6000018594d0_0;
    %assign/vec4 v0x600001859560_0, 0;
T_11.2 ;
    %load/vec4 v0x600001859050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600001858d80_0;
    %assign/vec4 v0x600001858ea0_0, 0;
    %load/vec4 v0x600001858ea0_0;
    %assign/vec4 v0x600001858e10_0, 0;
    %load/vec4 v0x600001858f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600001859200_0;
    %assign/vec4 v0x600001859320_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600001859290_0;
    %load/vec4 v0x600001859200_0;
    %add;
    %assign/vec4 v0x600001859320_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x129755240;
T_12 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x60000185a910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000185aac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000185a400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000185a370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000185a880_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x60000185a640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x60000185aa30_0;
    %assign/vec4 v0x60000185aac0_0, 0;
T_12.2 ;
    %load/vec4 v0x60000185a5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x60000185a2e0_0;
    %assign/vec4 v0x60000185a400_0, 0;
    %load/vec4 v0x60000185a400_0;
    %assign/vec4 v0x60000185a370_0, 0;
    %load/vec4 v0x60000185a490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x60000185a760_0;
    %assign/vec4 v0x60000185a880_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x60000185a7f0_0;
    %load/vec4 v0x60000185a760_0;
    %add;
    %assign/vec4 v0x60000185a880_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x129752bf0;
T_13 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x60000185be70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001844090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000185b960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000185b8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000185bde0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x60000185bba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600001844000_0;
    %assign/vec4 v0x600001844090_0, 0;
T_13.2 ;
    %load/vec4 v0x60000185bb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x60000185b840_0;
    %assign/vec4 v0x60000185b960_0, 0;
    %load/vec4 v0x60000185b960_0;
    %assign/vec4 v0x60000185b8d0_0, 0;
    %load/vec4 v0x60000185b9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x60000185bcc0_0;
    %assign/vec4 v0x60000185bde0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x60000185bd50_0;
    %load/vec4 v0x60000185bcc0_0;
    %add;
    %assign/vec4 v0x60000185bde0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1297505a0;
T_14 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x600001845440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000018455f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001844f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001844ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000018453b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600001845170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600001845560_0;
    %assign/vec4 v0x6000018455f0_0, 0;
T_14.2 ;
    %load/vec4 v0x6000018450e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600001844e10_0;
    %assign/vec4 v0x600001844f30_0, 0;
    %load/vec4 v0x600001844f30_0;
    %assign/vec4 v0x600001844ea0_0, 0;
    %load/vec4 v0x600001844fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600001845290_0;
    %assign/vec4 v0x6000018453b0_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600001845320_0;
    %load/vec4 v0x600001845290_0;
    %add;
    %assign/vec4 v0x6000018453b0_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12974df50;
T_15 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x6000018469a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001846b50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001846490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001846400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001846910_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000018466d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600001846ac0_0;
    %assign/vec4 v0x600001846b50_0, 0;
T_15.2 ;
    %load/vec4 v0x600001846640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600001846370_0;
    %assign/vec4 v0x600001846490_0, 0;
    %load/vec4 v0x600001846490_0;
    %assign/vec4 v0x600001846400_0, 0;
    %load/vec4 v0x600001846520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x6000018467f0_0;
    %assign/vec4 v0x600001846910_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600001846880_0;
    %load/vec4 v0x6000018467f0_0;
    %add;
    %assign/vec4 v0x600001846910_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x129749140;
T_16 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x600001847f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001840120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000018479f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001847960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001847e70_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600001847c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600001840090_0;
    %assign/vec4 v0x600001840120_0, 0;
T_16.2 ;
    %load/vec4 v0x600001847ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000018478d0_0;
    %assign/vec4 v0x6000018479f0_0, 0;
    %load/vec4 v0x6000018479f0_0;
    %assign/vec4 v0x600001847960_0, 0;
    %load/vec4 v0x600001847a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600001847d50_0;
    %assign/vec4 v0x600001847e70_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600001847de0_0;
    %load/vec4 v0x600001847d50_0;
    %add;
    %assign/vec4 v0x600001847e70_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x129746af0;
T_17 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x6000018414d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001841680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001840fc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001840f30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001841440_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600001841200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x6000018415f0_0;
    %assign/vec4 v0x600001841680_0, 0;
T_17.2 ;
    %load/vec4 v0x600001841170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600001840ea0_0;
    %assign/vec4 v0x600001840fc0_0, 0;
    %load/vec4 v0x600001840fc0_0;
    %assign/vec4 v0x600001840f30_0, 0;
    %load/vec4 v0x600001841050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600001841320_0;
    %assign/vec4 v0x600001841440_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x6000018413b0_0;
    %load/vec4 v0x600001841320_0;
    %add;
    %assign/vec4 v0x600001841440_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1297444a0;
T_18 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x600001842a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001842be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001842520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001842490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000018429a0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600001842760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600001842b50_0;
    %assign/vec4 v0x600001842be0_0, 0;
T_18.2 ;
    %load/vec4 v0x6000018426d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600001842400_0;
    %assign/vec4 v0x600001842520_0, 0;
    %load/vec4 v0x600001842520_0;
    %assign/vec4 v0x600001842490_0, 0;
    %load/vec4 v0x6000018425b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600001842880_0;
    %assign/vec4 v0x6000018429a0_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600001842910_0;
    %load/vec4 v0x600001842880_0;
    %add;
    %assign/vec4 v0x6000018429a0_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x129741e50;
T_19 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x60000184c000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000184c1b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001843a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000018439f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001843f00_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600001843cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x60000184c120_0;
    %assign/vec4 v0x60000184c1b0_0, 0;
T_19.2 ;
    %load/vec4 v0x600001843c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600001843960_0;
    %assign/vec4 v0x600001843a80_0, 0;
    %load/vec4 v0x600001843a80_0;
    %assign/vec4 v0x6000018439f0_0, 0;
    %load/vec4 v0x600001843b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600001843de0_0;
    %assign/vec4 v0x600001843f00_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600001843e70_0;
    %load/vec4 v0x600001843de0_0;
    %add;
    %assign/vec4 v0x600001843f00_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x12973f970;
T_20 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x60000184d560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000184d710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000184d050_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000184cfc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000184d4d0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x60000184d290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x60000184d680_0;
    %assign/vec4 v0x60000184d710_0, 0;
T_20.2 ;
    %load/vec4 v0x60000184d200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x60000184cf30_0;
    %assign/vec4 v0x60000184d050_0, 0;
    %load/vec4 v0x60000184d050_0;
    %assign/vec4 v0x60000184cfc0_0, 0;
    %load/vec4 v0x60000184d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x60000184d3b0_0;
    %assign/vec4 v0x60000184d4d0_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x60000184d440_0;
    %load/vec4 v0x60000184d3b0_0;
    %add;
    %assign/vec4 v0x60000184d4d0_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x129778410;
T_21 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x60000184eac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000184ec70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000184e5b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000184e520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000184ea30_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x60000184e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x60000184ebe0_0;
    %assign/vec4 v0x60000184ec70_0, 0;
T_21.2 ;
    %load/vec4 v0x60000184e760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x60000184e490_0;
    %assign/vec4 v0x60000184e5b0_0, 0;
    %load/vec4 v0x60000184e5b0_0;
    %assign/vec4 v0x60000184e520_0, 0;
    %load/vec4 v0x60000184e640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x60000184e910_0;
    %assign/vec4 v0x60000184ea30_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x60000184e9a0_0;
    %load/vec4 v0x60000184e910_0;
    %add;
    %assign/vec4 v0x60000184ea30_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x12976b8f0;
T_22 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x600001848090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001848240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000184fb10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000184fa80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001848000_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x60000184fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x6000018481b0_0;
    %assign/vec4 v0x600001848240_0, 0;
T_22.2 ;
    %load/vec4 v0x60000184fcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x60000184f9f0_0;
    %assign/vec4 v0x60000184fb10_0, 0;
    %load/vec4 v0x60000184fb10_0;
    %assign/vec4 v0x60000184fa80_0, 0;
    %load/vec4 v0x60000184fba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x60000184fe70_0;
    %assign/vec4 v0x600001848000_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x60000184ff00_0;
    %load/vec4 v0x60000184fe70_0;
    %add;
    %assign/vec4 v0x600001848000_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x12973aee0;
T_23 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x6000018495f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000018497a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000018490e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001849050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001849560_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600001849320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600001849710_0;
    %assign/vec4 v0x6000018497a0_0, 0;
T_23.2 ;
    %load/vec4 v0x600001849290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600001848fc0_0;
    %assign/vec4 v0x6000018490e0_0, 0;
    %load/vec4 v0x6000018490e0_0;
    %assign/vec4 v0x600001849050_0, 0;
    %load/vec4 v0x600001849170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600001849440_0;
    %assign/vec4 v0x600001849560_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x6000018494d0_0;
    %load/vec4 v0x600001849440_0;
    %add;
    %assign/vec4 v0x600001849560_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x12973c720;
T_24 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x60000184bde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001853cc0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x600001853cc0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001853cc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001853c30, 0, 4;
    %load/vec4 v0x600001853cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001853cc0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x60000184ba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000184bb10, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001853c30, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001853cc0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x600001853cc0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x600001853cc0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001853c30, 4;
    %ix/getv/s 3, v0x600001853cc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001853c30, 0, 4;
    %load/vec4 v0x600001853cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001853cc0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x12975ff60;
T_25 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x60000184bde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001853de0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x600001853de0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001853de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001853d50, 0, 4;
    %load/vec4 v0x600001853de0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001853de0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x60000184ba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000184bb10, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001853d50, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001853de0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x600001853de0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x600001853de0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001853d50, 4;
    %ix/getv/s 3, v0x600001853de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001853d50, 0, 4;
    %load/vec4 v0x600001853de0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001853de0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x12975b2c0;
T_26 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x60000184bde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001853f00_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600001853f00_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001853f00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001853e70, 0, 4;
    %load/vec4 v0x600001853f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001853f00_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x60000184ba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000184bb10, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001853e70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001853f00_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600001853f00_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600001853f00_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001853e70, 4;
    %ix/getv/s 3, v0x600001853f00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001853e70, 0, 4;
    %load/vec4 v0x600001853f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001853f00_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x12976bff0;
T_27 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x60000184bde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001834120_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000184b7b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x6000018341b0_0;
    %assign/vec4 v0x600001834120_0, 0;
    %load/vec4 v0x60000184b840_0;
    %assign/vec4 v0x60000184b7b0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x12976bff0;
T_28 ;
    %wait E_0x600003f2a740;
    %load/vec4 v0x600001834120_0;
    %store/vec4 v0x6000018341b0_0, 0, 3;
    %load/vec4 v0x60000184b7b0_0;
    %store/vec4 v0x60000184b840_0, 0, 16;
    %load/vec4 v0x600001834120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600001834090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600001834360_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x6000018341b0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000184b840_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600001834360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000018341b0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000184b840_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x60000184b7b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x60000184b840_0, 0, 16;
    %load/vec4 v0x60000184b600_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000184b7b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000018341b0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000184b840_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x60000184b7b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x60000184b840_0, 0, 16;
    %load/vec4 v0x60000184b9f0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x60000184b7b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000018341b0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000184b840_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000018341b0_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x12976e7f0;
T_29 ;
    %wait E_0x600003f15940;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %load/vec4 v0x600001831560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x6000018307e0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x12976e7f0;
T_30 ;
    %wait E_0x600003f15900;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830a20, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001830120_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x12976e960;
T_31 ;
    %wait E_0x600003f15940;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %load/vec4 v0x600001831560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x6000018307e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x12976e960;
T_32 ;
    %wait E_0x600003f15900;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830a20, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001830120_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x12976ead0;
T_33 ;
    %wait E_0x600003f15940;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %load/vec4 v0x600001831560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x6000018307e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x12976ead0;
T_34 ;
    %wait E_0x600003f15900;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830a20, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001830120_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x12976ec40;
T_35 ;
    %wait E_0x600003f15940;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %load/vec4 v0x600001831560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x6000018307e0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x12976ec40;
T_36 ;
    %wait E_0x600003f15900;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830a20, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001830120_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x12976edb0;
T_37 ;
    %wait E_0x600003f15940;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %load/vec4 v0x600001831560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x6000018307e0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x12976edb0;
T_38 ;
    %wait E_0x600003f15900;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830a20, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001830120_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x12976ef20;
T_39 ;
    %wait E_0x600003f15940;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %load/vec4 v0x600001831560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x6000018307e0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x12976ef20;
T_40 ;
    %wait E_0x600003f15900;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830a20, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001830120_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x12976f090;
T_41 ;
    %wait E_0x600003f15940;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %load/vec4 v0x600001831560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x6000018307e0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x12976f090;
T_42 ;
    %wait E_0x600003f15900;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830a20, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001830120_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x12976f200;
T_43 ;
    %wait E_0x600003f15940;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %load/vec4 v0x600001831560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x6000018307e0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x12976f200;
T_44 ;
    %wait E_0x600003f15900;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830a20, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001830120_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x12976f370;
T_45 ;
    %wait E_0x600003f15940;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %load/vec4 v0x600001831560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x6000018307e0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x12976f370;
T_46 ;
    %wait E_0x600003f15900;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830a20, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001830120_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x12976f4e0;
T_47 ;
    %wait E_0x600003f15940;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %load/vec4 v0x600001831560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x6000018307e0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x12976f4e0;
T_48 ;
    %wait E_0x600003f15900;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830a20, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001830120_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x12976f650;
T_49 ;
    %wait E_0x600003f15940;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %load/vec4 v0x600001831560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x6000018307e0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x12976f650;
T_50 ;
    %wait E_0x600003f15900;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830a20, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001830120_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x12976f7c0;
T_51 ;
    %wait E_0x600003f15940;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %load/vec4 v0x600001831560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x6000018307e0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x12976f7c0;
T_52 ;
    %wait E_0x600003f15900;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830a20, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001830120_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x12976f930;
T_53 ;
    %wait E_0x600003f15940;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %load/vec4 v0x600001831560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x6000018307e0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x12976f930;
T_54 ;
    %wait E_0x600003f15900;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830a20, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001830120_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x12976faa0;
T_55 ;
    %wait E_0x600003f15940;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %load/vec4 v0x600001831560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x6000018307e0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x12976faa0;
T_56 ;
    %wait E_0x600003f15900;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830a20, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001830120_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x12976fc10;
T_57 ;
    %wait E_0x600003f15940;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %load/vec4 v0x600001831560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x6000018307e0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x12976fc10;
T_58 ;
    %wait E_0x600003f15900;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830a20, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001830120_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x12976fd80;
T_59 ;
    %wait E_0x600003f15940;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %load/vec4 v0x600001831560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830990, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830900, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x6000018307e0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001830a20, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x12976fd80;
T_60 ;
    %wait E_0x600003f15900;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830a20, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001830120_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x12976e370;
T_61 ;
    %wait E_0x600003f15840;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001830870_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x600001830870_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x600001830870_0;
    %load/vec4a v0x600001830900, 4;
    %ix/getv/s 4, v0x600001830870_0;
    %store/vec4a v0x600001830cf0, 4, 0;
    %load/vec4 v0x600001830870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001830870_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000018313b0_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x6000018313b0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001830870_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x600001830870_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x6000018313b0_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600001831560_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x6000018313b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001830870_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001830cf0, 4;
    %load/vec4 v0x6000018313b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001830870_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001830cf0, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x6000018313b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001830870_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001830cf0, 4;
    %load/vec4 v0x6000018313b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001830870_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001830cf0, 4;
    %add;
    %load/vec4 v0x6000018313b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001830870_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001830cf0, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x6000018313b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001830870_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001830cf0, 4;
    %load/vec4 v0x6000018313b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001830870_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001830cf0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x6000018313b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001830870_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001830cf0, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x6000018313b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001830870_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001830cf0, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x6000018313b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001830870_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001830cf0, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x6000018313b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001830870_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001830cf0, 4;
    %load/vec4 v0x6000018313b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001830870_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001830cf0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x6000018313b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001830870_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001830cf0, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x6000018313b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001830870_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001830cf0, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x6000018313b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001830870_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001830cf0, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600001830870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001830870_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x6000018313b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000018313b0_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001830cf0, 4;
    %store/vec4 v0x600001830c60_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x12976e370;
T_62 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x600001830d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001831440_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000018303f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000018306c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001830090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001831320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001831050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001830630_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001831560_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001831680_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000018318c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001831a70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000018307e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001830b40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000018305a0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001831320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001831050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001830630_0, 0;
    %load/vec4 v0x600001831440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001831440_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600001830480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600001830240_0;
    %assign/vec4 v0x6000018303f0_0, 0;
    %load/vec4 v0x6000018314d0_0;
    %assign/vec4 v0x600001831560_0, 0;
    %load/vec4 v0x6000018315f0_0;
    %assign/vec4 v0x600001831680_0, 0;
    %load/vec4 v0x6000018317a0_0;
    %assign/vec4 v0x6000018318c0_0, 0;
    %load/vec4 v0x600001831950_0;
    %assign/vec4 v0x600001831a70_0, 0;
    %load/vec4 v0x600001830750_0;
    %assign/vec4 v0x6000018307e0_0, 0;
    %load/vec4 v0x600001830ab0_0;
    %assign/vec4 v0x600001830b40_0, 0;
    %load/vec4 v0x600001830510_0;
    %assign/vec4 v0x6000018305a0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001831440_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x6000018305a0_0;
    %assign/vec4 v0x6000018306c0_0, 0;
    %load/vec4 v0x600001830b40_0;
    %assign/vec4 v0x600001830090_0, 0;
    %load/vec4 v0x600001831560_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001831440_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001831050_0, 0;
    %load/vec4 v0x600001830b40_0;
    %assign/vec4 v0x600001830ea0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001831440_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001831320_0, 0;
    %load/vec4 v0x600001830b40_0;
    %assign/vec4 v0x600001830ea0_0, 0;
    %load/vec4 v0x600001831830_0;
    %assign/vec4 v0x600001831200_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001831440_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001831440_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001831440_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001831440_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600001830120_0;
    %load/vec4 v0x600001831680_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001831710, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001831440_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x6000018310e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600001831560_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600001831440_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001831440_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x600001830f30_0;
    %load/vec4 v0x600001831680_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001831710, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001831440_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600001830c60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001831680_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001831710, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001831440_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001830630_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001831440_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x129779070;
T_63 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x600001850480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001850ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000018502d0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001850360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001857ba0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000018503f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001857c30_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000186fd50_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001850240_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001857e70_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001857f00_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001850090_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001850120_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001857cc0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000018505a0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001850900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001850a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001850750_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001856be0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000018567f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001856d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001856910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001856eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001856ac0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001857450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001857570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001857720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018572a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001857d50_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001850a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001850750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001857d50_0, 0;
    %load/vec4 v0x600001850ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001850ab0_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x600001857b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x600001850b40_0;
    %assign/vec4 v0x6000018502d0_0, 0;
    %load/vec4 v0x600001857de0_0;
    %assign/vec4 v0x600001857e70_0, 0;
    %load/vec4 v0x600001850000_0;
    %assign/vec4 v0x600001850090_0, 0;
    %load/vec4 v0x600001857840_0;
    %assign/vec4 v0x6000018503f0_0, 0;
    %load/vec4 v0x6000018577b0_0;
    %assign/vec4 v0x600001857c30_0, 0;
    %load/vec4 v0x60000186fde0_0;
    %assign/vec4 v0x60000186fd50_0, 0;
    %load/vec4 v0x6000018501b0_0;
    %assign/vec4 v0x600001850240_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001850ab0_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600001857e70_0;
    %assign/vec4 v0x600001857f00_0, 0;
    %load/vec4 v0x600001850090_0;
    %assign/vec4 v0x600001850120_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001850360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001857ba0_0, 0;
    %load/vec4 v0x6000018502d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001850ab0_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001850ab0_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001850ab0_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x600001857f00_0;
    %assign/vec4 v0x6000018567f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001856910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001856ac0_0, 0;
    %load/vec4 v0x6000018569a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600001856ac0_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001856ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000018572a0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001850ab0_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600001857330_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x6000018572a0_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x6000018570f0_0;
    %assign/vec4 v0x600001857cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018572a0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001850ab0_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600001850120_0;
    %assign/vec4 v0x6000018505a0_0, 0;
    %load/vec4 v0x600001857cc0_0;
    %assign/vec4 v0x600001850900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001850a20_0, 0;
    %load/vec4 v0x6000018507e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001850ab0_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600001850120_0;
    %assign/vec4 v0x6000018505a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001850750_0, 0;
    %load/vec4 v0x6000018507e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001850ab0_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600001850ab0_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600001850630_0;
    %assign/vec4 v0x600001857cc0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001850ab0_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x600001857f00_0;
    %assign/vec4 v0x600001856be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001856d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001856eb0_0, 0;
    %load/vec4 v0x600001856d90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600001856eb0_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001856eb0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001850ab0_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600001857cc0_0;
    %assign/vec4 v0x600001857450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001857570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001857720_0, 0;
    %load/vec4 v0x600001857600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x600001857720_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001857720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001857570_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001850ab0_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x600001857060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001850ab0_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600001857ba0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001857ba0_0, 0;
    %load/vec4 v0x600001857f00_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600001857f00_0, 0;
    %load/vec4 v0x600001850120_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600001850120_0, 0;
    %load/vec4 v0x600001857c30_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001857ba0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600001850ab0_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x6000018502d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001850ab0_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001850ab0_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001850ab0_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600001850360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001850360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001857ba0_0, 0;
    %load/vec4 v0x6000018503f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001850360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001850ab0_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600001857e70_0;
    %load/vec4 v0x600001850360_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x60000186fd50_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600001857f00_0, 0;
    %load/vec4 v0x600001850090_0;
    %load/vec4 v0x600001850360_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600001850240_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600001850120_0, 0;
    %load/vec4 v0x6000018502d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001850ab0_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001850ab0_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001850ab0_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001857d50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001850ab0_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x12976d480;
T_64 ;
    %wait E_0x600003f14c40;
    %load/vec4 v0x600001834870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x6000018347e0_0;
    %load/vec4 v0x600001834480_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001834630, 0, 4;
T_64.0 ;
    %load/vec4 v0x600001834750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600001834480_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001834630, 4;
    %assign/vec4 v0x6000018346c0_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x12976d480;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000018345a0_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x6000018345a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000018345a0_0;
    %store/vec4a v0x600001834630, 4, 0;
    %load/vec4 v0x6000018345a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000018345a0_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x12976d760;
T_66 ;
    %wait E_0x600003f14c40;
    %load/vec4 v0x600001834d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600001834cf0_0;
    %load/vec4 v0x600001834990_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001834b40, 0, 4;
T_66.0 ;
    %load/vec4 v0x600001834c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600001834990_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001834b40, 4;
    %assign/vec4 v0x600001834bd0_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x12976d760;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001834ab0_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600001834ab0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001834ab0_0;
    %store/vec4a v0x600001834b40, 4, 0;
    %load/vec4 v0x600001834ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001834ab0_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x12976da40;
T_68 ;
    %wait E_0x600003f14c40;
    %load/vec4 v0x600001835290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600001835200_0;
    %load/vec4 v0x600001834ea0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001835050, 0, 4;
T_68.0 ;
    %load/vec4 v0x600001835170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600001834ea0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001835050, 4;
    %assign/vec4 v0x6000018350e0_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x12976da40;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001834fc0_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600001834fc0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001834fc0_0;
    %store/vec4a v0x600001835050, 4, 0;
    %load/vec4 v0x600001834fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001834fc0_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x12976dd20;
T_70 ;
    %wait E_0x600003f14c40;
    %load/vec4 v0x6000018357a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600001835710_0;
    %load/vec4 v0x6000018353b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001835560, 0, 4;
T_70.0 ;
    %load/vec4 v0x600001835680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x6000018353b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001835560, 4;
    %assign/vec4 v0x6000018355f0_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x12976dd20;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000018354d0_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x6000018354d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000018354d0_0;
    %store/vec4a v0x600001835560, 4, 0;
    %load/vec4 v0x6000018354d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000018354d0_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x12976cdb0;
T_72 ;
    %wait E_0x600003f14b00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001835a70_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x600001835a70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x6000018370f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x600001835e60_0;
    %pad/u 32;
    %load/vec4 v0x600001835a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4 v0x6000018373c0_0, 4, 1;
    %load/vec4 v0x600001836be0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600001835cb0_0;
    %pad/u 32;
    %load/vec4 v0x600001835a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4 v0x6000018372a0_0, 4, 1;
    %load/vec4 v0x600001836eb0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600001835dd0_0;
    %pad/u 32;
    %load/vec4 v0x600001835a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4 v0x600001837330_0, 4, 1;
    %load/vec4 v0x6000018378d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600001837720_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x6000018360a0_0;
    %pad/u 32;
    %load/vec4 v0x600001835a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4 v0x600001837450_0, 4, 1;
    %load/vec4 v0x6000018366d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600001836520_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600001835b90_0;
    %pad/u 32;
    %load/vec4 v0x600001835a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4 v0x600001837210_0, 4, 1;
    %load/vec4 v0x600001835a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001835a70_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x12976cdb0;
T_73 ;
    %wait E_0x600003f14ac0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001835a70_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600001835a70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x6000018373c0_0;
    %load/vec4 v0x600001835a70_0;
    %part/s 1;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4 v0x600001836910_0, 4, 1;
    %load/vec4 v0x6000018372a0_0;
    %load/vec4 v0x600001835a70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x6000018373c0_0;
    %load/vec4 v0x600001835a70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4 v0x6000018367f0_0, 4, 1;
    %load/vec4 v0x600001837330_0;
    %load/vec4 v0x600001835a70_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x6000018373c0_0;
    %load/vec4 v0x600001835a70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x6000018372a0_0;
    %load/vec4 v0x600001835a70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4 v0x600001836880_0, 4, 1;
    %load/vec4 v0x600001837450_0;
    %load/vec4 v0x600001835a70_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x6000018373c0_0;
    %load/vec4 v0x600001835a70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x6000018372a0_0;
    %load/vec4 v0x600001835a70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600001837330_0;
    %load/vec4 v0x600001835a70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4 v0x6000018369a0_0, 4, 1;
    %load/vec4 v0x600001837210_0;
    %load/vec4 v0x600001835a70_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x6000018373c0_0;
    %load/vec4 v0x600001835a70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x6000018372a0_0;
    %load/vec4 v0x600001835a70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600001837330_0;
    %load/vec4 v0x600001835a70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600001837450_0;
    %load/vec4 v0x600001835a70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4 v0x600001836760_0, 4, 1;
    %load/vec4 v0x600001836910_0;
    %load/vec4 v0x600001835a70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x600001837b10_0;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4a v0x600001835b00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4a v0x6000018361c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4 v0x600001836250_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4 v0x600001836010_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x6000018367f0_0;
    %load/vec4 v0x600001835a70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x6000018379f0_0;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4a v0x600001835b00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4a v0x6000018361c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4 v0x600001836250_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4 v0x600001836010_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600001836880_0;
    %load/vec4 v0x600001835a70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600001837a80_0;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4a v0x600001835b00, 4, 0;
    %load/vec4 v0x600001836e20_0;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4a v0x6000018361c0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4 v0x600001836250_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4 v0x600001836010_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x6000018369a0_0;
    %load/vec4 v0x600001835a70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600001837ba0_0;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4a v0x600001835b00, 4, 0;
    %load/vec4 v0x600001837840_0;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4a v0x6000018361c0, 4, 0;
    %load/vec4 v0x6000018378d0_0;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4 v0x600001836250_0, 4, 1;
    %load/vec4 v0x600001837720_0;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4 v0x600001836010_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600001836760_0;
    %load/vec4 v0x600001835a70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600001837960_0;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4a v0x600001835b00, 4, 0;
    %load/vec4 v0x600001836640_0;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4a v0x6000018361c0, 4, 0;
    %load/vec4 v0x6000018366d0_0;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4 v0x600001836250_0, 4, 1;
    %load/vec4 v0x600001836520_0;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4 v0x600001836010_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4a v0x600001835b00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4a v0x6000018361c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4 v0x600001836250_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001835a70_0;
    %store/vec4 v0x600001836010_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x600001835a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001835a70_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x12976cdb0;
T_74 ;
    %wait E_0x600003f14c40;
    %load/vec4 v0x600001835e60_0;
    %assign/vec4 v0x600001835ef0_0, 0;
    %load/vec4 v0x600001835cb0_0;
    %assign/vec4 v0x600001835d40_0, 0;
    %load/vec4 v0x6000018360a0_0;
    %assign/vec4 v0x600001836130_0, 0;
    %load/vec4 v0x600001835b90_0;
    %assign/vec4 v0x600001835c20_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x12976cdb0;
T_75 ;
    %wait E_0x600003f14a40;
    %load/vec4 v0x600001835ef0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001835f80, 4;
    %store/vec4 v0x600001837060_0, 0, 256;
    %load/vec4 v0x600001835d40_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001835f80, 4;
    %store/vec4 v0x600001836b50_0, 0, 256;
    %load/vec4 v0x600001836130_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001835f80, 4;
    %store/vec4 v0x600001837690_0, 0, 256;
    %load/vec4 v0x600001835c20_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001835f80, 4;
    %store/vec4 v0x600001836490_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x12977a630;
T_76 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x60000183d7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001833a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001833b10_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x600001833de0_0;
    %assign/vec4 v0x600001833b10_0, 0;
    %load/vec4 v0x600001833de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x600001833cc0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000018339f0, 4;
    %assign/vec4 v0x600001833a80_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x12977a630;
T_77 ;
    %wait E_0x600003f14c40;
    %load/vec4 v0x60000183d4d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x60000183d440_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x60000183d3b0_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x60000183d320_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x60000183d290_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000018339f0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x12977a630;
T_78 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x60000183d7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000183e370_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000183e2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001832880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001832910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000183ce10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000018327f0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x60000183cea0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000183e370_0, 0;
    %load/vec4 v0x60000183c5a0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x60000183e2e0_0, 0;
    %load/vec4 v0x60000183cea0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001832880_0, 0;
    %load/vec4 v0x600001832880_0;
    %assign/vec4 v0x600001832910_0, 0;
    %load/vec4 v0x60000183cd80_0;
    %assign/vec4 v0x60000183ce10_0, 0;
    %load/vec4 v0x60000183c240_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000018327f0_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x12977a630;
T_79 ;
    %wait E_0x600003f29e40;
    %load/vec4 v0x60000183d7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000183cea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000183c630_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000183cb40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000183c5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000183cd80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000183cbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000183c6c0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000183cd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000183c6c0_0, 0;
    %load/vec4 v0x60000183db00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x60000183c990_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x60000183cea0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x60000183cea0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x60000183cb40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000183cb40_0, 0;
T_79.2 ;
    %load/vec4 v0x60000183cea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000183cbd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000183cb40_0, 0;
    %load/vec4 v0x60000183c000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000183cbd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000183c5a0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000183cea0_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x60000183d170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x60000183c5a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x60000183c5a0_0, 0;
    %load/vec4 v0x60000183c5a0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000183cd80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000183c630_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000183cea0_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x60000183c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x60000183c630_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000183c630_0, 0;
T_79.19 ;
    %load/vec4 v0x60000183d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000183cea0_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x60000183cb40_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000183cea0_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000183c6c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000183cea0_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x12977abb0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000183eeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000183f7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000183fb10_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x60000183fba0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000183efd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000183f840_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000183f210_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x60000183f180_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000183f3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000183f2a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000183f570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000183e760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000183e520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000183ed90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000183e9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000183ebe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000183eac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000183e910_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000183ea30_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x12977abb0;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x60000183eeb0_0;
    %inv;
    %store/vec4 v0x60000183eeb0_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x12977abb0;
T_82 ;
    %vpi_call/w 3 109 "$display", "\000" {0 0 0};
    %vpi_call/w 3 110 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 111 "$display", "\342\225\221        K-Accumulation Test: Tiled GEMM with VPU ADD          \342\225\221" {0 0 0};
    %vpi_call/w 3 112 "$display", "\342\225\221        4\303\2274 output, K=2 inner tiles                           \342\225\221" {0 0 0};
    %vpi_call/w 3 113 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 114 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000183ef40_0, 0, 32;
    %pushi/vec4 16843009, 0, 256;
    %store/vec4 v0x60000183f690_0, 0, 256;
    %vpi_call/w 3 124 "$display", "[SETUP] Initializing SRAM..." {0 0 0};
    %load/vec4 v0x60000183f690_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001834630, 4, 0;
    %load/vec4 v0x60000183f690_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001834b40, 4, 0;
    %load/vec4 v0x60000183f690_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001835050, 4, 0;
    %load/vec4 v0x60000183f690_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001835560, 4, 0;
    %load/vec4 v0x60000183f690_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001834630, 4, 0;
    %load/vec4 v0x60000183f690_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001834b40, 4, 0;
    %load/vec4 v0x60000183f690_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001835050, 4, 0;
    %load/vec4 v0x60000183f690_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001835560, 4, 0;
    %load/vec4 v0x60000183f690_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001834630, 4, 0;
    %load/vec4 v0x60000183f690_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001834b40, 4, 0;
    %load/vec4 v0x60000183f690_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001835050, 4, 0;
    %load/vec4 v0x60000183f690_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001835560, 4, 0;
    %load/vec4 v0x60000183f690_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001834630, 4, 0;
    %load/vec4 v0x60000183f690_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001834b40, 4, 0;
    %load/vec4 v0x60000183f690_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001835050, 4, 0;
    %load/vec4 v0x60000183f690_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001835560, 4, 0;
    %vpi_call/w 3 151 "$display", "  A[0] @ 0x0000, A[1] @ 0x0004 (all 1s)" {0 0 0};
    %vpi_call/w 3 152 "$display", "  B[0] @ 0x0010, B[1] @ 0x0014 (all 1s)" {0 0 0};
    %vpi_call/w 3 153 "$display", "  Expected: C = 8 for all elements" {0 0 0};
    %vpi_call/w 3 158 "$display", "\000" {0 0 0};
    %vpi_call/w 3 159 "$display", "[SETUP] Loading program..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000183f060_0, 0, 32;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/getv/s 4, v0x60000183f060_0;
    %store/vec4a v0x6000018339f0, 4, 0;
    %load/vec4 v0x60000183f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000183f060_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x60000183f060_0;
    %store/vec4a v0x6000018339f0, 4, 0;
    %load/vec4 v0x60000183f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000183f060_0, 0, 32;
    %pushi/vec4 2155876864, 0, 39;
    %concati/vec4 2684362752, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/getv/s 4, v0x60000183f060_0;
    %store/vec4a v0x6000018339f0, 4, 0;
    %load/vec4 v0x60000183f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000183f060_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x60000183f060_0;
    %store/vec4a v0x6000018339f0, 4, 0;
    %load/vec4 v0x60000183f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000183f060_0, 0, 32;
    %pushi/vec4 2348810240, 0, 38;
    %concati/vec4 2147483649, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x60000183f060_0;
    %store/vec4a v0x6000018339f0, 4, 0;
    %load/vec4 v0x60000183f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000183f060_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x60000183f060_0;
    %store/vec4a v0x6000018339f0, 4, 0;
    %load/vec4 v0x60000183f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000183f060_0, 0, 32;
    %pushi/vec4 2348941312, 0, 38;
    %concati/vec4 2415919105, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x60000183f060_0;
    %store/vec4a v0x6000018339f0, 4, 0;
    %load/vec4 v0x60000183f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000183f060_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x60000183f060_0;
    %store/vec4a v0x6000018339f0, 4, 0;
    %load/vec4 v0x60000183f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000183f060_0, 0, 32;
    %pushi/vec4 2151678080, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x60000183f060_0;
    %store/vec4a v0x6000018339f0, 4, 0;
    %load/vec4 v0x60000183f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000183f060_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x60000183f060_0;
    %store/vec4a v0x6000018339f0, 4, 0;
    %load/vec4 v0x60000183f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000183f060_0, 0, 32;
    %pushi/vec4 2353004544, 0, 38;
    %concati/vec4 3221225473, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x60000183f060_0;
    %store/vec4a v0x6000018339f0, 4, 0;
    %load/vec4 v0x60000183f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000183f060_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x60000183f060_0;
    %store/vec4a v0x6000018339f0, 4, 0;
    %load/vec4 v0x60000183f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000183f060_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x60000183f060_0;
    %store/vec4a v0x6000018339f0, 4, 0;
    %load/vec4 v0x60000183f060_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 244 "$display", "  Program: %0d instructions", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 245 "$display", "    GEMM P0 = A[0] \303\227 B[0]" {0 0 0};
    %vpi_call/w 3 246 "$display", "    GEMM P1 = A[1] \303\227 B[1]" {0 0 0};
    %vpi_call/w 3 247 "$display", "    VPU: C = P0 + P1" {0 0 0};
    %vpi_call/w 3 252 "$display", "\000" {0 0 0};
    %vpi_call/w 3 253 "$display", "[EXEC] Running..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000183f7b0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000183f7b0_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600003f29480;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000183fb10_0, 0, 1;
    %wait E_0x600003f14c40;
    %wait E_0x600003f14c40;
    %wait E_0x600003f29480;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000183fb10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000183f0f0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x60000183f0f0_0;
    %cmpi/s 500, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600003f14c40;
    %load/vec4 v0x60000183f9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %vpi_call/w 3 269 "$display", "  Completed in %0d cycles", v0x60000183f0f0_0 {0 0 0};
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x60000183f0f0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x60000183f0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000183f0f0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %load/vec4 v0x60000183f0f0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz  T_82.4, 5;
    %vpi_call/w 3 275 "$display", "  TIMEOUT waiting for completion" {0 0 0};
    %load/vec4 v0x60000183ef40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000183ef40_0, 0, 32;
T_82.4 ;
    %delay 50000, 0;
    %vpi_call/w 3 284 "$display", "\000" {0 0 0};
    %vpi_call/w 3 285 "$display", "[VERIFY] Checking results..." {0 0 0};
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001834630, 4;
    %store/vec4 v0x60000183f720_0, 0, 256;
    %vpi_call/w 3 306 "$display", "  C row 0: %h", &PV<v0x60000183f720_0, 0, 32> {0 0 0};
    %load/vec4 v0x60000183f720_0;
    %parti/s 32, 0, 2;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_82.6, 4;
    %vpi_call/w 3 311 "$display", "    PASS: C[0,0] = 8" {0 0 0};
    %jmp T_82.7;
T_82.6 ;
    %vpi_call/w 3 313 "$display", "    FAIL: C[0,0] = %0d, expected 8", &PV<v0x60000183f720_0, 0, 32> {0 0 0};
    %load/vec4 v0x60000183ef40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000183ef40_0, 0, 32;
T_82.7 ;
    %vpi_call/w 3 318 "$display", "\000" {0 0 0};
    %vpi_call/w 3 319 "$display", "  Intermediate results:" {0 0 0};
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001834630, 4;
    %store/vec4 v0x60000183f720_0, 0, 256;
    %vpi_call/w 3 321 "$display", "  P0 row 0: %h (expected 4s)", &PV<v0x60000183f720_0, 0, 32> {0 0 0};
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001834630, 4;
    %store/vec4 v0x60000183f720_0, 0, 256;
    %vpi_call/w 3 324 "$display", "  P1 row 0: %h (expected 4s)", &PV<v0x60000183f720_0, 0, 32> {0 0 0};
    %vpi_call/w 3 329 "$display", "\000" {0 0 0};
    %vpi_call/w 3 330 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 331 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 332 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x60000183ef40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.8, 4;
    %vpi_call/w 3 334 "$display", "\342\225\221   PASSED: K-accumulation with VPU ADD                       \342\225\221" {0 0 0};
    %vpi_call/w 3 335 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 336 "$display", ">>> K-ACCUMULATION TEST PASSED! <<<" {0 0 0};
    %jmp T_82.9;
T_82.8 ;
    %vpi_call/w 3 338 "$display", "\342\225\221   FAILED: %0d errors                                         \342\225\221", v0x60000183ef40_0 {0 0 0};
    %vpi_call/w 3 339 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 340 "$display", ">>> K-ACCUMULATION TEST FAILED <<<" {0 0 0};
T_82.9 ;
    %delay 100000, 0;
    %vpi_call/w 3 344 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x12977abb0;
T_83 ;
    %delay 100000000, 0;
    %vpi_call/w 3 350 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 351 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_k_accumulation.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
