\t (00:00:06) allegro 17.4 S032 Windows SPB 64-bit Edition
\t (00:00:06)     Journal start - Mon Nov 14 13:41:39 2022
\t (00:00:06)         Host=LENOVO-10529-P1 User=RobertLi Pid=3384 CPUs=12
\t (00:00:06) CmdLine= C:\Cadence\SPB_17.4\tools\bin\allegro.exe -s builder.scr.txt
\t (00:00:06) 
   (00:00:06) Loading axlcore.cxt 
   (00:00:06) 
   (00:00:06) load( "C:C:\\Cadence\\SPB_17.4\\share\\pcb\\examples\\skill\cmds\\clinecut.il")
   (00:00:06)                                                            ^^
   (00:00:06) PARSER WARNING at line 7 column 60 of file allegro.ilinit
   (00:00:06) *WARNING* (Parser): character found after backslash is not meaningful - '\c'
   (00:00:06) *Error* load: can't access file - "C:C:\\Cadence\\SPB_17.4\\share\\pcb\\examples\\skillcmds\\clinecut.il"
\t (00:00:06) Starting new design...
\i (00:00:07) trapsize 116667
\i (00:00:07) replay builder.scr.txt 
\i (00:00:07) skill 'load "E:/share_OrCAD/pcb_lib/symbols/ul_RC0603FR-0710KL/AllegroV17_2/builder.ile" ' 
   (00:00:07) t
\i (00:00:07) skill 'changeWorkingDir "E:/share_OrCAD/pcb_lib/symbols/ul_RC0603FR-0710KL/AllegroV17_2" ' 
   (00:00:07) t
\i (00:00:07) skill 'LB_createFootprint "E:/share_OrCAD/pcb_lib/symbols/ul_RC0603FR-0710KL/AllegroV17_2/RC0603N_YAG-L.xml" ' 
\t (00:00:07) Reading Footprint XML
\t (00:00:07) Creating padstacks
\t (00:00:07) Starting new design...
\i (00:00:07) trapsize 766
\i (00:00:07) trapsize 787
\i (00:00:07) trapsize 974
\i (00:00:07) trapsize 974
\i (00:00:07) trapsize 97365
\t (00:00:07) Performing DRC...
\t (00:00:07) Multithreaded DRC update (12 threads).
\t (00:00:07) No DRC errors detected.
\t (00:00:07) Opening Design "RC0603N_YAG-L.dra"
\t (00:00:07) Starting new design...
\i (00:00:07) trapsize 76642
\i (00:00:07) trapsize 78652
\i (00:00:08) trapsize 76642
\i (00:00:08) trapsize 97365
\i (00:00:08) trapsize 97365
\i (00:00:08) trapsize 97365
\t (00:00:08) Performing DRC...
\t (00:00:08) No DRC errors detected.
\i (00:00:08) trapsize 23147
\t (00:00:08) Creating TextBlocks
\t (00:00:08) Creating Shapes on Package layers
   (00:00:08) *WARNING* (axlDBAddProp): ERROR(SPMHDB-272): Property is only allowed on PACKAGE KEEPOUT or PLACE BOUND. ("PACKAGE_HEIGHT_MAX" 28.0)
   (00:00:08) *WARNING* (axlDBAddProp): ERROR(SPMHDB-272): Property is only allowed on PACKAGE KEEPOUT or PLACE BOUND. ("PACKAGE_HEIGHT_MAX" 28.0)
   (00:00:08) *WARNING* (axlDBAddProp): ERROR(SPMHDB-272): Property is only allowed on PACKAGE KEEPOUT or PLACE BOUND. ("PACKAGE_HEIGHT_MAX" 28.0)
   (00:00:08) *WARNING* (axlDBAddProp): ERROR(SPMHDB-272): Property is only allowed on PACKAGE KEEPOUT or PLACE BOUND. ("PACKAGE_HEIGHT_MAX" 28.0)
\t (00:00:08) Creating Pins
\t (00:00:08) Creating Vias
\t (00:00:08) Creating package symbol 'E:/share_OrCAD/pcb_lib/symbols/ul_RC0603FR-0710KL/AllegroV17_2/rc0603n_yag-l.psm'.
\t (00:00:08) Starting Create symbol...
\t (00:00:08) Symbol Created
   (00:00:08) Loading cmds.cxt 
   (00:00:08) Loading skillExt.cxt 
\i (00:00:08) trapsize 511
\i (00:00:08) trapsize 586
\t (00:00:08) Opening existing design...
\i (00:00:08) trapsize 586
\i (00:00:08) trapsize 604
\i (00:00:08) trapsize 586
\i (00:00:08) trapsize 610
\d (00:00:08) Design opened: E:/share_OrCAD/pcb_lib/symbols/ul_RC0603FR-0710KL/AllegroV17_2/RC0603N_YAG-L.dra
\t (00:00:08) Symbol Saved
   (00:00:08) t
\i (00:00:09) scriptmode +i +n 
\i (00:00:09) step pkg map 
\i (00:00:11) fillin yes 
\i (00:00:11) setwindow form.pkgmap3d 
\i (00:00:11) FORM pkgmap3d stplist RC0603N_YAG.step 
\i (00:00:11) FORM pkgmap3d rotation_x 0 
\i (00:00:11) FORM pkgmap3d save_current 
\i (00:00:11) FORM pkgmap3d done 
\i (00:00:11) setwindow pcb 
\i (00:00:11) save 
\i (00:00:11) fillin yes 
\t (00:00:11) Symbol 'rc0603n_yag-l.psm' created.
\i (00:00:11) skill 'LB_createFootprint "E:/share_OrCAD/pcb_lib/symbols/ul_RC0603FR-0710KL/AllegroV17_2/RC0603N_YAG-M.xml" ' 
\t (00:00:11) Reading Footprint XML
\t (00:00:11) Creating padstacks
\t (00:00:11) Starting new design...
\i (00:00:11) trapsize 16495
\i (00:00:11) trapsize 16993
\i (00:00:12) trapsize 16495
\i (00:00:12) trapsize 22255
\i (00:00:12) trapsize 22255
\i (00:00:12) trapsize 22255
\t (00:00:12) Performing DRC...
\t (00:00:12) No DRC errors detected.
\t (00:00:12) Opening Design "RC0603N_YAG-M.dra"
\t (00:00:12) Starting new design...
\i (00:00:12) trapsize 16495
\i (00:00:12) trapsize 16993
\i (00:00:12) trapsize 16495
\i (00:00:12) trapsize 23147
\i (00:00:12) trapsize 23147
\i (00:00:12) trapsize 23147
\t (00:00:12) Performing DRC...
\i (00:00:12) trapsize 22255
\t (00:00:13) No DRC errors detected.
\i (00:00:13) trapsize 22442
\t (00:00:13) Creating TextBlocks
\t (00:00:13) Creating Shapes on Package layers
   (00:00:13) *WARNING* (axlDBAddProp): ERROR(SPMHDB-272): Property is only allowed on PACKAGE KEEPOUT or PLACE BOUND. ("PACKAGE_HEIGHT_MAX" 28.0)
   (00:00:13) *WARNING* (axlDBAddProp): ERROR(SPMHDB-272): Property is only allowed on PACKAGE KEEPOUT or PLACE BOUND. ("PACKAGE_HEIGHT_MAX" 28.0)
   (00:00:13) *WARNING* (axlDBAddProp): ERROR(SPMHDB-272): Property is only allowed on PACKAGE KEEPOUT or PLACE BOUND. ("PACKAGE_HEIGHT_MAX" 28.0)
   (00:00:13) *WARNING* (axlDBAddProp): ERROR(SPMHDB-272): Property is only allowed on PACKAGE KEEPOUT or PLACE BOUND. ("PACKAGE_HEIGHT_MAX" 28.0)
\t (00:00:13) Creating Pins
\t (00:00:13) Creating Vias
\t (00:00:13) Creating package symbol 'E:/share_OrCAD/pcb_lib/symbols/ul_RC0603FR-0710KL/AllegroV17_2/rc0603n_yag-m.psm'.
\t (00:00:13) Starting Create symbol...
\t (00:00:13) Symbol Created
\i (00:00:13) trapsize 616
\t (00:00:13) Opening existing design...
\i (00:00:13) trapsize 616
\i (00:00:13) trapsize 634
\i (00:00:13) trapsize 616
\i (00:00:13) trapsize 640
\d (00:00:13) Design opened: E:/share_OrCAD/pcb_lib/symbols/ul_RC0603FR-0710KL/AllegroV17_2/RC0603N_YAG-M.dra
\t (00:00:14) Symbol Saved
   (00:00:14) t
\i (00:00:14) scriptmode +i +n 
\i (00:00:14) step pkg map 
\i (00:00:15) fillin yes 
\i (00:00:15) setwindow form.pkgmap3d 
\i (00:00:15) FORM pkgmap3d stplist RC0603N_YAG.step 
\i (00:00:15) FORM pkgmap3d rotation_x 0 
\i (00:00:15) FORM pkgmap3d save_current 
\i (00:00:15) FORM pkgmap3d done 
\i (00:00:15) setwindow pcb 
\i (00:00:15) save 
\i (00:00:15) fillin yes 
\t (00:00:15) Symbol 'rc0603n_yag-m.psm' created.
\i (00:00:15) skill 'LB_createFootprint "E:/share_OrCAD/pcb_lib/symbols/ul_RC0603FR-0710KL/AllegroV17_2/RC0603N_YAG.xml" ' 
\t (00:00:15) Reading Footprint XML
\t (00:00:15) Creating padstacks
\t (00:00:15) Starting new design...
\i (00:00:15) trapsize 16495
\i (00:00:15) trapsize 16993
\i (00:00:15) trapsize 16495
\i (00:00:16) trapsize 22442
\i (00:00:16) trapsize 22442
\i (00:00:16) trapsize 22442
\t (00:00:16) Performing DRC...
\t (00:00:16) No DRC errors detected.
\t (00:00:16) Opening Design "RC0603N_YAG.dra"
\t (00:00:16) Starting new design...
\i (00:00:16) trapsize 16495
\i (00:00:16) trapsize 16993
\i (00:00:16) trapsize 16495
\i (00:00:16) trapsize 23342
\i (00:00:16) trapsize 23342
\i (00:00:16) trapsize 23342
\t (00:00:16) Performing DRC...
\t (00:00:16) No DRC errors detected.
\i (00:00:16) trapsize 23233
\t (00:00:16) Creating TextBlocks
\t (00:00:16) Creating Shapes on Package layers
   (00:00:16) *WARNING* (axlDBAddProp): ERROR(SPMHDB-272): Property is only allowed on PACKAGE KEEPOUT or PLACE BOUND. ("PACKAGE_HEIGHT_MAX" 28.0)
   (00:00:16) *WARNING* (axlDBAddProp): ERROR(SPMHDB-272): Property is only allowed on PACKAGE KEEPOUT or PLACE BOUND. ("PACKAGE_HEIGHT_MAX" 28.0)
   (00:00:16) *WARNING* (axlDBAddProp): ERROR(SPMHDB-272): Property is only allowed on PACKAGE KEEPOUT or PLACE BOUND. ("PACKAGE_HEIGHT_MAX" 28.0)
   (00:00:16) *WARNING* (axlDBAddProp): ERROR(SPMHDB-272): Property is only allowed on PACKAGE KEEPOUT or PLACE BOUND. ("PACKAGE_HEIGHT_MAX" 28.0)
\t (00:00:16) Creating Pins
\t (00:00:16) Creating Vias
\t (00:00:16) Creating package symbol 'E:/share_OrCAD/pcb_lib/symbols/ul_RC0603FR-0710KL/AllegroV17_2/rc0603n_yag.psm'.
\t (00:00:16) Starting Create symbol...
\t (00:00:16) Symbol Created
\i (00:00:16) trapsize 586
\t (00:00:17) Opening existing design...
\i (00:00:17) trapsize 586
\i (00:00:17) trapsize 604
\i (00:00:17) trapsize 586
\i (00:00:17) trapsize 610
\d (00:00:17) Design opened: E:/share_OrCAD/pcb_lib/symbols/ul_RC0603FR-0710KL/AllegroV17_2/RC0603N_YAG.dra
\t (00:00:17) Symbol Saved
   (00:00:17) t
\i (00:00:17) scriptmode +i +n 
\i (00:00:17) step pkg map 
\i (00:00:18) fillin yes 
\i (00:00:18) setwindow form.pkgmap3d 
\i (00:00:18) FORM pkgmap3d stplist RC0603N_YAG.step 
\i (00:00:18) FORM pkgmap3d rotation_x 0 
\i (00:00:19) FORM pkgmap3d save_current 
\i (00:00:19) FORM pkgmap3d done 
\i (00:00:19) setwindow pcb 
\i (00:00:19) save 
\i (00:00:19) fillin yes 
\t (00:00:19) Symbol 'rc0603n_yag.psm' created.
\i (00:00:19) exit 
\t (00:00:19)     Journal end - Mon Nov 14 13:41:52 2022
