Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Apr 15 13:54:05 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_SAM/fir_SAM_ED97_4_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 Delay1No52_instance/Y_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1Tree13_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.868ns (27.339%)  route 2.307ns (72.661%))
  Logic Levels:           8  (LUT5=4 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 6.798 - 4.000 ) 
    Source Clock Delay      (SCD):    3.394ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.457ns (routing 1.366ns, distribution 1.091ns)
  Clock Net Delay (Destination): 2.151ns (routing 1.239ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=17555, routed)       2.457     3.394    Delay1No52_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X143Y171       FDCE                                         r  Delay1No52_instance/Y_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y171       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.473 r  Delay1No52_instance/Y_reg[25]/Q
                         net (fo=6, routed)           0.445     3.918    Delay1No51_instance/Y_reg[33]_0[25]
    SLICE_X128Y171       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     3.955 r  Delay1No51_instance/shiftedFracY_d1[33]_i_6__18/O
                         net (fo=4, routed)           0.159     4.114    Delay1No51_instance/shiftedFracY_d1[33]_i_6__18_n_0
    SLICE_X129Y172       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     4.214 r  Delay1No51_instance/shiftedFracY_d1[49]_i_12__18/O
                         net (fo=3, routed)           0.191     4.405    Delay1No51_instance/shiftedFracY_d1[49]_i_12__18_n_0
    SLICE_X132Y170       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     4.455 r  Delay1No51_instance/shiftedFracY_d1[32]_i_12__18/O
                         net (fo=2, routed)           0.194     4.649    Delay1No51_instance/shiftedFracY_d1[32]_i_12__18_n_0
    SLICE_X129Y172       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     4.807 f  Delay1No51_instance/shiftedFracY_d1[32]_i_7__18/O
                         net (fo=4, routed)           0.255     5.062    Delay1No51_instance/shiftedFracY_d1[32]_i_7__18_n_0
    SLICE_X128Y173       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     5.210 r  Delay1No51_instance/shiftedFracY_d1[49]_i_7__18/O
                         net (fo=32, routed)          0.285     5.495    Delay1No52_instance/Y_reg[23]_0
    SLICE_X127Y170       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     5.546 r  Delay1No52_instance/shiftedFracY_d1[40]_i_2__18/O
                         net (fo=4, routed)           0.405     5.951    Delay1No52_instance/shiftedFracY_d1_reg[38][9]
    SLICE_X125Y168       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     6.097 r  Delay1No52_instance/shiftedFracY_d1[28]_i_3__18/O
                         net (fo=2, routed)           0.324     6.421    Delay1No51_instance/Y_reg[26]_0[5]
    SLICE_X127Y171       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     6.520 r  Delay1No51_instance/shiftedFracY_d1[28]_i_1__18/O
                         net (fo=1, routed)           0.049     6.569    Sum1Tree13_impl_instance/FPAddSubOp_instance/D[17]
    SLICE_X127Y171       FDRE                                         r  Sum1Tree13_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=17555, routed)       2.151     6.798    Sum1Tree13_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X127Y171       FDRE                                         r  Sum1Tree13_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[28]/C
                         clock pessimism              0.471     7.268    
                         clock uncertainty           -0.035     7.233    
    SLICE_X127Y171       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.258    Sum1Tree13_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[28]
  -------------------------------------------------------------------
                         required time                          7.258    
                         arrival time                          -6.569    
  -------------------------------------------------------------------
                         slack                                  0.689    




