#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Jul 31 13:36:44 2024
# Process ID: 214140
# Current directory: D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent214716 D:\FPGA\MLK\document\timing_analysis\41_eth_udp_loop\prj\eth_udp_loop.xpr
# Log file: D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/vivado.log
# Journal file: D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.xpr
INFO: [Project 1-313] Project file moved from 'D:/FPGA/MLK/document/1_文档教程/正点原子/领航者/时序约束/41_eth_udp_loop/prj' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2020.2) has a different revision in the IP Catalog.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.srcs/constrs_1/eth_udp_loop.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.srcs/constrs_1/eth_udp_loop.xdc
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.runs/synth_1

launch_runs impl_1 -jobs 28
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.srcs/sources_1/ip/async_fifo_2048x8b/async_fifo_2048x8b.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Wed Jul 31 13:38:33 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.runs/synth_1/runme.log
[Wed Jul 31 13:38:33 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1606.086 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 219 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 2232.812 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 2232.812 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2232.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2402.367 ; gain = 796.281
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
create_clock -period 20.000 -name sys_clk -waveform {0.000 10.000} -add [get_ports sys_clk]
create_clock -period 8.000 -name eth_rxc -waveform {0.000 4.000} -add [get_ports eth_rxc]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
save_constraints_as constrs_2 -target_constrs_file new2.xdc
INFO: [Project 1-239] Creating target file 'D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.srcs/constrs_2/new/new2.xdc' for the 'constrs_2' constraints set.
INFO: [Project 1-96] Target constrs file set to 'D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.srcs/constrs_2/new/new2.xdc' for the 'constrs_2' constraints set.
set_property constrset constrs_2 [get_runs synth_1]
set_property constrset constrs_2 [get_runs impl_1]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.runs/synth_1

launch_runs impl_1 -jobs 28
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.srcs/sources_1/ip/async_fifo_2048x8b/async_fifo_2048x8b.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Wed Jul 31 13:54:43 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.runs/synth_1/runme.log
[Wed Jul 31 13:54:43 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2523.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 219 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 2523.242 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 2523.242 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.runs/synth_1

launch_runs impl_1 -jobs 28
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.srcs/sources_1/ip/async_fifo_2048x8b/async_fifo_2048x8b.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Wed Jul 31 13:59:23 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.runs/synth_1/runme.log
[Wed Jul 31 13:59:23 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.runs/impl_1/runme.log
close_design
add_files -fileset constrs_1 -norecurse D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.srcs/constrs_1/eth_udp_loop.xdc
set_property constrset constrs_1 [get_runs synth_1]
set_property constrset constrs_1 [get_runs impl_1]
set_property is_enabled false [get_files  D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.srcs/constrs_2/new/new2.xdc]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.runs/synth_1

launch_runs impl_1 -jobs 28
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.srcs/sources_1/ip/async_fifo_2048x8b/async_fifo_2048x8b.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Wed Jul 31 14:00:48 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.runs/synth_1/runme.log
[Wed Jul 31 14:00:48 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.runs/synth_1

launch_runs impl_1 -jobs 28
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.srcs/sources_1/ip/async_fifo_2048x8b/async_fifo_2048x8b.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Wed Jul 31 14:01:40 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.runs/synth_1/runme.log
[Wed Jul 31 14:01:40 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/MLK/document/timing_analysis/41_eth_udp_loop/prj/eth_udp_loop.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2523.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 219 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 2523.242 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 2523.242 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 31 14:15:20 2024...
