
THE_BRAINS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d88  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08004e48  08004e48  00020290  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08004e48  08004e48  00020290  2**0
                  CONTENTS
  4 .ARM          00000008  08004e48  08004e48  00014e48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e50  08004e50  00020290  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e50  08004e50  00014e50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004e54  08004e54  00014e54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000290  20000000  08004e58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000208  20000290  080050e8  00020290  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000498  080050e8  00020498  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020290  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007eaf  00000000  00000000  000202b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002999  00000000  00000000  00028167  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000920  00000000  00000000  0002ab00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000868  00000000  00000000  0002b420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001655a  00000000  00000000  0002bc88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e9e7  00000000  00000000  000421e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007f6b8  00000000  00000000  00050bc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d0281  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d48  00000000  00000000  000d02d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000290 	.word	0x20000290
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004e30 	.word	0x08004e30

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000294 	.word	0x20000294
 8000104:	08004e30 	.word	0x08004e30

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_uldivmod>:
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d111      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003f8:	2a00      	cmp	r2, #0
 80003fa:	d10f      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d100      	bne.n	8000402 <__aeabi_uldivmod+0xe>
 8000400:	2800      	cmp	r0, #0
 8000402:	d002      	beq.n	800040a <__aeabi_uldivmod+0x16>
 8000404:	2100      	movs	r1, #0
 8000406:	43c9      	mvns	r1, r1
 8000408:	0008      	movs	r0, r1
 800040a:	b407      	push	{r0, r1, r2}
 800040c:	4802      	ldr	r0, [pc, #8]	; (8000418 <__aeabi_uldivmod+0x24>)
 800040e:	a102      	add	r1, pc, #8	; (adr r1, 8000418 <__aeabi_uldivmod+0x24>)
 8000410:	1840      	adds	r0, r0, r1
 8000412:	9002      	str	r0, [sp, #8]
 8000414:	bd03      	pop	{r0, r1, pc}
 8000416:	46c0      	nop			; (mov r8, r8)
 8000418:	ffffffd9 	.word	0xffffffd9
 800041c:	b403      	push	{r0, r1}
 800041e:	4668      	mov	r0, sp
 8000420:	b501      	push	{r0, lr}
 8000422:	9802      	ldr	r0, [sp, #8]
 8000424:	f000 f806 	bl	8000434 <__udivmoddi4>
 8000428:	9b01      	ldr	r3, [sp, #4]
 800042a:	469e      	mov	lr, r3
 800042c:	b002      	add	sp, #8
 800042e:	bc0c      	pop	{r2, r3}
 8000430:	4770      	bx	lr
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__udivmoddi4>:
 8000434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000436:	4657      	mov	r7, sl
 8000438:	464e      	mov	r6, r9
 800043a:	4645      	mov	r5, r8
 800043c:	46de      	mov	lr, fp
 800043e:	b5e0      	push	{r5, r6, r7, lr}
 8000440:	0004      	movs	r4, r0
 8000442:	000d      	movs	r5, r1
 8000444:	4692      	mov	sl, r2
 8000446:	4699      	mov	r9, r3
 8000448:	b083      	sub	sp, #12
 800044a:	428b      	cmp	r3, r1
 800044c:	d830      	bhi.n	80004b0 <__udivmoddi4+0x7c>
 800044e:	d02d      	beq.n	80004ac <__udivmoddi4+0x78>
 8000450:	4649      	mov	r1, r9
 8000452:	4650      	mov	r0, sl
 8000454:	f000 f8ba 	bl	80005cc <__clzdi2>
 8000458:	0029      	movs	r1, r5
 800045a:	0006      	movs	r6, r0
 800045c:	0020      	movs	r0, r4
 800045e:	f000 f8b5 	bl	80005cc <__clzdi2>
 8000462:	1a33      	subs	r3, r6, r0
 8000464:	4698      	mov	r8, r3
 8000466:	3b20      	subs	r3, #32
 8000468:	469b      	mov	fp, r3
 800046a:	d433      	bmi.n	80004d4 <__udivmoddi4+0xa0>
 800046c:	465a      	mov	r2, fp
 800046e:	4653      	mov	r3, sl
 8000470:	4093      	lsls	r3, r2
 8000472:	4642      	mov	r2, r8
 8000474:	001f      	movs	r7, r3
 8000476:	4653      	mov	r3, sl
 8000478:	4093      	lsls	r3, r2
 800047a:	001e      	movs	r6, r3
 800047c:	42af      	cmp	r7, r5
 800047e:	d83a      	bhi.n	80004f6 <__udivmoddi4+0xc2>
 8000480:	42af      	cmp	r7, r5
 8000482:	d100      	bne.n	8000486 <__udivmoddi4+0x52>
 8000484:	e078      	b.n	8000578 <__udivmoddi4+0x144>
 8000486:	465b      	mov	r3, fp
 8000488:	1ba4      	subs	r4, r4, r6
 800048a:	41bd      	sbcs	r5, r7
 800048c:	2b00      	cmp	r3, #0
 800048e:	da00      	bge.n	8000492 <__udivmoddi4+0x5e>
 8000490:	e075      	b.n	800057e <__udivmoddi4+0x14a>
 8000492:	2200      	movs	r2, #0
 8000494:	2300      	movs	r3, #0
 8000496:	9200      	str	r2, [sp, #0]
 8000498:	9301      	str	r3, [sp, #4]
 800049a:	2301      	movs	r3, #1
 800049c:	465a      	mov	r2, fp
 800049e:	4093      	lsls	r3, r2
 80004a0:	9301      	str	r3, [sp, #4]
 80004a2:	2301      	movs	r3, #1
 80004a4:	4642      	mov	r2, r8
 80004a6:	4093      	lsls	r3, r2
 80004a8:	9300      	str	r3, [sp, #0]
 80004aa:	e028      	b.n	80004fe <__udivmoddi4+0xca>
 80004ac:	4282      	cmp	r2, r0
 80004ae:	d9cf      	bls.n	8000450 <__udivmoddi4+0x1c>
 80004b0:	2200      	movs	r2, #0
 80004b2:	2300      	movs	r3, #0
 80004b4:	9200      	str	r2, [sp, #0]
 80004b6:	9301      	str	r3, [sp, #4]
 80004b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d001      	beq.n	80004c2 <__udivmoddi4+0x8e>
 80004be:	601c      	str	r4, [r3, #0]
 80004c0:	605d      	str	r5, [r3, #4]
 80004c2:	9800      	ldr	r0, [sp, #0]
 80004c4:	9901      	ldr	r1, [sp, #4]
 80004c6:	b003      	add	sp, #12
 80004c8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ca:	46bb      	mov	fp, r7
 80004cc:	46b2      	mov	sl, r6
 80004ce:	46a9      	mov	r9, r5
 80004d0:	46a0      	mov	r8, r4
 80004d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d4:	4642      	mov	r2, r8
 80004d6:	2320      	movs	r3, #32
 80004d8:	1a9b      	subs	r3, r3, r2
 80004da:	4652      	mov	r2, sl
 80004dc:	40da      	lsrs	r2, r3
 80004de:	4641      	mov	r1, r8
 80004e0:	0013      	movs	r3, r2
 80004e2:	464a      	mov	r2, r9
 80004e4:	408a      	lsls	r2, r1
 80004e6:	0017      	movs	r7, r2
 80004e8:	4642      	mov	r2, r8
 80004ea:	431f      	orrs	r7, r3
 80004ec:	4653      	mov	r3, sl
 80004ee:	4093      	lsls	r3, r2
 80004f0:	001e      	movs	r6, r3
 80004f2:	42af      	cmp	r7, r5
 80004f4:	d9c4      	bls.n	8000480 <__udivmoddi4+0x4c>
 80004f6:	2200      	movs	r2, #0
 80004f8:	2300      	movs	r3, #0
 80004fa:	9200      	str	r2, [sp, #0]
 80004fc:	9301      	str	r3, [sp, #4]
 80004fe:	4643      	mov	r3, r8
 8000500:	2b00      	cmp	r3, #0
 8000502:	d0d9      	beq.n	80004b8 <__udivmoddi4+0x84>
 8000504:	07fb      	lsls	r3, r7, #31
 8000506:	0872      	lsrs	r2, r6, #1
 8000508:	431a      	orrs	r2, r3
 800050a:	4646      	mov	r6, r8
 800050c:	087b      	lsrs	r3, r7, #1
 800050e:	e00e      	b.n	800052e <__udivmoddi4+0xfa>
 8000510:	42ab      	cmp	r3, r5
 8000512:	d101      	bne.n	8000518 <__udivmoddi4+0xe4>
 8000514:	42a2      	cmp	r2, r4
 8000516:	d80c      	bhi.n	8000532 <__udivmoddi4+0xfe>
 8000518:	1aa4      	subs	r4, r4, r2
 800051a:	419d      	sbcs	r5, r3
 800051c:	2001      	movs	r0, #1
 800051e:	1924      	adds	r4, r4, r4
 8000520:	416d      	adcs	r5, r5
 8000522:	2100      	movs	r1, #0
 8000524:	3e01      	subs	r6, #1
 8000526:	1824      	adds	r4, r4, r0
 8000528:	414d      	adcs	r5, r1
 800052a:	2e00      	cmp	r6, #0
 800052c:	d006      	beq.n	800053c <__udivmoddi4+0x108>
 800052e:	42ab      	cmp	r3, r5
 8000530:	d9ee      	bls.n	8000510 <__udivmoddi4+0xdc>
 8000532:	3e01      	subs	r6, #1
 8000534:	1924      	adds	r4, r4, r4
 8000536:	416d      	adcs	r5, r5
 8000538:	2e00      	cmp	r6, #0
 800053a:	d1f8      	bne.n	800052e <__udivmoddi4+0xfa>
 800053c:	9800      	ldr	r0, [sp, #0]
 800053e:	9901      	ldr	r1, [sp, #4]
 8000540:	465b      	mov	r3, fp
 8000542:	1900      	adds	r0, r0, r4
 8000544:	4169      	adcs	r1, r5
 8000546:	2b00      	cmp	r3, #0
 8000548:	db24      	blt.n	8000594 <__udivmoddi4+0x160>
 800054a:	002b      	movs	r3, r5
 800054c:	465a      	mov	r2, fp
 800054e:	4644      	mov	r4, r8
 8000550:	40d3      	lsrs	r3, r2
 8000552:	002a      	movs	r2, r5
 8000554:	40e2      	lsrs	r2, r4
 8000556:	001c      	movs	r4, r3
 8000558:	465b      	mov	r3, fp
 800055a:	0015      	movs	r5, r2
 800055c:	2b00      	cmp	r3, #0
 800055e:	db2a      	blt.n	80005b6 <__udivmoddi4+0x182>
 8000560:	0026      	movs	r6, r4
 8000562:	409e      	lsls	r6, r3
 8000564:	0033      	movs	r3, r6
 8000566:	0026      	movs	r6, r4
 8000568:	4647      	mov	r7, r8
 800056a:	40be      	lsls	r6, r7
 800056c:	0032      	movs	r2, r6
 800056e:	1a80      	subs	r0, r0, r2
 8000570:	4199      	sbcs	r1, r3
 8000572:	9000      	str	r0, [sp, #0]
 8000574:	9101      	str	r1, [sp, #4]
 8000576:	e79f      	b.n	80004b8 <__udivmoddi4+0x84>
 8000578:	42a3      	cmp	r3, r4
 800057a:	d8bc      	bhi.n	80004f6 <__udivmoddi4+0xc2>
 800057c:	e783      	b.n	8000486 <__udivmoddi4+0x52>
 800057e:	4642      	mov	r2, r8
 8000580:	2320      	movs	r3, #32
 8000582:	2100      	movs	r1, #0
 8000584:	1a9b      	subs	r3, r3, r2
 8000586:	2200      	movs	r2, #0
 8000588:	9100      	str	r1, [sp, #0]
 800058a:	9201      	str	r2, [sp, #4]
 800058c:	2201      	movs	r2, #1
 800058e:	40da      	lsrs	r2, r3
 8000590:	9201      	str	r2, [sp, #4]
 8000592:	e786      	b.n	80004a2 <__udivmoddi4+0x6e>
 8000594:	4642      	mov	r2, r8
 8000596:	2320      	movs	r3, #32
 8000598:	1a9b      	subs	r3, r3, r2
 800059a:	002a      	movs	r2, r5
 800059c:	4646      	mov	r6, r8
 800059e:	409a      	lsls	r2, r3
 80005a0:	0023      	movs	r3, r4
 80005a2:	40f3      	lsrs	r3, r6
 80005a4:	4644      	mov	r4, r8
 80005a6:	4313      	orrs	r3, r2
 80005a8:	002a      	movs	r2, r5
 80005aa:	40e2      	lsrs	r2, r4
 80005ac:	001c      	movs	r4, r3
 80005ae:	465b      	mov	r3, fp
 80005b0:	0015      	movs	r5, r2
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	dad4      	bge.n	8000560 <__udivmoddi4+0x12c>
 80005b6:	4642      	mov	r2, r8
 80005b8:	002f      	movs	r7, r5
 80005ba:	2320      	movs	r3, #32
 80005bc:	0026      	movs	r6, r4
 80005be:	4097      	lsls	r7, r2
 80005c0:	1a9b      	subs	r3, r3, r2
 80005c2:	40de      	lsrs	r6, r3
 80005c4:	003b      	movs	r3, r7
 80005c6:	4333      	orrs	r3, r6
 80005c8:	e7cd      	b.n	8000566 <__udivmoddi4+0x132>
 80005ca:	46c0      	nop			; (mov r8, r8)

080005cc <__clzdi2>:
 80005cc:	b510      	push	{r4, lr}
 80005ce:	2900      	cmp	r1, #0
 80005d0:	d103      	bne.n	80005da <__clzdi2+0xe>
 80005d2:	f000 f807 	bl	80005e4 <__clzsi2>
 80005d6:	3020      	adds	r0, #32
 80005d8:	e002      	b.n	80005e0 <__clzdi2+0x14>
 80005da:	0008      	movs	r0, r1
 80005dc:	f000 f802 	bl	80005e4 <__clzsi2>
 80005e0:	bd10      	pop	{r4, pc}
 80005e2:	46c0      	nop			; (mov r8, r8)

080005e4 <__clzsi2>:
 80005e4:	211c      	movs	r1, #28
 80005e6:	2301      	movs	r3, #1
 80005e8:	041b      	lsls	r3, r3, #16
 80005ea:	4298      	cmp	r0, r3
 80005ec:	d301      	bcc.n	80005f2 <__clzsi2+0xe>
 80005ee:	0c00      	lsrs	r0, r0, #16
 80005f0:	3910      	subs	r1, #16
 80005f2:	0a1b      	lsrs	r3, r3, #8
 80005f4:	4298      	cmp	r0, r3
 80005f6:	d301      	bcc.n	80005fc <__clzsi2+0x18>
 80005f8:	0a00      	lsrs	r0, r0, #8
 80005fa:	3908      	subs	r1, #8
 80005fc:	091b      	lsrs	r3, r3, #4
 80005fe:	4298      	cmp	r0, r3
 8000600:	d301      	bcc.n	8000606 <__clzsi2+0x22>
 8000602:	0900      	lsrs	r0, r0, #4
 8000604:	3904      	subs	r1, #4
 8000606:	a202      	add	r2, pc, #8	; (adr r2, 8000610 <__clzsi2+0x2c>)
 8000608:	5c10      	ldrb	r0, [r2, r0]
 800060a:	1840      	adds	r0, r0, r1
 800060c:	4770      	bx	lr
 800060e:	46c0      	nop			; (mov r8, r8)
 8000610:	02020304 	.word	0x02020304
 8000614:	01010101 	.word	0x01010101
	...

08000620 <GPIO_EnableOutput>:
{
	GPIO_Init(gpio, pin, GPIO_Mode_Analog);
}

static inline void GPIO_EnableOutput(GPIO_t * gpio, uint32_t pin, GPIO_State_t state)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b084      	sub	sp, #16
 8000624:	af00      	add	r7, sp, #0
 8000626:	60f8      	str	r0, [r7, #12]
 8000628:	60b9      	str	r1, [r7, #8]
 800062a:	1dfb      	adds	r3, r7, #7
 800062c:	701a      	strb	r2, [r3, #0]
	GPIO_Write(gpio, pin, state);
 800062e:	1dfb      	adds	r3, r7, #7
 8000630:	781a      	ldrb	r2, [r3, #0]
 8000632:	68b9      	ldr	r1, [r7, #8]
 8000634:	68fb      	ldr	r3, [r7, #12]
 8000636:	0018      	movs	r0, r3
 8000638:	f003 fbe2 	bl	8003e00 <GPIO_Write>
	GPIO_Init(gpio, pin, GPIO_Mode_Output);
 800063c:	68b9      	ldr	r1, [r7, #8]
 800063e:	68fb      	ldr	r3, [r7, #12]
 8000640:	2201      	movs	r2, #1
 8000642:	0018      	movs	r0, r3
 8000644:	f003 fc42 	bl	8003ecc <GPIO_Init>
}
 8000648:	46c0      	nop			; (mov r8, r8)
 800064a:	46bd      	mov	sp, r7
 800064c:	b004      	add	sp, #16
 800064e:	bd80      	pop	{r7, pc}

08000650 <GPIO_Read>:
{
	gpio->BRR = (uint32_t)pin;
}

static inline GPIO_State_t GPIO_Read(GPIO_t * gpio, uint32_t pin)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
 8000658:	6039      	str	r1, [r7, #0]
	return ((gpio->IDR & pin) > 0);
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	691b      	ldr	r3, [r3, #16]
 800065e:	683a      	ldr	r2, [r7, #0]
 8000660:	4013      	ands	r3, r2
 8000662:	1e5a      	subs	r2, r3, #1
 8000664:	4193      	sbcs	r3, r2
 8000666:	b2db      	uxtb	r3, r3
}
 8000668:	0018      	movs	r0, r3
 800066a:	46bd      	mov	sp, r7
 800066c:	b002      	add	sp, #8
 800066e:	bd80      	pop	{r7, pc}

08000670 <CORE_GetTick>:
/*
 * INLINE FUNCTION DEFINITIONS
 */

static inline uint32_t CORE_GetTick(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
	return gTicks;
 8000674:	4b02      	ldr	r3, [pc, #8]	; (8000680 <CORE_GetTick+0x10>)
 8000676:	681b      	ldr	r3, [r3, #0]
}
 8000678:	0018      	movs	r0, r3
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}
 800067e:	46c0      	nop			; (mov r8, r8)
 8000680:	20000454 	.word	0x20000454

08000684 <LED_Init>:
 * PUBLIC FUNCTIONS
 */


void LED_Init (void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0
	GPIO_EnableOutput(LED_STATUS_GPIO, LED_STATUS_PIN, false);
 8000688:	4b07      	ldr	r3, [pc, #28]	; (80006a8 <LED_Init+0x24>)
 800068a:	2200      	movs	r2, #0
 800068c:	2102      	movs	r1, #2
 800068e:	0018      	movs	r0, r3
 8000690:	f7ff ffc6 	bl	8000620 <GPIO_EnableOutput>
	GPIO_EnableOutput(LED_FAULT_GPIO, LED_FAULT_PIN, false);
 8000694:	4b04      	ldr	r3, [pc, #16]	; (80006a8 <LED_Init+0x24>)
 8000696:	2200      	movs	r2, #0
 8000698:	2101      	movs	r1, #1
 800069a:	0018      	movs	r0, r3
 800069c:	f7ff ffc0 	bl	8000620 <GPIO_EnableOutput>
}
 80006a0:	46c0      	nop			; (mov r8, r8)
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	46c0      	nop			; (mov r8, r8)
 80006a8:	50000400 	.word	0x50000400

080006ac <LED_GreenState>:

bool LED_GreenState (void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
	return GPIO_Read(LED_STATUS_GPIO, LED_STATUS_PIN);
 80006b0:	4b04      	ldr	r3, [pc, #16]	; (80006c4 <LED_GreenState+0x18>)
 80006b2:	2102      	movs	r1, #2
 80006b4:	0018      	movs	r0, r3
 80006b6:	f7ff ffcb 	bl	8000650 <GPIO_Read>
 80006ba:	0003      	movs	r3, r0
}
 80006bc:	0018      	movs	r0, r3
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	46c0      	nop			; (mov r8, r8)
 80006c4:	50000400 	.word	0x50000400

080006c8 <LED_GreenON>:
{
	return GPIO_Read(LED_FAULT_GPIO, LED_FAULT_PIN);
}

void LED_GreenON (void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
	GPIO_Write(LED_STATUS_GPIO, LED_STATUS_PIN, true);
 80006cc:	4b04      	ldr	r3, [pc, #16]	; (80006e0 <LED_GreenON+0x18>)
 80006ce:	2201      	movs	r2, #1
 80006d0:	2102      	movs	r1, #2
 80006d2:	0018      	movs	r0, r3
 80006d4:	f003 fb94 	bl	8003e00 <GPIO_Write>
}
 80006d8:	46c0      	nop			; (mov r8, r8)
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	46c0      	nop			; (mov r8, r8)
 80006e0:	50000400 	.word	0x50000400

080006e4 <LED_RedON>:

void LED_RedON (void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
	GPIO_Write(LED_FAULT_GPIO, LED_FAULT_PIN, true);
 80006e8:	4b04      	ldr	r3, [pc, #16]	; (80006fc <LED_RedON+0x18>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	2101      	movs	r1, #1
 80006ee:	0018      	movs	r0, r3
 80006f0:	f003 fb86 	bl	8003e00 <GPIO_Write>
}
 80006f4:	46c0      	nop			; (mov r8, r8)
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	46c0      	nop			; (mov r8, r8)
 80006fc:	50000400 	.word	0x50000400

08000700 <LED_GreenOFF>:

void LED_GreenOFF (void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0
	GPIO_Write(LED_STATUS_GPIO, LED_STATUS_PIN, false);
 8000704:	4b04      	ldr	r3, [pc, #16]	; (8000718 <LED_GreenOFF+0x18>)
 8000706:	2200      	movs	r2, #0
 8000708:	2102      	movs	r1, #2
 800070a:	0018      	movs	r0, r3
 800070c:	f003 fb78 	bl	8003e00 <GPIO_Write>
}
 8000710:	46c0      	nop			; (mov r8, r8)
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	46c0      	nop			; (mov r8, r8)
 8000718:	50000400 	.word	0x50000400

0800071c <LED_RedOFF>:

void LED_RedOFF (void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
	GPIO_Write(LED_FAULT_GPIO, LED_FAULT_PIN, false);
 8000720:	4b04      	ldr	r3, [pc, #16]	; (8000734 <LED_RedOFF+0x18>)
 8000722:	2200      	movs	r2, #0
 8000724:	2101      	movs	r1, #1
 8000726:	0018      	movs	r0, r3
 8000728:	f003 fb6a 	bl	8003e00 <GPIO_Write>
}
 800072c:	46c0      	nop			; (mov r8, r8)
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	46c0      	nop			; (mov r8, r8)
 8000734:	50000400 	.word	0x50000400

08000738 <LED_GreenToggle>:

void LED_GreenToggle (void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
	if (LED_GreenState()) {
 800073c:	f7ff ffb6 	bl	80006ac <LED_GreenState>
 8000740:	1e03      	subs	r3, r0, #0
 8000742:	d002      	beq.n	800074a <LED_GreenToggle+0x12>
		LED_GreenOFF();
 8000744:	f7ff ffdc 	bl	8000700 <LED_GreenOFF>
	} else {
		LED_GreenON();
	}
}
 8000748:	e001      	b.n	800074e <LED_GreenToggle+0x16>
		LED_GreenON();
 800074a:	f7ff ffbd 	bl	80006c8 <LED_GreenON>
}
 800074e:	46c0      	nop			; (mov r8, r8)
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}

08000754 <LED_Pulse>:
	}
}


void LED_Pulse (void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b082      	sub	sp, #8
 8000758:	af00      	add	r7, sp, #0
	uint32_t tick = CORE_GetTick();
 800075a:	f7ff ff89 	bl	8000670 <CORE_GetTick>
 800075e:	0003      	movs	r3, r0
 8000760:	607b      	str	r3, [r7, #4]
	LED_RedON();
 8000762:	f7ff ffbf 	bl	80006e4 <LED_RedON>
	LED_GreenON();
 8000766:	f7ff ffaf 	bl	80006c8 <LED_GreenON>
	while (PULSEON > (CORE_GetTick() - tick)) { CORE_Idle(); }
 800076a:	e001      	b.n	8000770 <LED_Pulse+0x1c>
 800076c:	f003 f9fa 	bl	8003b64 <CORE_Idle>
 8000770:	f7ff ff7e 	bl	8000670 <CORE_GetTick>
 8000774:	0002      	movs	r2, r0
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	1ad3      	subs	r3, r2, r3
 800077a:	2bc7      	cmp	r3, #199	; 0xc7
 800077c:	d9f6      	bls.n	800076c <LED_Pulse+0x18>
	LED_RedOFF();
 800077e:	f7ff ffcd 	bl	800071c <LED_RedOFF>
	LED_GreenOFF();
 8000782:	f7ff ffbd 	bl	8000700 <LED_GreenOFF>
}
 8000786:	46c0      	nop			; (mov r8, r8)
 8000788:	46bd      	mov	sp, r7
 800078a:	b002      	add	sp, #8
 800078c:	bd80      	pop	{r7, pc}

0800078e <LED_nPulse>:
{
	LED_nPulse(3);
}

void LED_nPulse (uint8_t n)
{
 800078e:	b580      	push	{r7, lr}
 8000790:	b084      	sub	sp, #16
 8000792:	af00      	add	r7, sp, #0
 8000794:	0002      	movs	r2, r0
 8000796:	1dfb      	adds	r3, r7, #7
 8000798:	701a      	strb	r2, [r3, #0]
	uint32_t tick = CORE_GetTick();
 800079a:	f7ff ff69 	bl	8000670 <CORE_GetTick>
 800079e:	0003      	movs	r3, r0
 80007a0:	60bb      	str	r3, [r7, #8]
	LED_GreenOFF();
 80007a2:	f7ff ffad 	bl	8000700 <LED_GreenOFF>
	LED_RedOFF();
 80007a6:	f7ff ffb9 	bl	800071c <LED_RedOFF>
	while (PULSEOFF > (CORE_GetTick() - tick)) { CORE_Idle(); }
 80007aa:	e001      	b.n	80007b0 <LED_nPulse+0x22>
 80007ac:	f003 f9da 	bl	8003b64 <CORE_Idle>
 80007b0:	f7ff ff5e 	bl	8000670 <CORE_GetTick>
 80007b4:	0002      	movs	r2, r0
 80007b6:	68bb      	ldr	r3, [r7, #8]
 80007b8:	1ad2      	subs	r2, r2, r3
 80007ba:	2396      	movs	r3, #150	; 0x96
 80007bc:	005b      	lsls	r3, r3, #1
 80007be:	429a      	cmp	r2, r3
 80007c0:	d3f4      	bcc.n	80007ac <LED_nPulse+0x1e>

	for (uint8_t i = 0; i < n; i++)
 80007c2:	230f      	movs	r3, #15
 80007c4:	18fb      	adds	r3, r7, r3
 80007c6:	2200      	movs	r2, #0
 80007c8:	701a      	strb	r2, [r3, #0]
 80007ca:	e017      	b.n	80007fc <LED_nPulse+0x6e>
	{
		LED_Pulse();
 80007cc:	f7ff ffc2 	bl	8000754 <LED_Pulse>
		tick = CORE_GetTick();
 80007d0:	f7ff ff4e 	bl	8000670 <CORE_GetTick>
 80007d4:	0003      	movs	r3, r0
 80007d6:	60bb      	str	r3, [r7, #8]
		while (PULSEOFF > (CORE_GetTick() - tick)) { CORE_Idle(); }
 80007d8:	e001      	b.n	80007de <LED_nPulse+0x50>
 80007da:	f003 f9c3 	bl	8003b64 <CORE_Idle>
 80007de:	f7ff ff47 	bl	8000670 <CORE_GetTick>
 80007e2:	0002      	movs	r2, r0
 80007e4:	68bb      	ldr	r3, [r7, #8]
 80007e6:	1ad2      	subs	r2, r2, r3
 80007e8:	2396      	movs	r3, #150	; 0x96
 80007ea:	005b      	lsls	r3, r3, #1
 80007ec:	429a      	cmp	r2, r3
 80007ee:	d3f4      	bcc.n	80007da <LED_nPulse+0x4c>
	for (uint8_t i = 0; i < n; i++)
 80007f0:	210f      	movs	r1, #15
 80007f2:	187b      	adds	r3, r7, r1
 80007f4:	781a      	ldrb	r2, [r3, #0]
 80007f6:	187b      	adds	r3, r7, r1
 80007f8:	3201      	adds	r2, #1
 80007fa:	701a      	strb	r2, [r3, #0]
 80007fc:	230f      	movs	r3, #15
 80007fe:	18fa      	adds	r2, r7, r3
 8000800:	1dfb      	adds	r3, r7, #7
 8000802:	7812      	ldrb	r2, [r2, #0]
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	429a      	cmp	r2, r3
 8000808:	d3e0      	bcc.n	80007cc <LED_nPulse+0x3e>
	}
}
 800080a:	46c0      	nop			; (mov r8, r8)
 800080c:	46c0      	nop			; (mov r8, r8)
 800080e:	46bd      	mov	sp, r7
 8000810:	b004      	add	sp, #16
 8000812:	bd80      	pop	{r7, pc}

08000814 <GPIO_EnableOutput>:
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b084      	sub	sp, #16
 8000818:	af00      	add	r7, sp, #0
 800081a:	60f8      	str	r0, [r7, #12]
 800081c:	60b9      	str	r1, [r7, #8]
 800081e:	1dfb      	adds	r3, r7, #7
 8000820:	701a      	strb	r2, [r3, #0]
	GPIO_Write(gpio, pin, state);
 8000822:	1dfb      	adds	r3, r7, #7
 8000824:	781a      	ldrb	r2, [r3, #0]
 8000826:	68b9      	ldr	r1, [r7, #8]
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	0018      	movs	r0, r3
 800082c:	f003 fae8 	bl	8003e00 <GPIO_Write>
	GPIO_Init(gpio, pin, GPIO_Mode_Output);
 8000830:	68b9      	ldr	r1, [r7, #8]
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	2201      	movs	r2, #1
 8000836:	0018      	movs	r0, r3
 8000838:	f003 fb48 	bl	8003ecc <GPIO_Init>
}
 800083c:	46c0      	nop			; (mov r8, r8)
 800083e:	46bd      	mov	sp, r7
 8000840:	b004      	add	sp, #16
 8000842:	bd80      	pop	{r7, pc}

08000844 <MOTOR_Init>:
/*
 * PUBLIC FUNCTIONS
 */

void MOTOR_Init (void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af02      	add	r7, sp, #8
	TIM_Init(TIM_MOTOR, TIM_MOTOR_FREQ, TIM_MOTOR_RELOAD);
 800084a:	4b24      	ldr	r3, [pc, #144]	; (80008dc <MOTOR_Init+0x98>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	4924      	ldr	r1, [pc, #144]	; (80008e0 <MOTOR_Init+0x9c>)
 8000850:	22ff      	movs	r2, #255	; 0xff
 8000852:	0018      	movs	r0, r3
 8000854:	f003 fd0c 	bl	8004270 <TIM_Init>

#if defined(USE_DRV8212)
	GPIO_EnableOutput(MOTOR_LMODE_GPIO, MOTOR_LMODE_PIN, MODE_PWM);
 8000858:	2380      	movs	r3, #128	; 0x80
 800085a:	021b      	lsls	r3, r3, #8
 800085c:	4821      	ldr	r0, [pc, #132]	; (80008e4 <MOTOR_Init+0xa0>)
 800085e:	2200      	movs	r2, #0
 8000860:	0019      	movs	r1, r3
 8000862:	f7ff ffd7 	bl	8000814 <GPIO_EnableOutput>
	GPIO_EnableOutput(MOTOR_RMODE_GPIO, MOTOR_RMODE_PIN, MODE_PWM);
 8000866:	23a0      	movs	r3, #160	; 0xa0
 8000868:	05db      	lsls	r3, r3, #23
 800086a:	2200      	movs	r2, #0
 800086c:	2110      	movs	r1, #16
 800086e:	0018      	movs	r0, r3
 8000870:	f7ff ffd0 	bl	8000814 <GPIO_EnableOutput>
#endif

	TIM_EnablePwm(TIM_MOTOR, MOTOR_LPWM1_CH, MOTOR_LPWM1_GPIO, MOTOR_LPWM1_PIN, TIM_MOTOR_AF2);
 8000874:	4b19      	ldr	r3, [pc, #100]	; (80008dc <MOTOR_Init+0x98>)
 8000876:	6818      	ldr	r0, [r3, #0]
 8000878:	23a0      	movs	r3, #160	; 0xa0
 800087a:	05da      	lsls	r2, r3, #23
 800087c:	2302      	movs	r3, #2
 800087e:	9300      	str	r3, [sp, #0]
 8000880:	2301      	movs	r3, #1
 8000882:	2100      	movs	r1, #0
 8000884:	f003 fd7f 	bl	8004386 <TIM_EnablePwm>
	TIM_EnablePwm(TIM_MOTOR, MOTOR_LPWM2_CH, MOTOR_LPWM2_GPIO, MOTOR_LPWM2_PIN, TIM_MOTOR_AF2);
 8000888:	4b14      	ldr	r3, [pc, #80]	; (80008dc <MOTOR_Init+0x98>)
 800088a:	6818      	ldr	r0, [r3, #0]
 800088c:	23a0      	movs	r3, #160	; 0xa0
 800088e:	05da      	lsls	r2, r3, #23
 8000890:	2302      	movs	r3, #2
 8000892:	9300      	str	r3, [sp, #0]
 8000894:	2302      	movs	r3, #2
 8000896:	2101      	movs	r1, #1
 8000898:	f003 fd75 	bl	8004386 <TIM_EnablePwm>
	TIM_EnablePwm(TIM_MOTOR, MOTOR_RPWM1_CH, MOTOR_RPWM1_GPIO, MOTOR_RPWM1_PIN, TIM_MOTOR_AF2);
 800089c:	4b0f      	ldr	r3, [pc, #60]	; (80008dc <MOTOR_Init+0x98>)
 800089e:	6818      	ldr	r0, [r3, #0]
 80008a0:	23a0      	movs	r3, #160	; 0xa0
 80008a2:	05da      	lsls	r2, r3, #23
 80008a4:	2302      	movs	r3, #2
 80008a6:	9300      	str	r3, [sp, #0]
 80008a8:	2304      	movs	r3, #4
 80008aa:	2102      	movs	r1, #2
 80008ac:	f003 fd6b 	bl	8004386 <TIM_EnablePwm>
	TIM_EnablePwm(TIM_MOTOR, MOTOR_RPWM2_CH, MOTOR_RPWM2_GPIO, MOTOR_RPWM2_PIN, TIM_MOTOR_AF2);
 80008b0:	4b0a      	ldr	r3, [pc, #40]	; (80008dc <MOTOR_Init+0x98>)
 80008b2:	6818      	ldr	r0, [r3, #0]
 80008b4:	23a0      	movs	r3, #160	; 0xa0
 80008b6:	05da      	lsls	r2, r3, #23
 80008b8:	2302      	movs	r3, #2
 80008ba:	9300      	str	r3, [sp, #0]
 80008bc:	2308      	movs	r3, #8
 80008be:	2103      	movs	r1, #3
 80008c0:	f003 fd61 	bl	8004386 <TIM_EnablePwm>

	MOTOR_Update(MOTOR_OFF, MOTOR_OFF);
 80008c4:	2100      	movs	r1, #0
 80008c6:	2000      	movs	r0, #0
 80008c8:	f000 f80e 	bl	80008e8 <MOTOR_Update>
	TIM_Start(TIM_MOTOR);
 80008cc:	4b03      	ldr	r3, [pc, #12]	; (80008dc <MOTOR_Init+0x98>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	0018      	movs	r0, r3
 80008d2:	f003 fda1 	bl	8004418 <TIM_Start>
}
 80008d6:	46c0      	nop			; (mov r8, r8)
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	20000020 	.word	0x20000020
 80008e0:	004e2000 	.word	0x004e2000
 80008e4:	50000800 	.word	0x50000800

080008e8 <MOTOR_Update>:


void MOTOR_Update (int32_t M1, int32_t M2)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
 80008f0:	6039      	str	r1, [r7, #0]
	MOTOR_M1_Update(M1);
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	0018      	movs	r0, r3
 80008f6:	f000 f847 	bl	8000988 <MOTOR_M1_Update>
	MOTOR_M2_Update(M2);
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	0018      	movs	r0, r3
 80008fe:	f000 f89f 	bl	8000a40 <MOTOR_M2_Update>
}
 8000902:	46c0      	nop			; (mov r8, r8)
 8000904:	46bd      	mov	sp, r7
 8000906:	b002      	add	sp, #8
 8000908:	bd80      	pop	{r7, pc}
	...

0800090c <MOTOR_M1_Brake>:
/*
 * PRIVATE FUNCTIONS
 */

void MOTOR_M1_Brake (void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
	GPIO_Write(MOTOR_LMODE_GPIO, MOTOR_LMODE_PIN, MODE_BRAKE);
 8000910:	2380      	movs	r3, #128	; 0x80
 8000912:	021b      	lsls	r3, r3, #8
 8000914:	480b      	ldr	r0, [pc, #44]	; (8000944 <MOTOR_M1_Brake+0x38>)
 8000916:	2200      	movs	r2, #0
 8000918:	0019      	movs	r1, r3
 800091a:	f003 fa71 	bl	8003e00 <GPIO_Write>
	TIM_SetPulse(TIM_MOTOR, MOTOR_LPWM1_CH, PWM_BRAKE);
 800091e:	4b0a      	ldr	r3, [pc, #40]	; (8000948 <MOTOR_M1_Brake+0x3c>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	2280      	movs	r2, #128	; 0x80
 8000924:	0052      	lsls	r2, r2, #1
 8000926:	2100      	movs	r1, #0
 8000928:	0018      	movs	r0, r3
 800092a:	f003 fd47 	bl	80043bc <TIM_SetPulse>
	TIM_SetPulse(TIM_MOTOR, MOTOR_LPWM2_CH, PWM_BRAKE);
 800092e:	4b06      	ldr	r3, [pc, #24]	; (8000948 <MOTOR_M1_Brake+0x3c>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	2280      	movs	r2, #128	; 0x80
 8000934:	0052      	lsls	r2, r2, #1
 8000936:	2101      	movs	r1, #1
 8000938:	0018      	movs	r0, r3
 800093a:	f003 fd3f 	bl	80043bc <TIM_SetPulse>
}
 800093e:	46c0      	nop			; (mov r8, r8)
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}
 8000944:	50000800 	.word	0x50000800
 8000948:	20000020 	.word	0x20000020

0800094c <MOTOR_M2_Brake>:

void MOTOR_M2_Brake (void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
	GPIO_Write(MOTOR_RMODE_GPIO, MOTOR_RMODE_PIN, MODE_BRAKE);
 8000950:	23a0      	movs	r3, #160	; 0xa0
 8000952:	05db      	lsls	r3, r3, #23
 8000954:	2200      	movs	r2, #0
 8000956:	2110      	movs	r1, #16
 8000958:	0018      	movs	r0, r3
 800095a:	f003 fa51 	bl	8003e00 <GPIO_Write>
	TIM_SetPulse(TIM_MOTOR, MOTOR_RPWM1_CH, PWM_BRAKE);
 800095e:	4b09      	ldr	r3, [pc, #36]	; (8000984 <MOTOR_M2_Brake+0x38>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	2280      	movs	r2, #128	; 0x80
 8000964:	0052      	lsls	r2, r2, #1
 8000966:	2102      	movs	r1, #2
 8000968:	0018      	movs	r0, r3
 800096a:	f003 fd27 	bl	80043bc <TIM_SetPulse>
	TIM_SetPulse(TIM_MOTOR, MOTOR_RPWM2_CH, PWM_BRAKE);
 800096e:	4b05      	ldr	r3, [pc, #20]	; (8000984 <MOTOR_M2_Brake+0x38>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	2280      	movs	r2, #128	; 0x80
 8000974:	0052      	lsls	r2, r2, #1
 8000976:	2103      	movs	r1, #3
 8000978:	0018      	movs	r0, r3
 800097a:	f003 fd1f 	bl	80043bc <TIM_SetPulse>
}
 800097e:	46c0      	nop			; (mov r8, r8)
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	20000020 	.word	0x20000020

08000988 <MOTOR_M1_Update>:
	TIM_SetPulse(TIM_MOTOR, MOTOR_RPWM1_CH, PWM_COAST);
	TIM_SetPulse(TIM_MOTOR, MOTOR_RPWM2_CH, PWM_COAST);
}

void MOTOR_M1_Update (int32_t throttle)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b084      	sub	sp, #16
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
	bool reverse = false;
 8000990:	210f      	movs	r1, #15
 8000992:	187b      	adds	r3, r7, r1
 8000994:	2200      	movs	r2, #0
 8000996:	701a      	strb	r2, [r3, #0]

	// Check if reversing
	if (throttle < MOTOR_OFF) {
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	2b00      	cmp	r3, #0
 800099c:	da05      	bge.n	80009aa <MOTOR_M1_Update+0x22>
		reverse = true;
 800099e:	187b      	adds	r3, r7, r1
 80009a0:	2201      	movs	r2, #1
 80009a2:	701a      	strb	r2, [r3, #0]
		throttle = -throttle;
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	425b      	negs	r3, r3
 80009a8:	607b      	str	r3, [r7, #4]
	}

	// Clamp maximum speed
	if (throttle > MOTOR_MAX) {
 80009aa:	687a      	ldr	r2, [r7, #4]
 80009ac:	2380      	movs	r3, #128	; 0x80
 80009ae:	005b      	lsls	r3, r3, #1
 80009b0:	429a      	cmp	r2, r3
 80009b2:	dd02      	ble.n	80009ba <MOTOR_M1_Update+0x32>
		throttle = MOTOR_MAX;
 80009b4:	2380      	movs	r3, #128	; 0x80
 80009b6:	005b      	lsls	r3, r3, #1
 80009b8:	607b      	str	r3, [r7, #4]
	}

	if ( throttle <= ( MOTOR_OFF + MOTOR_STALL ) ) {
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	2b0a      	cmp	r3, #10
 80009be:	dc02      	bgt.n	80009c6 <MOTOR_M1_Update+0x3e>
		if (MOTOR_BRAKE) {
			MOTOR_M1_Brake();
 80009c0:	f7ff ffa4 	bl	800090c <MOTOR_M1_Brake>
		} else {
			TIM_SetPulse(TIM_MOTOR, MOTOR_LPWM1_CH, throttle);
			TIM_SetPulse(TIM_MOTOR, MOTOR_LPWM2_CH, 0);
		}
	}
}
 80009c4:	e036      	b.n	8000a34 <MOTOR_M1_Update+0xac>
		if ( throttle >= (MOTOR_MAX - MOTOR_MAX_THRESH ) ) {
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	2bf5      	cmp	r3, #245	; 0xf5
 80009ca:	dd03      	ble.n	80009d4 <MOTOR_M1_Update+0x4c>
			throttle = MOTOR_MAX;
 80009cc:	2380      	movs	r3, #128	; 0x80
 80009ce:	005b      	lsls	r3, r3, #1
 80009d0:	607b      	str	r3, [r7, #4]
 80009d2:	e00d      	b.n	80009f0 <MOTOR_M1_Update+0x68>
			throttle += throttle * (MOTOR_MAX - throttle) / MOTOR_MAX;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	2280      	movs	r2, #128	; 0x80
 80009d8:	0052      	lsls	r2, r2, #1
 80009da:	1ad3      	subs	r3, r2, r3
 80009dc:	687a      	ldr	r2, [r7, #4]
 80009de:	4353      	muls	r3, r2
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	da00      	bge.n	80009e6 <MOTOR_M1_Update+0x5e>
 80009e4:	33ff      	adds	r3, #255	; 0xff
 80009e6:	121b      	asrs	r3, r3, #8
 80009e8:	001a      	movs	r2, r3
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	189b      	adds	r3, r3, r2
 80009ee:	607b      	str	r3, [r7, #4]
		if (reverse) {
 80009f0:	230f      	movs	r3, #15
 80009f2:	18fb      	adds	r3, r7, r3
 80009f4:	781b      	ldrb	r3, [r3, #0]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d00e      	beq.n	8000a18 <MOTOR_M1_Update+0x90>
			TIM_SetPulse(TIM_MOTOR, MOTOR_LPWM1_CH, 0);
 80009fa:	4b10      	ldr	r3, [pc, #64]	; (8000a3c <MOTOR_M1_Update+0xb4>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	2200      	movs	r2, #0
 8000a00:	2100      	movs	r1, #0
 8000a02:	0018      	movs	r0, r3
 8000a04:	f003 fcda 	bl	80043bc <TIM_SetPulse>
			TIM_SetPulse(TIM_MOTOR, MOTOR_LPWM2_CH, throttle);
 8000a08:	4b0c      	ldr	r3, [pc, #48]	; (8000a3c <MOTOR_M1_Update+0xb4>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	687a      	ldr	r2, [r7, #4]
 8000a0e:	2101      	movs	r1, #1
 8000a10:	0018      	movs	r0, r3
 8000a12:	f003 fcd3 	bl	80043bc <TIM_SetPulse>
}
 8000a16:	e00d      	b.n	8000a34 <MOTOR_M1_Update+0xac>
			TIM_SetPulse(TIM_MOTOR, MOTOR_LPWM1_CH, throttle);
 8000a18:	4b08      	ldr	r3, [pc, #32]	; (8000a3c <MOTOR_M1_Update+0xb4>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	687a      	ldr	r2, [r7, #4]
 8000a1e:	2100      	movs	r1, #0
 8000a20:	0018      	movs	r0, r3
 8000a22:	f003 fccb 	bl	80043bc <TIM_SetPulse>
			TIM_SetPulse(TIM_MOTOR, MOTOR_LPWM2_CH, 0);
 8000a26:	4b05      	ldr	r3, [pc, #20]	; (8000a3c <MOTOR_M1_Update+0xb4>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	2101      	movs	r1, #1
 8000a2e:	0018      	movs	r0, r3
 8000a30:	f003 fcc4 	bl	80043bc <TIM_SetPulse>
}
 8000a34:	46c0      	nop			; (mov r8, r8)
 8000a36:	46bd      	mov	sp, r7
 8000a38:	b004      	add	sp, #16
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	20000020 	.word	0x20000020

08000a40 <MOTOR_M2_Update>:

void MOTOR_M2_Update (int32_t throttle)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b084      	sub	sp, #16
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
	bool reverse = false;
 8000a48:	210f      	movs	r1, #15
 8000a4a:	187b      	adds	r3, r7, r1
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	701a      	strb	r2, [r3, #0]

	// Check if reversing
	if (throttle < 0) {
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	da05      	bge.n	8000a62 <MOTOR_M2_Update+0x22>
		reverse = true;
 8000a56:	187b      	adds	r3, r7, r1
 8000a58:	2201      	movs	r2, #1
 8000a5a:	701a      	strb	r2, [r3, #0]
		throttle = -throttle;
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	425b      	negs	r3, r3
 8000a60:	607b      	str	r3, [r7, #4]
	}

	// Clamp maximum speed
	if (throttle > MOTOR_MAX) {
 8000a62:	687a      	ldr	r2, [r7, #4]
 8000a64:	2380      	movs	r3, #128	; 0x80
 8000a66:	005b      	lsls	r3, r3, #1
 8000a68:	429a      	cmp	r2, r3
 8000a6a:	dd02      	ble.n	8000a72 <MOTOR_M2_Update+0x32>
		throttle = MOTOR_MAX;
 8000a6c:	2380      	movs	r3, #128	; 0x80
 8000a6e:	005b      	lsls	r3, r3, #1
 8000a70:	607b      	str	r3, [r7, #4]
	}

	if (throttle <= MOTOR_OFF + MOTOR_STALL) {
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	2b0a      	cmp	r3, #10
 8000a76:	dc02      	bgt.n	8000a7e <MOTOR_M2_Update+0x3e>
		if (MOTOR_BRAKE) {
			MOTOR_M2_Brake();
 8000a78:	f7ff ff68 	bl	800094c <MOTOR_M2_Brake>
		TIM_SetPulse(TIM_MOTOR, MOTOR_RPWM2_CH, throttle);
	} else {
		TIM_SetPulse(TIM_MOTOR, MOTOR_RPWM1_CH, throttle);
		TIM_SetPulse(TIM_MOTOR, MOTOR_RPWM2_CH, 0);
	}
}
 8000a7c:	e021      	b.n	8000ac2 <MOTOR_M2_Update+0x82>
	} else if (reverse) {
 8000a7e:	230f      	movs	r3, #15
 8000a80:	18fb      	adds	r3, r7, r3
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d00e      	beq.n	8000aa6 <MOTOR_M2_Update+0x66>
		TIM_SetPulse(TIM_MOTOR, MOTOR_RPWM1_CH, 0);
 8000a88:	4b10      	ldr	r3, [pc, #64]	; (8000acc <MOTOR_M2_Update+0x8c>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	2102      	movs	r1, #2
 8000a90:	0018      	movs	r0, r3
 8000a92:	f003 fc93 	bl	80043bc <TIM_SetPulse>
		TIM_SetPulse(TIM_MOTOR, MOTOR_RPWM2_CH, throttle);
 8000a96:	4b0d      	ldr	r3, [pc, #52]	; (8000acc <MOTOR_M2_Update+0x8c>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	687a      	ldr	r2, [r7, #4]
 8000a9c:	2103      	movs	r1, #3
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	f003 fc8c 	bl	80043bc <TIM_SetPulse>
}
 8000aa4:	e00d      	b.n	8000ac2 <MOTOR_M2_Update+0x82>
		TIM_SetPulse(TIM_MOTOR, MOTOR_RPWM1_CH, throttle);
 8000aa6:	4b09      	ldr	r3, [pc, #36]	; (8000acc <MOTOR_M2_Update+0x8c>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	687a      	ldr	r2, [r7, #4]
 8000aac:	2102      	movs	r1, #2
 8000aae:	0018      	movs	r0, r3
 8000ab0:	f003 fc84 	bl	80043bc <TIM_SetPulse>
		TIM_SetPulse(TIM_MOTOR, MOTOR_RPWM2_CH, 0);
 8000ab4:	4b05      	ldr	r3, [pc, #20]	; (8000acc <MOTOR_M2_Update+0x8c>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	2200      	movs	r2, #0
 8000aba:	2103      	movs	r1, #3
 8000abc:	0018      	movs	r0, r3
 8000abe:	f003 fc7d 	bl	80043bc <TIM_SetPulse>
}
 8000ac2:	46c0      	nop			; (mov r8, r8)
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	b004      	add	sp, #16
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	46c0      	nop			; (mov r8, r8)
 8000acc:	20000020 	.word	0x20000020

08000ad0 <GPIO_EnableOutput>:
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b084      	sub	sp, #16
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	60f8      	str	r0, [r7, #12]
 8000ad8:	60b9      	str	r1, [r7, #8]
 8000ada:	1dfb      	adds	r3, r7, #7
 8000adc:	701a      	strb	r2, [r3, #0]
	GPIO_Write(gpio, pin, state);
 8000ade:	1dfb      	adds	r3, r7, #7
 8000ae0:	781a      	ldrb	r2, [r3, #0]
 8000ae2:	68b9      	ldr	r1, [r7, #8]
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	0018      	movs	r0, r3
 8000ae8:	f003 f98a 	bl	8003e00 <GPIO_Write>
	GPIO_Init(gpio, pin, GPIO_Mode_Output);
 8000aec:	68b9      	ldr	r1, [r7, #8]
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	2201      	movs	r2, #1
 8000af2:	0018      	movs	r0, r3
 8000af4:	f003 f9ea 	bl	8003ecc <GPIO_Init>
}
 8000af8:	46c0      	nop			; (mov r8, r8)
 8000afa:	46bd      	mov	sp, r7
 8000afc:	b004      	add	sp, #16
 8000afe:	bd80      	pop	{r7, pc}

08000b00 <GPIO_Set>:
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
 8000b08:	6039      	str	r1, [r7, #0]
	gpio->BSRR = (uint32_t)pin;
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	683a      	ldr	r2, [r7, #0]
 8000b0e:	619a      	str	r2, [r3, #24]
}
 8000b10:	46c0      	nop			; (mov r8, r8)
 8000b12:	46bd      	mov	sp, r7
 8000b14:	b002      	add	sp, #8
 8000b16:	bd80      	pop	{r7, pc}

08000b18 <GPIO_Reset>:
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
 8000b20:	6039      	str	r1, [r7, #0]
	gpio->BRR = (uint32_t)pin;
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	683a      	ldr	r2, [r7, #0]
 8000b26:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b28:	46c0      	nop			; (mov r8, r8)
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	b002      	add	sp, #8
 8000b2e:	bd80      	pop	{r7, pc}

08000b30 <SERVO_Init>:
/*
 * PUBLIC FUNCTIONS
 */

void SERVO_Init(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
	GPIO_EnableOutput(SERVO1_GPIO, SERVO1_PIN, GPIO_PIN_RESET);
 8000b34:	2380      	movs	r3, #128	; 0x80
 8000b36:	015b      	lsls	r3, r3, #5
 8000b38:	4824      	ldr	r0, [pc, #144]	; (8000bcc <SERVO_Init+0x9c>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	0019      	movs	r1, r3
 8000b3e:	f7ff ffc7 	bl	8000ad0 <GPIO_EnableOutput>
	TIM_Init(TIM_SERVO1, TIM_SERVO1_FREQ, TIM_SERVO1_RELOAD);
 8000b42:	4b23      	ldr	r3, [pc, #140]	; (8000bd0 <SERVO_Init+0xa0>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	4a23      	ldr	r2, [pc, #140]	; (8000bd4 <SERVO_Init+0xa4>)
 8000b48:	4923      	ldr	r1, [pc, #140]	; (8000bd8 <SERVO_Init+0xa8>)
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	f003 fb90 	bl	8004270 <TIM_Init>
	TIM_OnReload(TIM_SERVO1, SERVO1_TimerReloadISR);
 8000b50:	4b1f      	ldr	r3, [pc, #124]	; (8000bd0 <SERVO_Init+0xa0>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4a21      	ldr	r2, [pc, #132]	; (8000bdc <SERVO_Init+0xac>)
 8000b56:	0011      	movs	r1, r2
 8000b58:	0018      	movs	r0, r3
 8000b5a:	f003 fbd9 	bl	8004310 <TIM_OnReload>
	TIM_OnPulse(TIM_SERVO1, 0, SERVO1_TimerPulseISR);
 8000b5e:	4b1c      	ldr	r3, [pc, #112]	; (8000bd0 <SERVO_Init+0xa0>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	4a1f      	ldr	r2, [pc, #124]	; (8000be0 <SERVO_Init+0xb0>)
 8000b64:	2100      	movs	r1, #0
 8000b66:	0018      	movs	r0, r3
 8000b68:	f003 fbe6 	bl	8004338 <TIM_OnPulse>
	SERVO_S1_Update(0);
 8000b6c:	2000      	movs	r0, #0
 8000b6e:	f000 f885 	bl	8000c7c <SERVO_S1_Update>
	TIM_Start(TIM_SERVO1);
 8000b72:	4b17      	ldr	r3, [pc, #92]	; (8000bd0 <SERVO_Init+0xa0>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	0018      	movs	r0, r3
 8000b78:	f003 fc4e 	bl	8004418 <TIM_Start>

	GPIO_EnableOutput(SERVO2_GPIO, SERVO2_PIN, GPIO_PIN_RESET);
 8000b7c:	2380      	movs	r3, #128	; 0x80
 8000b7e:	0219      	lsls	r1, r3, #8
 8000b80:	23a0      	movs	r3, #160	; 0xa0
 8000b82:	05db      	lsls	r3, r3, #23
 8000b84:	2200      	movs	r2, #0
 8000b86:	0018      	movs	r0, r3
 8000b88:	f7ff ffa2 	bl	8000ad0 <GPIO_EnableOutput>
	TIM_Init(TIM_SERVO2, TIM_SERVO2_FREQ, TIM_SERVO2_RELOAD);
 8000b8c:	4b15      	ldr	r3, [pc, #84]	; (8000be4 <SERVO_Init+0xb4>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	4a10      	ldr	r2, [pc, #64]	; (8000bd4 <SERVO_Init+0xa4>)
 8000b92:	4911      	ldr	r1, [pc, #68]	; (8000bd8 <SERVO_Init+0xa8>)
 8000b94:	0018      	movs	r0, r3
 8000b96:	f003 fb6b 	bl	8004270 <TIM_Init>
	TIM_OnReload(TIM_SERVO2, SERVO2_TimerReloadISR);
 8000b9a:	4b12      	ldr	r3, [pc, #72]	; (8000be4 <SERVO_Init+0xb4>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4a12      	ldr	r2, [pc, #72]	; (8000be8 <SERVO_Init+0xb8>)
 8000ba0:	0011      	movs	r1, r2
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	f003 fbb4 	bl	8004310 <TIM_OnReload>
	TIM_OnPulse(TIM_SERVO2, 0, SERVO2_TimerPulseISR);
 8000ba8:	4b0e      	ldr	r3, [pc, #56]	; (8000be4 <SERVO_Init+0xb4>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a0f      	ldr	r2, [pc, #60]	; (8000bec <SERVO_Init+0xbc>)
 8000bae:	2100      	movs	r1, #0
 8000bb0:	0018      	movs	r0, r3
 8000bb2:	f003 fbc1 	bl	8004338 <TIM_OnPulse>
	SERVO_S2_Update(0);
 8000bb6:	2000      	movs	r0, #0
 8000bb8:	f000 f874 	bl	8000ca4 <SERVO_S2_Update>
	TIM_Start(TIM_SERVO2);
 8000bbc:	4b09      	ldr	r3, [pc, #36]	; (8000be4 <SERVO_Init+0xb4>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	0018      	movs	r0, r3
 8000bc2:	f003 fc29 	bl	8004418 <TIM_Start>
}
 8000bc6:	46c0      	nop			; (mov r8, r8)
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	50000400 	.word	0x50000400
 8000bd0:	20000058 	.word	0x20000058
 8000bd4:	00002710 	.word	0x00002710
 8000bd8:	000f4240 	.word	0x000f4240
 8000bdc:	08000ccd 	.word	0x08000ccd
 8000be0:	08000ce9 	.word	0x08000ce9
 8000be4:	20000074 	.word	0x20000074
 8000be8:	08000d05 	.word	0x08000d05
 8000bec:	08000d1f 	.word	0x08000d1f

08000bf0 <SERVO_Deinit>:

void SERVO_Deinit(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
	TIM_Stop(TIM_SERVO1);
 8000bf4:	4b12      	ldr	r3, [pc, #72]	; (8000c40 <SERVO_Deinit+0x50>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	0018      	movs	r0, r3
 8000bfa:	f003 fc21 	bl	8004440 <TIM_Stop>
	TIM_Deinit(TIM_SERVO1);
 8000bfe:	4b10      	ldr	r3, [pc, #64]	; (8000c40 <SERVO_Deinit+0x50>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	0018      	movs	r0, r3
 8000c04:	f003 fc34 	bl	8004470 <TIM_Deinit>
	GPIO_Write(SERVO1_GPIO, SERVO1_PIN, GPIO_PIN_RESET);
 8000c08:	2380      	movs	r3, #128	; 0x80
 8000c0a:	015b      	lsls	r3, r3, #5
 8000c0c:	480d      	ldr	r0, [pc, #52]	; (8000c44 <SERVO_Deinit+0x54>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	0019      	movs	r1, r3
 8000c12:	f003 f8f5 	bl	8003e00 <GPIO_Write>

	TIM_Stop(TIM_SERVO2);
 8000c16:	4b0c      	ldr	r3, [pc, #48]	; (8000c48 <SERVO_Deinit+0x58>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	0018      	movs	r0, r3
 8000c1c:	f003 fc10 	bl	8004440 <TIM_Stop>
	TIM_Deinit(TIM_SERVO2);
 8000c20:	4b09      	ldr	r3, [pc, #36]	; (8000c48 <SERVO_Deinit+0x58>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	0018      	movs	r0, r3
 8000c26:	f003 fc23 	bl	8004470 <TIM_Deinit>
	GPIO_Write(SERVO2_GPIO, SERVO2_PIN, GPIO_PIN_RESET);
 8000c2a:	2380      	movs	r3, #128	; 0x80
 8000c2c:	0219      	lsls	r1, r3, #8
 8000c2e:	23a0      	movs	r3, #160	; 0xa0
 8000c30:	05db      	lsls	r3, r3, #23
 8000c32:	2200      	movs	r2, #0
 8000c34:	0018      	movs	r0, r3
 8000c36:	f003 f8e3 	bl	8003e00 <GPIO_Write>
}
 8000c3a:	46c0      	nop			; (mov r8, r8)
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	20000058 	.word	0x20000058
 8000c44:	50000400 	.word	0x50000400
 8000c48:	20000074 	.word	0x20000074

08000c4c <SERVO_Update>:

void SERVO_Update(uint16_t S1, uint16_t S2)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	0002      	movs	r2, r0
 8000c54:	1dbb      	adds	r3, r7, #6
 8000c56:	801a      	strh	r2, [r3, #0]
 8000c58:	1d3b      	adds	r3, r7, #4
 8000c5a:	1c0a      	adds	r2, r1, #0
 8000c5c:	801a      	strh	r2, [r3, #0]
	SERVO_S1_Update(S1);
 8000c5e:	1dbb      	adds	r3, r7, #6
 8000c60:	881b      	ldrh	r3, [r3, #0]
 8000c62:	0018      	movs	r0, r3
 8000c64:	f000 f80a 	bl	8000c7c <SERVO_S1_Update>
	SERVO_S2_Update(S2);
 8000c68:	1d3b      	adds	r3, r7, #4
 8000c6a:	881b      	ldrh	r3, [r3, #0]
 8000c6c:	0018      	movs	r0, r3
 8000c6e:	f000 f819 	bl	8000ca4 <SERVO_S2_Update>
}
 8000c72:	46c0      	nop			; (mov r8, r8)
 8000c74:	46bd      	mov	sp, r7
 8000c76:	b002      	add	sp, #8
 8000c78:	bd80      	pop	{r7, pc}
	...

08000c7c <SERVO_S1_Update>:
/*
 * PRIVATE FUNCTIONS
 */

void SERVO_S1_Update(uint16_t pulse)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	0002      	movs	r2, r0
 8000c84:	1dbb      	adds	r3, r7, #6
 8000c86:	801a      	strh	r2, [r3, #0]
	TIM_SetPulse(TIM_SERVO1, 0, pulse);
 8000c88:	4b05      	ldr	r3, [pc, #20]	; (8000ca0 <SERVO_S1_Update+0x24>)
 8000c8a:	6818      	ldr	r0, [r3, #0]
 8000c8c:	1dbb      	adds	r3, r7, #6
 8000c8e:	881b      	ldrh	r3, [r3, #0]
 8000c90:	001a      	movs	r2, r3
 8000c92:	2100      	movs	r1, #0
 8000c94:	f003 fb92 	bl	80043bc <TIM_SetPulse>
}
 8000c98:	46c0      	nop			; (mov r8, r8)
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	b002      	add	sp, #8
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	20000058 	.word	0x20000058

08000ca4 <SERVO_S2_Update>:

void SERVO_S2_Update(uint16_t pulse)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	0002      	movs	r2, r0
 8000cac:	1dbb      	adds	r3, r7, #6
 8000cae:	801a      	strh	r2, [r3, #0]
	TIM_SetPulse(TIM_SERVO2, 0, pulse);
 8000cb0:	4b05      	ldr	r3, [pc, #20]	; (8000cc8 <SERVO_S2_Update+0x24>)
 8000cb2:	6818      	ldr	r0, [r3, #0]
 8000cb4:	1dbb      	adds	r3, r7, #6
 8000cb6:	881b      	ldrh	r3, [r3, #0]
 8000cb8:	001a      	movs	r2, r3
 8000cba:	2100      	movs	r1, #0
 8000cbc:	f003 fb7e 	bl	80043bc <TIM_SetPulse>
}
 8000cc0:	46c0      	nop			; (mov r8, r8)
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	b002      	add	sp, #8
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	20000074 	.word	0x20000074

08000ccc <SERVO1_TimerReloadISR>:
/*
 * INTERRUPT ROUTINES
 */

static void SERVO1_TimerReloadISR(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
	GPIO_Set(SERVO1_GPIO, SERVO1_PIN);
 8000cd0:	2380      	movs	r3, #128	; 0x80
 8000cd2:	015b      	lsls	r3, r3, #5
 8000cd4:	4a03      	ldr	r2, [pc, #12]	; (8000ce4 <SERVO1_TimerReloadISR+0x18>)
 8000cd6:	0019      	movs	r1, r3
 8000cd8:	0010      	movs	r0, r2
 8000cda:	f7ff ff11 	bl	8000b00 <GPIO_Set>
}
 8000cde:	46c0      	nop			; (mov r8, r8)
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	50000400 	.word	0x50000400

08000ce8 <SERVO1_TimerPulseISR>:

static void SERVO1_TimerPulseISR(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0
	GPIO_Reset(SERVO1_GPIO, SERVO1_PIN);
 8000cec:	2380      	movs	r3, #128	; 0x80
 8000cee:	015b      	lsls	r3, r3, #5
 8000cf0:	4a03      	ldr	r2, [pc, #12]	; (8000d00 <SERVO1_TimerPulseISR+0x18>)
 8000cf2:	0019      	movs	r1, r3
 8000cf4:	0010      	movs	r0, r2
 8000cf6:	f7ff ff0f 	bl	8000b18 <GPIO_Reset>
}
 8000cfa:	46c0      	nop			; (mov r8, r8)
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	50000400 	.word	0x50000400

08000d04 <SERVO2_TimerReloadISR>:

static void SERVO2_TimerReloadISR(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
	GPIO_Set(SERVO2_GPIO, SERVO2_PIN);
 8000d08:	2380      	movs	r3, #128	; 0x80
 8000d0a:	021a      	lsls	r2, r3, #8
 8000d0c:	23a0      	movs	r3, #160	; 0xa0
 8000d0e:	05db      	lsls	r3, r3, #23
 8000d10:	0011      	movs	r1, r2
 8000d12:	0018      	movs	r0, r3
 8000d14:	f7ff fef4 	bl	8000b00 <GPIO_Set>
}
 8000d18:	46c0      	nop			; (mov r8, r8)
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}

08000d1e <SERVO2_TimerPulseISR>:

static void SERVO2_TimerPulseISR(void)
{
 8000d1e:	b580      	push	{r7, lr}
 8000d20:	af00      	add	r7, sp, #0
	GPIO_Reset(SERVO2_GPIO, SERVO2_PIN);
 8000d22:	2380      	movs	r3, #128	; 0x80
 8000d24:	021a      	lsls	r2, r3, #8
 8000d26:	23a0      	movs	r3, #160	; 0xa0
 8000d28:	05db      	lsls	r3, r3, #23
 8000d2a:	0011      	movs	r1, r2
 8000d2c:	0018      	movs	r0, r3
 8000d2e:	f7ff fef3 	bl	8000b18 <GPIO_Reset>
}
 8000d32:	46c0      	nop			; (mov r8, r8)
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}

08000d38 <CORE_GetTick>:
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
	return gTicks;
 8000d3c:	4b02      	ldr	r3, [pc, #8]	; (8000d48 <CORE_GetTick+0x10>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
}
 8000d40:	0018      	movs	r0, r3
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	46c0      	nop			; (mov r8, r8)
 8000d48:	20000454 	.word	0x20000454

08000d4c <GPIO_EnableInput>:
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b084      	sub	sp, #16
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	60f8      	str	r0, [r7, #12]
 8000d54:	60b9      	str	r1, [r7, #8]
 8000d56:	1dfb      	adds	r3, r7, #7
 8000d58:	701a      	strb	r2, [r3, #0]
	GPIO_Init(gpio, pin, GPIO_Mode_Input | pull);
 8000d5a:	1dfb      	adds	r3, r7, #7
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	b29a      	uxth	r2, r3
 8000d60:	68b9      	ldr	r1, [r7, #8]
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	0018      	movs	r0, r3
 8000d66:	f003 f8b1 	bl	8003ecc <GPIO_Init>
}
 8000d6a:	46c0      	nop			; (mov r8, r8)
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	b004      	add	sp, #16
 8000d70:	bd80      	pop	{r7, pc}

08000d72 <GPIO_Read>:
{
 8000d72:	b580      	push	{r7, lr}
 8000d74:	b082      	sub	sp, #8
 8000d76:	af00      	add	r7, sp, #0
 8000d78:	6078      	str	r0, [r7, #4]
 8000d7a:	6039      	str	r1, [r7, #0]
	return ((gpio->IDR & pin) > 0);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	691b      	ldr	r3, [r3, #16]
 8000d80:	683a      	ldr	r2, [r7, #0]
 8000d82:	4013      	ands	r3, r2
 8000d84:	1e5a      	subs	r2, r3, #1
 8000d86:	4193      	sbcs	r3, r2
 8000d88:	b2db      	uxtb	r3, r3
}
 8000d8a:	0018      	movs	r0, r3
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	b002      	add	sp, #8
 8000d90:	bd80      	pop	{r7, pc}
	...

08000d94 <SYSTEM_Init>:
/*
 * PUBLIC FUNCTIONS
 */

void SYSTEM_Init(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
	//
	ADC_Init();
 8000d98:	f002 fcf6 	bl	8003788 <ADC_Init>
	GPIO_Init(BATTERY_GPIO, BATTERY_PIN, GPIO_Mode_Analog);
 8000d9c:	23a0      	movs	r3, #160	; 0xa0
 8000d9e:	05db      	lsls	r3, r3, #23
 8000da0:	2203      	movs	r2, #3
 8000da2:	2180      	movs	r1, #128	; 0x80
 8000da4:	0018      	movs	r0, r3
 8000da6:	f003 f891 	bl	8003ecc <GPIO_Init>
	if (SYSTEM_GetBatteryVoltage() >= BATT_2S_LOW) {
 8000daa:	f000 fa71 	bl	8001290 <SYSTEM_GetBatteryVoltage>
 8000dae:	0003      	movs	r3, r0
 8000db0:	4a11      	ldr	r2, [pc, #68]	; (8000df8 <SYSTEM_Init+0x64>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d903      	bls.n	8000dbe <SYSTEM_Init+0x2a>
		fault.faultVoltage = BATT_2S_LOW;
 8000db6:	4b11      	ldr	r3, [pc, #68]	; (8000dfc <SYSTEM_Init+0x68>)
 8000db8:	4a11      	ldr	r2, [pc, #68]	; (8000e00 <SYSTEM_Init+0x6c>)
 8000dba:	605a      	str	r2, [r3, #4]
 8000dbc:	e003      	b.n	8000dc6 <SYSTEM_Init+0x32>
	} else {
		fault.faultVoltage = BATT_1S_LOW;
 8000dbe:	4b0f      	ldr	r3, [pc, #60]	; (8000dfc <SYSTEM_Init+0x68>)
 8000dc0:	22c8      	movs	r2, #200	; 0xc8
 8000dc2:	0112      	lsls	r2, r2, #4
 8000dc4:	605a      	str	r2, [r3, #4]
	}
	// INIT THE CALIBRATION INPUT
	GPIO_EnableInput(CALIBRATE_GPIO, CALIBRATE_PIN, GPIO_Pull_Up);
 8000dc6:	2380      	movs	r3, #128	; 0x80
 8000dc8:	00db      	lsls	r3, r3, #3
 8000dca:	480e      	ldr	r0, [pc, #56]	; (8000e04 <SYSTEM_Init+0x70>)
 8000dcc:	2210      	movs	r2, #16
 8000dce:	0019      	movs	r1, r3
 8000dd0:	f7ff ffbc 	bl	8000d4c <GPIO_EnableInput>

	// INIT LEDs
	LED_Init();
 8000dd4:	f7ff fc56 	bl	8000684 <LED_Init>

	// READ CONFIGURATION FROM EEPROM
	EEPROM_Read(EEPROM_OFFSET, &config, sizeof(config));
 8000dd8:	4b0b      	ldr	r3, [pc, #44]	; (8000e08 <SYSTEM_Init+0x74>)
 8000dda:	221c      	movs	r2, #28
 8000ddc:	0019      	movs	r1, r3
 8000dde:	2000      	movs	r0, #0
 8000de0:	f002 ff98 	bl	8003d14 <EEPROM_Read>

	// CHECK FOR VALID CONFIG
	SYSTEM_VerifyConfig();
 8000de4:	f000 fa0c 	bl	8001200 <SYSTEM_VerifyConfig>

	//
	RADIO_Init(&config.radio);
 8000de8:	4b08      	ldr	r3, [pc, #32]	; (8000e0c <SYSTEM_Init+0x78>)
 8000dea:	0018      	movs	r0, r3
 8000dec:	f002 f92e 	bl	800304c <RADIO_Init>
}
 8000df0:	46c0      	nop			; (mov r8, r8)
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	46c0      	nop			; (mov r8, r8)
 8000df8:	00001837 	.word	0x00001837
 8000dfc:	200002ac 	.word	0x200002ac
 8000e00:	00001838 	.word	0x00001838
 8000e04:	50000400 	.word	0x50000400
 8000e08:	200002b4 	.word	0x200002b4
 8000e0c:	200002c4 	.word	0x200002c4

08000e10 <SYSTEM_Update>:

void SYSTEM_Update (void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
	// Update Inputs
	RADIO_Update();
 8000e14:	f002 f96a 	bl	80030ec <RADIO_Update>

	// Check For Fault Conditions
	SYSTEM_HandleFaultStatus();
 8000e18:	f000 f80a 	bl	8000e30 <SYSTEM_HandleFaultStatus>

	// Update LED's Based on Current Fault Status
	SYSTEM_HandleLEDs();
 8000e1c:	f000 f890 	bl	8000f40 <SYSTEM_HandleLEDs>

	// Handle System Calibration
	SYSTEM_HandleCalibration();
 8000e20:	f000 f858 	bl	8000ed4 <SYSTEM_HandleCalibration>

	//
	SYSTEM_HandleOutputs();
 8000e24:	f000 f8c6 	bl	8000fb4 <SYSTEM_HandleOutputs>
}
 8000e28:	46c0      	nop			; (mov r8, r8)
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
	...

08000e30 <SYSTEM_HandleFaultStatus>:
/*
 * PRIVATE FUNCTIONS
 */

void SYSTEM_HandleFaultStatus (void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b084      	sub	sp, #16
 8000e34:	af00      	add	r7, sp, #0
	static bool faultVoltage = false;
	static uint32_t tickVolt = 0;
	uint32_t SystemVolt = SYSTEM_GetBatteryVoltage();
 8000e36:	f000 fa2b 	bl	8001290 <SYSTEM_GetBatteryVoltage>
 8000e3a:	0003      	movs	r3, r0
 8000e3c:	60fb      	str	r3, [r7, #12]
	int32_t SystemTemp = ADC_ReadDieTemp();
 8000e3e:	f002 fd51 	bl	80038e4 <ADC_ReadDieTemp>
 8000e42:	0003      	movs	r3, r0
 8000e44:	60bb      	str	r3, [r7, #8]

	//
	if (!faultVoltage) {
 8000e46:	4b20      	ldr	r3, [pc, #128]	; (8000ec8 <SYSTEM_HandleFaultStatus+0x98>)
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	4053      	eors	r3, r2
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d00d      	beq.n	8000e70 <SYSTEM_HandleFaultStatus+0x40>
		if (SystemVolt <= fault.faultVoltage) {
 8000e54:	4b1d      	ldr	r3, [pc, #116]	; (8000ecc <SYSTEM_HandleFaultStatus+0x9c>)
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	68fa      	ldr	r2, [r7, #12]
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	d820      	bhi.n	8000ea0 <SYSTEM_HandleFaultStatus+0x70>
			faultVoltage = true;
 8000e5e:	4b1a      	ldr	r3, [pc, #104]	; (8000ec8 <SYSTEM_HandleFaultStatus+0x98>)
 8000e60:	2201      	movs	r2, #1
 8000e62:	701a      	strb	r2, [r3, #0]
			tickVolt = CORE_GetTick();
 8000e64:	f7ff ff68 	bl	8000d38 <CORE_GetTick>
 8000e68:	0002      	movs	r2, r0
 8000e6a:	4b19      	ldr	r3, [pc, #100]	; (8000ed0 <SYSTEM_HandleFaultStatus+0xa0>)
 8000e6c:	601a      	str	r2, [r3, #0]
 8000e6e:	e017      	b.n	8000ea0 <SYSTEM_HandleFaultStatus+0x70>
		}
	} else {
		if (SystemVolt >= (fault.faultVoltage + BATT_HYST)) {
 8000e70:	4b16      	ldr	r3, [pc, #88]	; (8000ecc <SYSTEM_HandleFaultStatus+0x9c>)
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	3364      	adds	r3, #100	; 0x64
 8000e76:	68fa      	ldr	r2, [r7, #12]
 8000e78:	429a      	cmp	r2, r3
 8000e7a:	d306      	bcc.n	8000e8a <SYSTEM_HandleFaultStatus+0x5a>
			faultVoltage = false;
 8000e7c:	4b12      	ldr	r3, [pc, #72]	; (8000ec8 <SYSTEM_HandleFaultStatus+0x98>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	701a      	strb	r2, [r3, #0]
			fault.inputVoltage = false;
 8000e82:	4b12      	ldr	r3, [pc, #72]	; (8000ecc <SYSTEM_HandleFaultStatus+0x9c>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	705a      	strb	r2, [r3, #1]
 8000e88:	e00a      	b.n	8000ea0 <SYSTEM_HandleFaultStatus+0x70>
		} else if (FAULT_VOLTAGE_TRIP <= (CORE_GetTick() - tickVolt)) {
 8000e8a:	f7ff ff55 	bl	8000d38 <CORE_GetTick>
 8000e8e:	0002      	movs	r2, r0
 8000e90:	4b0f      	ldr	r3, [pc, #60]	; (8000ed0 <SYSTEM_HandleFaultStatus+0xa0>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	1ad3      	subs	r3, r2, r3
 8000e96:	2b63      	cmp	r3, #99	; 0x63
 8000e98:	d902      	bls.n	8000ea0 <SYSTEM_HandleFaultStatus+0x70>
			fault.inputVoltage = true;
 8000e9a:	4b0c      	ldr	r3, [pc, #48]	; (8000ecc <SYSTEM_HandleFaultStatus+0x9c>)
 8000e9c:	2201      	movs	r2, #1
 8000e9e:	705a      	strb	r2, [r3, #1]
//			fault.overTemperature = false;
//		}
//	}

	//
	RADIO_Data* ptrDataRadio = RADIO_GetDataPtr();
 8000ea0:	f002 f988 	bl	80031b4 <RADIO_GetDataPtr>
 8000ea4:	0003      	movs	r3, r0
 8000ea6:	607b      	str	r3, [r7, #4]
	if (ptrDataRadio->inputLost) {
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d003      	beq.n	8000eb8 <SYSTEM_HandleFaultStatus+0x88>
		fault.signalLost = true;
 8000eb0:	4b06      	ldr	r3, [pc, #24]	; (8000ecc <SYSTEM_HandleFaultStatus+0x9c>)
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	701a      	strb	r2, [r3, #0]
	} else {
		fault.signalLost = false;
	}
}
 8000eb6:	e002      	b.n	8000ebe <SYSTEM_HandleFaultStatus+0x8e>
		fault.signalLost = false;
 8000eb8:	4b04      	ldr	r3, [pc, #16]	; (8000ecc <SYSTEM_HandleFaultStatus+0x9c>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	701a      	strb	r2, [r3, #0]
}
 8000ebe:	46c0      	nop			; (mov r8, r8)
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	b004      	add	sp, #16
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	46c0      	nop			; (mov r8, r8)
 8000ec8:	200002f0 	.word	0x200002f0
 8000ecc:	200002ac 	.word	0x200002ac
 8000ed0:	200002f4 	.word	0x200002f4

08000ed4 <SYSTEM_HandleCalibration>:


void SYSTEM_HandleCalibration (void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
	// Initialize Loop Variables
	uint32_t now = CORE_GetTick();
 8000eda:	f7ff ff2d 	bl	8000d38 <CORE_GetTick>
 8000ede:	0003      	movs	r3, r0
 8000ee0:	607b      	str	r3, [r7, #4]
	static bool calibrateWindow = true;

	//
	if (calibrateWindow) {
 8000ee2:	4b13      	ldr	r3, [pc, #76]	; (8000f30 <SYSTEM_HandleCalibration+0x5c>)
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d01e      	beq.n	8000f28 <SYSTEM_HandleCalibration+0x54>
		if (now > CALIBRATE_TIMEOUT) {
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4a11      	ldr	r2, [pc, #68]	; (8000f34 <SYSTEM_HandleCalibration+0x60>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d903      	bls.n	8000efa <SYSTEM_HandleCalibration+0x26>
			calibrateWindow = false;
 8000ef2:	4b0f      	ldr	r3, [pc, #60]	; (8000f30 <SYSTEM_HandleCalibration+0x5c>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	701a      	strb	r2, [r3, #0]
		} else if (now < CALIBRATE_TIMEOUT && !GPIO_Read(CALIBRATE_GPIO, CALIBRATE_PIN)) {
			SYSTEM_UpdateCalibration();
			calibrateWindow = false;
		}
	}
}
 8000ef8:	e016      	b.n	8000f28 <SYSTEM_HandleCalibration+0x54>
		} else if (now < CALIBRATE_TIMEOUT && !GPIO_Read(CALIBRATE_GPIO, CALIBRATE_PIN)) {
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	4a0e      	ldr	r2, [pc, #56]	; (8000f38 <SYSTEM_HandleCalibration+0x64>)
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d812      	bhi.n	8000f28 <SYSTEM_HandleCalibration+0x54>
 8000f02:	2380      	movs	r3, #128	; 0x80
 8000f04:	00db      	lsls	r3, r3, #3
 8000f06:	4a0d      	ldr	r2, [pc, #52]	; (8000f3c <SYSTEM_HandleCalibration+0x68>)
 8000f08:	0019      	movs	r1, r3
 8000f0a:	0010      	movs	r0, r2
 8000f0c:	f7ff ff31 	bl	8000d72 <GPIO_Read>
 8000f10:	0003      	movs	r3, r0
 8000f12:	001a      	movs	r2, r3
 8000f14:	2301      	movs	r3, #1
 8000f16:	4053      	eors	r3, r2
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d004      	beq.n	8000f28 <SYSTEM_HandleCalibration+0x54>
			SYSTEM_UpdateCalibration();
 8000f1e:	f000 fa0b 	bl	8001338 <SYSTEM_UpdateCalibration>
			calibrateWindow = false;
 8000f22:	4b03      	ldr	r3, [pc, #12]	; (8000f30 <SYSTEM_HandleCalibration+0x5c>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	701a      	strb	r2, [r3, #0]
}
 8000f28:	46c0      	nop			; (mov r8, r8)
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	b002      	add	sp, #8
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	20000000 	.word	0x20000000
 8000f34:	00001388 	.word	0x00001388
 8000f38:	00001387 	.word	0x00001387
 8000f3c:	50000400 	.word	0x50000400

08000f40 <SYSTEM_HandleLEDs>:

void SYSTEM_HandleLEDs (void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
	// Initialize Loop Variables
	uint32_t now = CORE_GetTick();
 8000f46:	f7ff fef7 	bl	8000d38 <CORE_GetTick>
 8000f4a:	0003      	movs	r3, r0
 8000f4c:	607b      	str	r3, [r7, #4]
	static uint32_t tick = 0;

	//
	if (fault.overTemperature)
 8000f4e:	4b17      	ldr	r3, [pc, #92]	; (8000fac <SYSTEM_HandleLEDs+0x6c>)
 8000f50:	789b      	ldrb	r3, [r3, #2]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d004      	beq.n	8000f60 <SYSTEM_HandleLEDs+0x20>
	{
		LED_RedON();
 8000f56:	f7ff fbc5 	bl	80006e4 <LED_RedON>
		LED_GreenOFF();
 8000f5a:	f7ff fbd1 	bl	8000700 <LED_GreenOFF>
	else
	{
		LED_RedOFF();
		LED_GreenON();
	}
}
 8000f5e:	e020      	b.n	8000fa2 <SYSTEM_HandleLEDs+0x62>
	else if (fault.inputVoltage)
 8000f60:	4b12      	ldr	r3, [pc, #72]	; (8000fac <SYSTEM_HandleLEDs+0x6c>)
 8000f62:	785b      	ldrb	r3, [r3, #1]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d004      	beq.n	8000f72 <SYSTEM_HandleLEDs+0x32>
		LED_RedON();
 8000f68:	f7ff fbbc 	bl	80006e4 <LED_RedON>
		LED_GreenON();
 8000f6c:	f7ff fbac 	bl	80006c8 <LED_GreenON>
}
 8000f70:	e017      	b.n	8000fa2 <SYSTEM_HandleLEDs+0x62>
	else if (fault.signalLost)
 8000f72:	4b0e      	ldr	r3, [pc, #56]	; (8000fac <SYSTEM_HandleLEDs+0x6c>)
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d00f      	beq.n	8000f9a <SYSTEM_HandleLEDs+0x5a>
		LED_RedOFF();
 8000f7a:	f7ff fbcf 	bl	800071c <LED_RedOFF>
		if (LED_FAULTFLASH <= (now - tick))
 8000f7e:	4b0c      	ldr	r3, [pc, #48]	; (8000fb0 <SYSTEM_HandleLEDs+0x70>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	687a      	ldr	r2, [r7, #4]
 8000f84:	1ad2      	subs	r2, r2, r3
 8000f86:	23fa      	movs	r3, #250	; 0xfa
 8000f88:	005b      	lsls	r3, r3, #1
 8000f8a:	429a      	cmp	r2, r3
 8000f8c:	d309      	bcc.n	8000fa2 <SYSTEM_HandleLEDs+0x62>
			LED_GreenToggle();
 8000f8e:	f7ff fbd3 	bl	8000738 <LED_GreenToggle>
			tick = now;
 8000f92:	4b07      	ldr	r3, [pc, #28]	; (8000fb0 <SYSTEM_HandleLEDs+0x70>)
 8000f94:	687a      	ldr	r2, [r7, #4]
 8000f96:	601a      	str	r2, [r3, #0]
}
 8000f98:	e003      	b.n	8000fa2 <SYSTEM_HandleLEDs+0x62>
		LED_RedOFF();
 8000f9a:	f7ff fbbf 	bl	800071c <LED_RedOFF>
		LED_GreenON();
 8000f9e:	f7ff fb93 	bl	80006c8 <LED_GreenON>
}
 8000fa2:	46c0      	nop			; (mov r8, r8)
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	b002      	add	sp, #8
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	46c0      	nop			; (mov r8, r8)
 8000fac:	200002ac 	.word	0x200002ac
 8000fb0:	200002f8 	.word	0x200002f8

08000fb4 <SYSTEM_HandleOutputs>:

void SYSTEM_HandleOutputs (void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
	// Initialize Loop Variables
	bool f = (fault.overTemperature || fault.inputVoltage || fault.signalLost);
 8000fba:	4b23      	ldr	r3, [pc, #140]	; (8001048 <SYSTEM_HandleOutputs+0x94>)
 8000fbc:	789b      	ldrb	r3, [r3, #2]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d107      	bne.n	8000fd2 <SYSTEM_HandleOutputs+0x1e>
 8000fc2:	4b21      	ldr	r3, [pc, #132]	; (8001048 <SYSTEM_HandleOutputs+0x94>)
 8000fc4:	785b      	ldrb	r3, [r3, #1]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d103      	bne.n	8000fd2 <SYSTEM_HandleOutputs+0x1e>
 8000fca:	4b1f      	ldr	r3, [pc, #124]	; (8001048 <SYSTEM_HandleOutputs+0x94>)
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d001      	beq.n	8000fd6 <SYSTEM_HandleOutputs+0x22>
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	e000      	b.n	8000fd8 <SYSTEM_HandleOutputs+0x24>
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	1dfb      	adds	r3, r7, #7
 8000fda:	701a      	strb	r2, [r3, #0]
 8000fdc:	781a      	ldrb	r2, [r3, #0]
 8000fde:	2101      	movs	r1, #1
 8000fe0:	400a      	ands	r2, r1
 8000fe2:	701a      	strb	r2, [r3, #0]
	static bool f_p = true; // Init servo on first loop

	// FAULT CONDITION - RISING EDGE
	if (f && !f_p)
 8000fe4:	1dfb      	adds	r3, r7, #7
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d00c      	beq.n	8001006 <SYSTEM_HandleOutputs+0x52>
 8000fec:	4b17      	ldr	r3, [pc, #92]	; (800104c <SYSTEM_HandleOutputs+0x98>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	4053      	eors	r3, r2
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d005      	beq.n	8001006 <SYSTEM_HandleOutputs+0x52>
	{
  		MOTOR_Update(MOTOR_OFF, MOTOR_OFF);
 8000ffa:	2100      	movs	r1, #0
 8000ffc:	2000      	movs	r0, #0
 8000ffe:	f7ff fc73 	bl	80008e8 <MOTOR_Update>
		SERVO_Deinit();
 8001002:	f7ff fdf5 	bl	8000bf0 <SERVO_Deinit>
	}

	// FAULT CONDITION - FALLING EDGE
	if (!f && f_p )
 8001006:	1dfb      	adds	r3, r7, #7
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	2201      	movs	r2, #1
 800100c:	4053      	eors	r3, r2
 800100e:	b2db      	uxtb	r3, r3
 8001010:	2b00      	cmp	r3, #0
 8001012:	d005      	beq.n	8001020 <SYSTEM_HandleOutputs+0x6c>
 8001014:	4b0d      	ldr	r3, [pc, #52]	; (800104c <SYSTEM_HandleOutputs+0x98>)
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <SYSTEM_HandleOutputs+0x6c>
	{
		SERVO_Init();
 800101c:	f7ff fd88 	bl	8000b30 <SERVO_Init>
	}

	// NO FAULT
	if (!f)
 8001020:	1dfb      	adds	r3, r7, #7
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	2201      	movs	r2, #1
 8001026:	4053      	eors	r3, r2
 8001028:	b2db      	uxtb	r3, r3
 800102a:	2b00      	cmp	r3, #0
 800102c:	d003      	beq.n	8001036 <SYSTEM_HandleOutputs+0x82>
	{
		SYSTEM_UpdateServo();
 800102e:	f000 f80f 	bl	8001050 <SYSTEM_UpdateServo>
		SYSTEM_UpdateMotors();
 8001032:	f000 f84f 	bl	80010d4 <SYSTEM_UpdateMotors>
	}

	//
	f_p = f;
 8001036:	4b05      	ldr	r3, [pc, #20]	; (800104c <SYSTEM_HandleOutputs+0x98>)
 8001038:	1dfa      	adds	r2, r7, #7
 800103a:	7812      	ldrb	r2, [r2, #0]
 800103c:	701a      	strb	r2, [r3, #0]
}
 800103e:	46c0      	nop			; (mov r8, r8)
 8001040:	46bd      	mov	sp, r7
 8001042:	b002      	add	sp, #8
 8001044:	bd80      	pop	{r7, pc}
 8001046:	46c0      	nop			; (mov r8, r8)
 8001048:	200002ac 	.word	0x200002ac
 800104c:	20000001 	.word	0x20000001

08001050 <SYSTEM_UpdateServo>:

void SYSTEM_UpdateServo (void)
{
 8001050:	b590      	push	{r4, r7, lr}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
	// Extract appropriate data for servo
	RADIO_Data* ptrDataRadio = RADIO_GetDataPtr();
 8001056:	f002 f8ad 	bl	80031b4 <RADIO_GetDataPtr>
 800105a:	0003      	movs	r3, r0
 800105c:	603b      	str	r3, [r7, #0]
	uint16_t servoA = ptrDataRadio->ch[config.chServoA];
 800105e:	4b1c      	ldr	r3, [pc, #112]	; (80010d0 <SYSTEM_UpdateServo+0x80>)
 8001060:	79db      	ldrb	r3, [r3, #7]
 8001062:	683a      	ldr	r2, [r7, #0]
 8001064:	005b      	lsls	r3, r3, #1
 8001066:	18d3      	adds	r3, r2, r3
 8001068:	3302      	adds	r3, #2
 800106a:	2200      	movs	r2, #0
 800106c:	5e9a      	ldrsh	r2, [r3, r2]
 800106e:	1dbb      	adds	r3, r7, #6
 8001070:	801a      	strh	r2, [r3, #0]
	uint16_t servoB = ptrDataRadio->ch[config.chServoB];
 8001072:	4b17      	ldr	r3, [pc, #92]	; (80010d0 <SYSTEM_UpdateServo+0x80>)
 8001074:	7a1b      	ldrb	r3, [r3, #8]
 8001076:	683a      	ldr	r2, [r7, #0]
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	18d3      	adds	r3, r2, r3
 800107c:	3302      	adds	r3, #2
 800107e:	2200      	movs	r2, #0
 8001080:	5e9a      	ldrsh	r2, [r3, r2]
 8001082:	1d3b      	adds	r3, r7, #4
 8001084:	801a      	strh	r2, [r3, #0]

	// Check for channel reverse
	if (config.chServoArev) { servoA = SYSTEM_ReverseRadio(servoA); }
 8001086:	4b12      	ldr	r3, [pc, #72]	; (80010d0 <SYSTEM_UpdateServo+0x80>)
 8001088:	7adb      	ldrb	r3, [r3, #11]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d007      	beq.n	800109e <SYSTEM_UpdateServo+0x4e>
 800108e:	1dbc      	adds	r4, r7, #6
 8001090:	1dbb      	adds	r3, r7, #6
 8001092:	881b      	ldrh	r3, [r3, #0]
 8001094:	0018      	movs	r0, r3
 8001096:	f000 f93d 	bl	8001314 <SYSTEM_ReverseRadio>
 800109a:	0003      	movs	r3, r0
 800109c:	8023      	strh	r3, [r4, #0]
	if (config.chServoBrev) { servoB = SYSTEM_ReverseRadio(servoB); }
 800109e:	4b0c      	ldr	r3, [pc, #48]	; (80010d0 <SYSTEM_UpdateServo+0x80>)
 80010a0:	7b1b      	ldrb	r3, [r3, #12]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d007      	beq.n	80010b6 <SYSTEM_UpdateServo+0x66>
 80010a6:	1d3c      	adds	r4, r7, #4
 80010a8:	1d3b      	adds	r3, r7, #4
 80010aa:	881b      	ldrh	r3, [r3, #0]
 80010ac:	0018      	movs	r0, r3
 80010ae:	f000 f931 	bl	8001314 <SYSTEM_ReverseRadio>
 80010b2:	0003      	movs	r3, r0
 80010b4:	8023      	strh	r3, [r4, #0]

	// Update Servos
	SERVO_Update(servoA, servoB);
 80010b6:	1d3b      	adds	r3, r7, #4
 80010b8:	881a      	ldrh	r2, [r3, #0]
 80010ba:	1dbb      	adds	r3, r7, #6
 80010bc:	881b      	ldrh	r3, [r3, #0]
 80010be:	0011      	movs	r1, r2
 80010c0:	0018      	movs	r0, r3
 80010c2:	f7ff fdc3 	bl	8000c4c <SERVO_Update>
}
 80010c6:	46c0      	nop			; (mov r8, r8)
 80010c8:	46bd      	mov	sp, r7
 80010ca:	b003      	add	sp, #12
 80010cc:	bd90      	pop	{r4, r7, pc}
 80010ce:	46c0      	nop			; (mov r8, r8)
 80010d0:	200002b4 	.word	0x200002b4

080010d4 <SYSTEM_UpdateMotors>:

void SYSTEM_UpdateMotors (void)
{
 80010d4:	b590      	push	{r4, r7, lr}
 80010d6:	b085      	sub	sp, #20
 80010d8:	af00      	add	r7, sp, #0
	// Extract appropriate data for motors
	RADIO_Data* ptrDataRadio = RADIO_GetDataPtr();
 80010da:	f002 f86b 	bl	80031b4 <RADIO_GetDataPtr>
 80010de:	0003      	movs	r3, r0
 80010e0:	60bb      	str	r3, [r7, #8]
	uint16_t driveA = ptrDataRadio->ch[config.chDriveA];
 80010e2:	4b45      	ldr	r3, [pc, #276]	; (80011f8 <SYSTEM_UpdateMotors+0x124>)
 80010e4:	795b      	ldrb	r3, [r3, #5]
 80010e6:	68ba      	ldr	r2, [r7, #8]
 80010e8:	005b      	lsls	r3, r3, #1
 80010ea:	18d3      	adds	r3, r2, r3
 80010ec:	3302      	adds	r3, #2
 80010ee:	2200      	movs	r2, #0
 80010f0:	5e9a      	ldrsh	r2, [r3, r2]
 80010f2:	210e      	movs	r1, #14
 80010f4:	187b      	adds	r3, r7, r1
 80010f6:	801a      	strh	r2, [r3, #0]
	uint16_t driveB = ptrDataRadio->ch[config.chDriveB];
 80010f8:	4b3f      	ldr	r3, [pc, #252]	; (80011f8 <SYSTEM_UpdateMotors+0x124>)
 80010fa:	799b      	ldrb	r3, [r3, #6]
 80010fc:	68ba      	ldr	r2, [r7, #8]
 80010fe:	005b      	lsls	r3, r3, #1
 8001100:	18d3      	adds	r3, r2, r3
 8001102:	3302      	adds	r3, #2
 8001104:	2200      	movs	r2, #0
 8001106:	5e9a      	ldrsh	r2, [r3, r2]
 8001108:	230c      	movs	r3, #12
 800110a:	18fb      	adds	r3, r7, r3
 800110c:	801a      	strh	r2, [r3, #0]

	// Check for channel reverse
	if (config.chDriveArev) { driveA = SYSTEM_ReverseRadio(driveA); }
 800110e:	4b3a      	ldr	r3, [pc, #232]	; (80011f8 <SYSTEM_UpdateMotors+0x124>)
 8001110:	7a5b      	ldrb	r3, [r3, #9]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d007      	beq.n	8001126 <SYSTEM_UpdateMotors+0x52>
 8001116:	187c      	adds	r4, r7, r1
 8001118:	187b      	adds	r3, r7, r1
 800111a:	881b      	ldrh	r3, [r3, #0]
 800111c:	0018      	movs	r0, r3
 800111e:	f000 f8f9 	bl	8001314 <SYSTEM_ReverseRadio>
 8001122:	0003      	movs	r3, r0
 8001124:	8023      	strh	r3, [r4, #0]
	if (config.chDriveBrev) { driveB = SYSTEM_ReverseRadio(driveB); }
 8001126:	4b34      	ldr	r3, [pc, #208]	; (80011f8 <SYSTEM_UpdateMotors+0x124>)
 8001128:	7a9b      	ldrb	r3, [r3, #10]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d008      	beq.n	8001140 <SYSTEM_UpdateMotors+0x6c>
 800112e:	230c      	movs	r3, #12
 8001130:	18fc      	adds	r4, r7, r3
 8001132:	18fb      	adds	r3, r7, r3
 8001134:	881b      	ldrh	r3, [r3, #0]
 8001136:	0018      	movs	r0, r3
 8001138:	f000 f8ec 	bl	8001314 <SYSTEM_ReverseRadio>
 800113c:	0003      	movs	r3, r0
 800113e:	8023      	strh	r3, [r4, #0]

	if (driveA && driveB)
 8001140:	220e      	movs	r2, #14
 8001142:	18bb      	adds	r3, r7, r2
 8001144:	881b      	ldrh	r3, [r3, #0]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d04c      	beq.n	80011e4 <SYSTEM_UpdateMotors+0x110>
 800114a:	230c      	movs	r3, #12
 800114c:	18fb      	adds	r3, r7, r3
 800114e:	881b      	ldrh	r3, [r3, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d047      	beq.n	80011e4 <SYSTEM_UpdateMotors+0x110>
	{
		// Check for channel reverse
		if (config.chDriveArev) { driveA = SYSTEM_ReverseRadio(driveA); }
 8001154:	4b28      	ldr	r3, [pc, #160]	; (80011f8 <SYSTEM_UpdateMotors+0x124>)
 8001156:	7a5b      	ldrb	r3, [r3, #9]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d007      	beq.n	800116c <SYSTEM_UpdateMotors+0x98>
 800115c:	18bc      	adds	r4, r7, r2
 800115e:	18bb      	adds	r3, r7, r2
 8001160:	881b      	ldrh	r3, [r3, #0]
 8001162:	0018      	movs	r0, r3
 8001164:	f000 f8d6 	bl	8001314 <SYSTEM_ReverseRadio>
 8001168:	0003      	movs	r3, r0
 800116a:	8023      	strh	r3, [r4, #0]
		if (config.chDriveBrev) { driveB = SYSTEM_ReverseRadio(driveB); }
 800116c:	4b22      	ldr	r3, [pc, #136]	; (80011f8 <SYSTEM_UpdateMotors+0x124>)
 800116e:	7a9b      	ldrb	r3, [r3, #10]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d008      	beq.n	8001186 <SYSTEM_UpdateMotors+0xb2>
 8001174:	230c      	movs	r3, #12
 8001176:	18fc      	adds	r4, r7, r3
 8001178:	18fb      	adds	r3, r7, r3
 800117a:	881b      	ldrh	r3, [r3, #0]
 800117c:	0018      	movs	r0, r3
 800117e:	f000 f8c9 	bl	8001314 <SYSTEM_ReverseRadio>
 8001182:	0003      	movs	r3, r0
 8001184:	8023      	strh	r3, [r4, #0]

		// Mix channels for Arcade drive mode
		if (config.mode == ARCADE)
 8001186:	4b1c      	ldr	r3, [pc, #112]	; (80011f8 <SYSTEM_UpdateMotors+0x124>)
 8001188:	791b      	ldrb	r3, [r3, #4]
 800118a:	2b01      	cmp	r3, #1
 800118c:	d117      	bne.n	80011be <SYSTEM_UpdateMotors+0xea>
		{
			int32_t dA = driveA - (RADIO_CENTER - driveB);
 800118e:	200e      	movs	r0, #14
 8001190:	183b      	adds	r3, r7, r0
 8001192:	881a      	ldrh	r2, [r3, #0]
 8001194:	240c      	movs	r4, #12
 8001196:	193b      	adds	r3, r7, r4
 8001198:	881b      	ldrh	r3, [r3, #0]
 800119a:	4918      	ldr	r1, [pc, #96]	; (80011fc <SYSTEM_UpdateMotors+0x128>)
 800119c:	1acb      	subs	r3, r1, r3
 800119e:	1ad3      	subs	r3, r2, r3
 80011a0:	607b      	str	r3, [r7, #4]
			int32_t dB = driveA + (RADIO_CENTER - driveB);
 80011a2:	183b      	adds	r3, r7, r0
 80011a4:	881a      	ldrh	r2, [r3, #0]
 80011a6:	193b      	adds	r3, r7, r4
 80011a8:	881b      	ldrh	r3, [r3, #0]
 80011aa:	4914      	ldr	r1, [pc, #80]	; (80011fc <SYSTEM_UpdateMotors+0x128>)
 80011ac:	1acb      	subs	r3, r1, r3
 80011ae:	18d3      	adds	r3, r2, r3
 80011b0:	603b      	str	r3, [r7, #0]
			driveA = (uint16_t)dA;
 80011b2:	183b      	adds	r3, r7, r0
 80011b4:	687a      	ldr	r2, [r7, #4]
 80011b6:	801a      	strh	r2, [r3, #0]
			driveB = (uint16_t)dB;
 80011b8:	193b      	adds	r3, r7, r4
 80011ba:	683a      	ldr	r2, [r7, #0]
 80011bc:	801a      	strh	r2, [r3, #0]
		}
		MOTOR_Update( SYSTEM_RadioToMotor(driveA), SYSTEM_RadioToMotor(driveB) );
 80011be:	230e      	movs	r3, #14
 80011c0:	18fb      	adds	r3, r7, r3
 80011c2:	881b      	ldrh	r3, [r3, #0]
 80011c4:	0018      	movs	r0, r3
 80011c6:	f000 f877 	bl	80012b8 <SYSTEM_RadioToMotor>
 80011ca:	0004      	movs	r4, r0
 80011cc:	230c      	movs	r3, #12
 80011ce:	18fb      	adds	r3, r7, r3
 80011d0:	881b      	ldrh	r3, [r3, #0]
 80011d2:	0018      	movs	r0, r3
 80011d4:	f000 f870 	bl	80012b8 <SYSTEM_RadioToMotor>
 80011d8:	0003      	movs	r3, r0
 80011da:	0019      	movs	r1, r3
 80011dc:	0020      	movs	r0, r4
 80011de:	f7ff fb83 	bl	80008e8 <MOTOR_Update>
 80011e2:	e004      	b.n	80011ee <SYSTEM_UpdateMotors+0x11a>
	}
	else
	{
		MOTOR_Update(MOTOR_OFF, MOTOR_OFF);
 80011e4:	2100      	movs	r1, #0
 80011e6:	2000      	movs	r0, #0
 80011e8:	f7ff fb7e 	bl	80008e8 <MOTOR_Update>
	}
}
 80011ec:	46c0      	nop			; (mov r8, r8)
 80011ee:	46c0      	nop			; (mov r8, r8)
 80011f0:	46bd      	mov	sp, r7
 80011f2:	b005      	add	sp, #20
 80011f4:	bd90      	pop	{r4, r7, pc}
 80011f6:	46c0      	nop			; (mov r8, r8)
 80011f8:	200002b4 	.word	0x200002b4
 80011fc:	000005dc 	.word	0x000005dc

08001200 <SYSTEM_VerifyConfig>:

void SYSTEM_VerifyConfig (void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
	if ((config.hashA != CONFIG_HASH_A) || (config.hashB != CONFIG_HASH_B))
 8001204:	4b1e      	ldr	r3, [pc, #120]	; (8001280 <SYSTEM_VerifyConfig+0x80>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a1e      	ldr	r2, [pc, #120]	; (8001284 <SYSTEM_VerifyConfig+0x84>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d104      	bne.n	8001218 <SYSTEM_VerifyConfig+0x18>
 800120e:	4b1c      	ldr	r3, [pc, #112]	; (8001280 <SYSTEM_VerifyConfig+0x80>)
 8001210:	699b      	ldr	r3, [r3, #24]
 8001212:	4a1d      	ldr	r2, [pc, #116]	; (8001288 <SYSTEM_VerifyConfig+0x88>)
 8001214:	4293      	cmp	r3, r2
 8001216:	d02f      	beq.n	8001278 <SYSTEM_VerifyConfig+0x78>
	{
		config.hashA = 				CONFIG_HASH_A;
 8001218:	4b19      	ldr	r3, [pc, #100]	; (8001280 <SYSTEM_VerifyConfig+0x80>)
 800121a:	4a1a      	ldr	r2, [pc, #104]	; (8001284 <SYSTEM_VerifyConfig+0x84>)
 800121c:	601a      	str	r2, [r3, #0]
		config.mode = 				TANK;
 800121e:	4b18      	ldr	r3, [pc, #96]	; (8001280 <SYSTEM_VerifyConfig+0x80>)
 8001220:	2200      	movs	r2, #0
 8001222:	711a      	strb	r2, [r3, #4]
		config.chDriveA = 			IP1;
 8001224:	4b16      	ldr	r3, [pc, #88]	; (8001280 <SYSTEM_VerifyConfig+0x80>)
 8001226:	2200      	movs	r2, #0
 8001228:	715a      	strb	r2, [r3, #5]
		config.chDriveArev = 		false;
 800122a:	4b15      	ldr	r3, [pc, #84]	; (8001280 <SYSTEM_VerifyConfig+0x80>)
 800122c:	2200      	movs	r2, #0
 800122e:	725a      	strb	r2, [r3, #9]
		config.chDriveB = 			IP2;
 8001230:	4b13      	ldr	r3, [pc, #76]	; (8001280 <SYSTEM_VerifyConfig+0x80>)
 8001232:	2201      	movs	r2, #1
 8001234:	719a      	strb	r2, [r3, #6]
		config.chDriveBrev = 		false;
 8001236:	4b12      	ldr	r3, [pc, #72]	; (8001280 <SYSTEM_VerifyConfig+0x80>)
 8001238:	2200      	movs	r2, #0
 800123a:	729a      	strb	r2, [r3, #10]
		config.chServoA = 			IP3;
 800123c:	4b10      	ldr	r3, [pc, #64]	; (8001280 <SYSTEM_VerifyConfig+0x80>)
 800123e:	2202      	movs	r2, #2
 8001240:	71da      	strb	r2, [r3, #7]
		config.chServoArev =		false;
 8001242:	4b0f      	ldr	r3, [pc, #60]	; (8001280 <SYSTEM_VerifyConfig+0x80>)
 8001244:	2200      	movs	r2, #0
 8001246:	72da      	strb	r2, [r3, #11]
		config.chServoB = 			IP4;
 8001248:	4b0d      	ldr	r3, [pc, #52]	; (8001280 <SYSTEM_VerifyConfig+0x80>)
 800124a:	2203      	movs	r2, #3
 800124c:	721a      	strb	r2, [r3, #8]
		config.chServoBrev = 		false;
 800124e:	4b0c      	ldr	r3, [pc, #48]	; (8001280 <SYSTEM_VerifyConfig+0x80>)
 8001250:	2200      	movs	r2, #0
 8001252:	731a      	strb	r2, [r3, #12]
		config.radio.Baud_SBUS = 	SBUS_BAUD;
 8001254:	4b0a      	ldr	r3, [pc, #40]	; (8001280 <SYSTEM_VerifyConfig+0x80>)
 8001256:	4a0d      	ldr	r2, [pc, #52]	; (800128c <SYSTEM_VerifyConfig+0x8c>)
 8001258:	611a      	str	r2, [r3, #16]
		config.radio.Protocol =		PWM;
 800125a:	4b09      	ldr	r3, [pc, #36]	; (8001280 <SYSTEM_VerifyConfig+0x80>)
 800125c:	2203      	movs	r2, #3
 800125e:	751a      	strb	r2, [r3, #20]
		config.hashB = 				CONFIG_HASH_B;
 8001260:	4b07      	ldr	r3, [pc, #28]	; (8001280 <SYSTEM_VerifyConfig+0x80>)
 8001262:	4a09      	ldr	r2, [pc, #36]	; (8001288 <SYSTEM_VerifyConfig+0x88>)
 8001264:	619a      	str	r2, [r3, #24]

		EEPROM_Write(EEPROM_OFFSET, &config, sizeof(config));
 8001266:	4b06      	ldr	r3, [pc, #24]	; (8001280 <SYSTEM_VerifyConfig+0x80>)
 8001268:	221c      	movs	r2, #28
 800126a:	0019      	movs	r1, r3
 800126c:	2000      	movs	r0, #0
 800126e:	f002 fd1b 	bl	8003ca8 <EEPROM_Write>
		LED_nPulse(5);
 8001272:	2005      	movs	r0, #5
 8001274:	f7ff fa8b 	bl	800078e <LED_nPulse>
	}
}
 8001278:	46c0      	nop			; (mov r8, r8)
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	46c0      	nop			; (mov r8, r8)
 8001280:	200002b4 	.word	0x200002b4
 8001284:	7be13336 	.word	0x7be13336
 8001288:	8761d60e 	.word	0x8761d60e
 800128c:	000186a0 	.word	0x000186a0

08001290 <SYSTEM_GetBatteryVoltage>:

uint32_t SYSTEM_GetBatteryVoltage (void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
	uint32_t ain = ADC_Read(BATTERY_CHANNEL);
 8001296:	2080      	movs	r0, #128	; 0x80
 8001298:	f002 fad2 	bl	8003840 <ADC_Read>
 800129c:	0003      	movs	r3, r0
 800129e:	607b      	str	r3, [r7, #4]
	return AIN_AinToDivider(ain, BATTERY_DET_RLOW, BATTERY_DET_RHIGH);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2264      	movs	r2, #100	; 0x64
 80012a4:	2112      	movs	r1, #18
 80012a6:	0018      	movs	r0, r3
 80012a8:	f002 faf0 	bl	800388c <AIN_AinToDivider>
 80012ac:	0003      	movs	r3, r0
}
 80012ae:	0018      	movs	r0, r3
 80012b0:	46bd      	mov	sp, r7
 80012b2:	b002      	add	sp, #8
 80012b4:	bd80      	pop	{r7, pc}
	...

080012b8 <SYSTEM_RadioToMotor>:

int32_t SYSTEM_RadioToMotor (uint16_t radio)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	0002      	movs	r2, r0
 80012c0:	1dbb      	adds	r3, r7, #6
 80012c2:	801a      	strh	r2, [r3, #0]
	if (radio > RADIO_MAX) {
 80012c4:	1dbb      	adds	r3, r7, #6
 80012c6:	881a      	ldrh	r2, [r3, #0]
 80012c8:	23fa      	movs	r3, #250	; 0xfa
 80012ca:	00db      	lsls	r3, r3, #3
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d904      	bls.n	80012da <SYSTEM_RadioToMotor+0x22>
		radio = RADIO_MAX;
 80012d0:	1dbb      	adds	r3, r7, #6
 80012d2:	22fa      	movs	r2, #250	; 0xfa
 80012d4:	00d2      	lsls	r2, r2, #3
 80012d6:	801a      	strh	r2, [r3, #0]
 80012d8:	e009      	b.n	80012ee <SYSTEM_RadioToMotor+0x36>
	} else if (radio < RADIO_MIN) {
 80012da:	1dbb      	adds	r3, r7, #6
 80012dc:	881a      	ldrh	r2, [r3, #0]
 80012de:	23fa      	movs	r3, #250	; 0xfa
 80012e0:	009b      	lsls	r3, r3, #2
 80012e2:	429a      	cmp	r2, r3
 80012e4:	d203      	bcs.n	80012ee <SYSTEM_RadioToMotor+0x36>
		radio = RADIO_MIN;
 80012e6:	1dbb      	adds	r3, r7, #6
 80012e8:	22fa      	movs	r2, #250	; 0xfa
 80012ea:	0092      	lsls	r2, r2, #2
 80012ec:	801a      	strh	r2, [r3, #0]
	}

	return (((int32_t)radio - RADIO_CENTER) * MOTOR_MAX) / RADIO_HALFSCALE;
 80012ee:	1dbb      	adds	r3, r7, #6
 80012f0:	881b      	ldrh	r3, [r3, #0]
 80012f2:	4a07      	ldr	r2, [pc, #28]	; (8001310 <SYSTEM_RadioToMotor+0x58>)
 80012f4:	4694      	mov	ip, r2
 80012f6:	4463      	add	r3, ip
 80012f8:	021b      	lsls	r3, r3, #8
 80012fa:	22fa      	movs	r2, #250	; 0xfa
 80012fc:	0051      	lsls	r1, r2, #1
 80012fe:	0018      	movs	r0, r3
 8001300:	f7fe ff8c 	bl	800021c <__divsi3>
 8001304:	0003      	movs	r3, r0
}
 8001306:	0018      	movs	r0, r3
 8001308:	46bd      	mov	sp, r7
 800130a:	b002      	add	sp, #8
 800130c:	bd80      	pop	{r7, pc}
 800130e:	46c0      	nop			; (mov r8, r8)
 8001310:	fffffa24 	.word	0xfffffa24

08001314 <SYSTEM_ReverseRadio>:

uint16_t SYSTEM_ReverseRadio (uint16_t radio)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	0002      	movs	r2, r0
 800131c:	1dbb      	adds	r3, r7, #6
 800131e:	801a      	strh	r2, [r3, #0]
	return ((2 * RADIO_CENTER) - radio);
 8001320:	1dbb      	adds	r3, r7, #6
 8001322:	881b      	ldrh	r3, [r3, #0]
 8001324:	4a03      	ldr	r2, [pc, #12]	; (8001334 <SYSTEM_ReverseRadio+0x20>)
 8001326:	1ad3      	subs	r3, r2, r3
 8001328:	b29b      	uxth	r3, r3
}
 800132a:	0018      	movs	r0, r3
 800132c:	46bd      	mov	sp, r7
 800132e:	b002      	add	sp, #8
 8001330:	bd80      	pop	{r7, pc}
 8001332:	46c0      	nop			; (mov r8, r8)
 8001334:	00000bb8 	.word	0x00000bb8

08001338 <SYSTEM_UpdateCalibration>:


//////////////////////////////////////////////////////////////////////////////////////////////////////////////

void SYSTEM_UpdateCalibration (void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b088      	sub	sp, #32
 800133c:	af00      	add	r7, sp, #0
	// DISABLE ALL OUTPUTS
	MOTOR_Update(MOTOR_OFF, MOTOR_OFF);
 800133e:	2100      	movs	r1, #0
 8001340:	2000      	movs	r0, #0
 8001342:	f7ff fad1 	bl	80008e8 <MOTOR_Update>
	SERVO_Deinit();
 8001346:	f7ff fc53 	bl	8000bf0 <SERVO_Deinit>

	// CREATE LOCAL VARIABLE TO ASSIST IN CALIBRATION
	SYSTEM_Config c;

	//
	RADIO_Detect(&c.radio);
 800134a:	1d3b      	adds	r3, r7, #4
 800134c:	3310      	adds	r3, #16
 800134e:	0018      	movs	r0, r3
 8001350:	f001 fe20 	bl	8002f94 <RADIO_Detect>
	RADIO_Init(&c.radio);
 8001354:	1d3b      	adds	r3, r7, #4
 8001356:	3310      	adds	r3, #16
 8001358:	0018      	movs	r0, r3
 800135a:	f001 fe77 	bl	800304c <RADIO_Init>

	//
	SYSTEM_CalibrateSampleChannelZero();
 800135e:	f000 f8a9 	bl	80014b4 <SYSTEM_CalibrateSampleChannelZero>

	//
	LED_GreenON();
 8001362:	f7ff f9b1 	bl	80006c8 <LED_GreenON>
	LED_RedON();
 8001366:	f7ff f9bd 	bl	80006e4 <LED_RedON>
	SYSTEM_WaitForInput();
 800136a:	f000 fccd 	bl	8001d08 <SYSTEM_WaitForInput>


	// TURN ON LEDS TO TELL OPERATOR CALIBRATION IS STARTING
	LED_nPulse(2);
 800136e:	2002      	movs	r0, #2
 8001370:	f7ff fa0d 	bl	800078e <LED_nPulse>
	LED_GreenON();
 8001374:	f7ff f9a8 	bl	80006c8 <LED_GreenON>
	LED_RedON();
 8001378:	f7ff f9b4 	bl	80006e4 <LED_RedON>
	SYSTEM_CalibrateMotorSameDirection(&c);
 800137c:	1d3b      	adds	r3, r7, #4
 800137e:	0018      	movs	r0, r3
 8001380:	f000 f8d4 	bl	800152c <SYSTEM_CalibrateMotorSameDirection>
	LED_RedOFF();
 8001384:	f7ff f9ca 	bl	800071c <LED_RedOFF>
	LED_GreenOFF();
 8001388:	f7ff f9ba 	bl	8000700 <LED_GreenOFF>

	//
	SYSTEM_WaitForResetInputsAll();
 800138c:	f000 fc06 	bl	8001b9c <SYSTEM_WaitForResetInputsAll>
	CORE_Delay(CALIBRATION_TEST_DELAY);
 8001390:	23fa      	movs	r3, #250	; 0xfa
 8001392:	00db      	lsls	r3, r3, #3
 8001394:	0018      	movs	r0, r3
 8001396:	f002 fbeb 	bl	8003b70 <CORE_Delay>

	//
	LED_GreenON();
 800139a:	f7ff f995 	bl	80006c8 <LED_GreenON>
	LED_RedON();
 800139e:	f7ff f9a1 	bl	80006e4 <LED_RedON>
	SYSTEM_CalibrateMotorOppositeDirection(&c);
 80013a2:	1d3b      	adds	r3, r7, #4
 80013a4:	0018      	movs	r0, r3
 80013a6:	f000 f9a7 	bl	80016f8 <SYSTEM_CalibrateMotorOppositeDirection>
	LED_RedOFF();
 80013aa:	f7ff f9b7 	bl	800071c <LED_RedOFF>
	LED_GreenOFF();
 80013ae:	f7ff f9a7 	bl	8000700 <LED_GreenOFF>

	//
	SYSTEM_WaitForResetInputsAll();
 80013b2:	f000 fbf3 	bl	8001b9c <SYSTEM_WaitForResetInputsAll>
	CORE_Delay(CALIBRATION_TEST_DELAY);
 80013b6:	23fa      	movs	r3, #250	; 0xfa
 80013b8:	00db      	lsls	r3, r3, #3
 80013ba:	0018      	movs	r0, r3
 80013bc:	f002 fbd8 	bl	8003b70 <CORE_Delay>

	// TURN ON LEDS TO TELL OPERATOR CALIBRATION IS STARTING
	LED_GreenON();
 80013c0:	f7ff f982 	bl	80006c8 <LED_GreenON>
	LED_RedON();
 80013c4:	f7ff f98e 	bl	80006e4 <LED_RedON>
	SYSTEM_CalibrateServoA(&c);
 80013c8:	1d3b      	adds	r3, r7, #4
 80013ca:	0018      	movs	r0, r3
 80013cc:	f000 faee 	bl	80019ac <SYSTEM_CalibrateServoA>
	LED_RedOFF();
 80013d0:	f7ff f9a4 	bl	800071c <LED_RedOFF>
	LED_GreenOFF();
 80013d4:	f7ff f994 	bl	8000700 <LED_GreenOFF>

	// WAIT FOR INPUTS TO FALL BACK TO ZERO REFERENCE
	SYSTEM_WaitForResetInputsServo(&c);
 80013d8:	1d3b      	adds	r3, r7, #4
 80013da:	0018      	movs	r0, r3
 80013dc:	f000 fc2e 	bl	8001c3c <SYSTEM_WaitForResetInputsServo>
	CORE_Delay(CALIBRATION_TEST_DELAY);
 80013e0:	23fa      	movs	r3, #250	; 0xfa
 80013e2:	00db      	lsls	r3, r3, #3
 80013e4:	0018      	movs	r0, r3
 80013e6:	f002 fbc3 	bl	8003b70 <CORE_Delay>

	// TURN ON LEDS TO TELL OPERATOR CALIBRATION IS STARTING
	LED_GreenON();
 80013ea:	f7ff f96d 	bl	80006c8 <LED_GreenON>
	LED_RedON();
 80013ee:	f7ff f979 	bl	80006e4 <LED_RedON>
	SYSTEM_CalibrateServoB(&c);
 80013f2:	1d3b      	adds	r3, r7, #4
 80013f4:	0018      	movs	r0, r3
 80013f6:	f000 fb55 	bl	8001aa4 <SYSTEM_CalibrateServoB>
	LED_RedOFF();
 80013fa:	f7ff f98f 	bl	800071c <LED_RedOFF>
	LED_GreenOFF();
 80013fe:	f7ff f97f 	bl	8000700 <LED_GreenOFF>

	// WAIT FOR INPUTS TO FALL BACK TO ZERO REFERENCE
	SYSTEM_WaitForResetInputsServo(&c);
 8001402:	1d3b      	adds	r3, r7, #4
 8001404:	0018      	movs	r0, r3
 8001406:	f000 fc19 	bl	8001c3c <SYSTEM_WaitForResetInputsServo>
	CORE_Delay(CALIBRATION_TEST_DELAY);
 800140a:	23fa      	movs	r3, #250	; 0xfa
 800140c:	00db      	lsls	r3, r3, #3
 800140e:	0018      	movs	r0, r3
 8001410:	f002 fbae 	bl	8003b70 <CORE_Delay>

	// WRITE NEW CONFIG TO EEPROM
	config.chDriveA 		= c.chDriveA;
 8001414:	1d3b      	adds	r3, r7, #4
 8001416:	795a      	ldrb	r2, [r3, #5]
 8001418:	4b23      	ldr	r3, [pc, #140]	; (80014a8 <SYSTEM_UpdateCalibration+0x170>)
 800141a:	715a      	strb	r2, [r3, #5]
	config.chDriveArev 		= c.chDriveArev;
 800141c:	1d3b      	adds	r3, r7, #4
 800141e:	7a5a      	ldrb	r2, [r3, #9]
 8001420:	4b21      	ldr	r3, [pc, #132]	; (80014a8 <SYSTEM_UpdateCalibration+0x170>)
 8001422:	725a      	strb	r2, [r3, #9]
	config.chDriveB 		= c.chDriveB;
 8001424:	1d3b      	adds	r3, r7, #4
 8001426:	799a      	ldrb	r2, [r3, #6]
 8001428:	4b1f      	ldr	r3, [pc, #124]	; (80014a8 <SYSTEM_UpdateCalibration+0x170>)
 800142a:	719a      	strb	r2, [r3, #6]
	config.chDriveBrev 		= c.chDriveBrev;
 800142c:	1d3b      	adds	r3, r7, #4
 800142e:	7a9a      	ldrb	r2, [r3, #10]
 8001430:	4b1d      	ldr	r3, [pc, #116]	; (80014a8 <SYSTEM_UpdateCalibration+0x170>)
 8001432:	729a      	strb	r2, [r3, #10]
	config.chServoA 		= c.chServoA;
 8001434:	1d3b      	adds	r3, r7, #4
 8001436:	79da      	ldrb	r2, [r3, #7]
 8001438:	4b1b      	ldr	r3, [pc, #108]	; (80014a8 <SYSTEM_UpdateCalibration+0x170>)
 800143a:	71da      	strb	r2, [r3, #7]
	config.chServoArev 		= c.chServoArev;
 800143c:	1d3b      	adds	r3, r7, #4
 800143e:	7ada      	ldrb	r2, [r3, #11]
 8001440:	4b19      	ldr	r3, [pc, #100]	; (80014a8 <SYSTEM_UpdateCalibration+0x170>)
 8001442:	72da      	strb	r2, [r3, #11]
	config.chServoB 		= c.chServoB;
 8001444:	1d3b      	adds	r3, r7, #4
 8001446:	7a1a      	ldrb	r2, [r3, #8]
 8001448:	4b17      	ldr	r3, [pc, #92]	; (80014a8 <SYSTEM_UpdateCalibration+0x170>)
 800144a:	721a      	strb	r2, [r3, #8]
	config.chServoBrev 		= c.chServoBrev;
 800144c:	1d3b      	adds	r3, r7, #4
 800144e:	7b1a      	ldrb	r2, [r3, #12]
 8001450:	4b15      	ldr	r3, [pc, #84]	; (80014a8 <SYSTEM_UpdateCalibration+0x170>)
 8001452:	731a      	strb	r2, [r3, #12]
	config.mode 			= c.mode;
 8001454:	1d3b      	adds	r3, r7, #4
 8001456:	791a      	ldrb	r2, [r3, #4]
 8001458:	4b13      	ldr	r3, [pc, #76]	; (80014a8 <SYSTEM_UpdateCalibration+0x170>)
 800145a:	711a      	strb	r2, [r3, #4]
	config.radio.Protocol 	= c.radio.Protocol;
 800145c:	1d3b      	adds	r3, r7, #4
 800145e:	7d1a      	ldrb	r2, [r3, #20]
 8001460:	4b11      	ldr	r3, [pc, #68]	; (80014a8 <SYSTEM_UpdateCalibration+0x170>)
 8001462:	751a      	strb	r2, [r3, #20]
	config.radio.Baud_SBUS	= c.radio.Baud_SBUS;
 8001464:	1d3b      	adds	r3, r7, #4
 8001466:	691a      	ldr	r2, [r3, #16]
 8001468:	4b0f      	ldr	r3, [pc, #60]	; (80014a8 <SYSTEM_UpdateCalibration+0x170>)
 800146a:	611a      	str	r2, [r3, #16]
	config.hashA 			= CONFIG_HASH_A;
 800146c:	4b0e      	ldr	r3, [pc, #56]	; (80014a8 <SYSTEM_UpdateCalibration+0x170>)
 800146e:	4a0f      	ldr	r2, [pc, #60]	; (80014ac <SYSTEM_UpdateCalibration+0x174>)
 8001470:	601a      	str	r2, [r3, #0]
	config.hashB 			= CONFIG_HASH_B;
 8001472:	4b0d      	ldr	r3, [pc, #52]	; (80014a8 <SYSTEM_UpdateCalibration+0x170>)
 8001474:	4a0e      	ldr	r2, [pc, #56]	; (80014b0 <SYSTEM_UpdateCalibration+0x178>)
 8001476:	619a      	str	r2, [r3, #24]
	EEPROM_Write(EEPROM_OFFSET, &config, sizeof(config));
 8001478:	4b0b      	ldr	r3, [pc, #44]	; (80014a8 <SYSTEM_UpdateCalibration+0x170>)
 800147a:	221c      	movs	r2, #28
 800147c:	0019      	movs	r1, r3
 800147e:	2000      	movs	r0, #0
 8001480:	f002 fc12 	bl	8003ca8 <EEPROM_Write>

	// PULSE LED TO LET USER KNOW SUCCESSFUL
	LED_nPulse (5);
 8001484:	2005      	movs	r0, #5
 8001486:	f7ff f982 	bl	800078e <LED_nPulse>
	LED_RedOFF();
 800148a:	f7ff f947 	bl	800071c <LED_RedOFF>
	LED_GreenOFF();
 800148e:	f7ff f937 	bl	8000700 <LED_GreenOFF>

	// Reinitialize Outputs
	MOTOR_Update(MOTOR_OFF, MOTOR_OFF);
 8001492:	2100      	movs	r1, #0
 8001494:	2000      	movs	r0, #0
 8001496:	f7ff fa27 	bl	80008e8 <MOTOR_Update>
	SERVO_Init();
 800149a:	f7ff fb49 	bl	8000b30 <SERVO_Init>
}
 800149e:	46c0      	nop			; (mov r8, r8)
 80014a0:	46bd      	mov	sp, r7
 80014a2:	b008      	add	sp, #32
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	46c0      	nop			; (mov r8, r8)
 80014a8:	200002b4 	.word	0x200002b4
 80014ac:	7be13336 	.word	0x7be13336
 80014b0:	8761d60e 	.word	0x8761d60e

080014b4 <SYSTEM_CalibrateSampleChannelZero>:

void SYSTEM_CalibrateSampleChannelZero (void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
	// Initialize Function Variables
	RADIO_Data * ptrDataRadio = RADIO_GetDataPtr();
 80014ba:	f001 fe7b 	bl	80031b4 <RADIO_GetDataPtr>
 80014be:	0003      	movs	r3, r0
 80014c0:	60bb      	str	r3, [r7, #8]

	// Update Radio Inputs
	uint32_t tick = CORE_GetTick();
 80014c2:	f7ff fc39 	bl	8000d38 <CORE_GetTick>
 80014c6:	0003      	movs	r3, r0
 80014c8:	607b      	str	r3, [r7, #4]
	while (100 > CORE_GetTick() - tick) { RADIO_Update(); }
 80014ca:	e001      	b.n	80014d0 <SYSTEM_CalibrateSampleChannelZero+0x1c>
 80014cc:	f001 fe0e 	bl	80030ec <RADIO_Update>
 80014d0:	f7ff fc32 	bl	8000d38 <CORE_GetTick>
 80014d4:	0002      	movs	r2, r0
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	1ad3      	subs	r3, r2, r3
 80014da:	2b63      	cmp	r3, #99	; 0x63
 80014dc:	d9f6      	bls.n	80014cc <SYSTEM_CalibrateSampleChannelZero+0x18>

	// Sample All Radio Inputs
	for (uint8_t i = 0; i < ptrDataRadio->ch_num; i++)
 80014de:	230f      	movs	r3, #15
 80014e0:	18fb      	adds	r3, r7, r3
 80014e2:	2200      	movs	r2, #0
 80014e4:	701a      	strb	r2, [r3, #0]
 80014e6:	e013      	b.n	8001510 <SYSTEM_CalibrateSampleChannelZero+0x5c>
	{
		channelZero[i] = ptrDataRadio->ch[i];
 80014e8:	200f      	movs	r0, #15
 80014ea:	183b      	adds	r3, r7, r0
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	68ba      	ldr	r2, [r7, #8]
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	18d3      	adds	r3, r2, r3
 80014f4:	3302      	adds	r3, #2
 80014f6:	2100      	movs	r1, #0
 80014f8:	5e59      	ldrsh	r1, [r3, r1]
 80014fa:	183b      	adds	r3, r7, r0
 80014fc:	781a      	ldrb	r2, [r3, #0]
 80014fe:	b289      	uxth	r1, r1
 8001500:	4b09      	ldr	r3, [pc, #36]	; (8001528 <SYSTEM_CalibrateSampleChannelZero+0x74>)
 8001502:	0052      	lsls	r2, r2, #1
 8001504:	52d1      	strh	r1, [r2, r3]
	for (uint8_t i = 0; i < ptrDataRadio->ch_num; i++)
 8001506:	183b      	adds	r3, r7, r0
 8001508:	781a      	ldrb	r2, [r3, #0]
 800150a:	183b      	adds	r3, r7, r0
 800150c:	3201      	adds	r2, #1
 800150e:	701a      	strb	r2, [r3, #0]
 8001510:	68bb      	ldr	r3, [r7, #8]
 8001512:	785b      	ldrb	r3, [r3, #1]
 8001514:	220f      	movs	r2, #15
 8001516:	18ba      	adds	r2, r7, r2
 8001518:	7812      	ldrb	r2, [r2, #0]
 800151a:	429a      	cmp	r2, r3
 800151c:	d3e4      	bcc.n	80014e8 <SYSTEM_CalibrateSampleChannelZero+0x34>
	}
}
 800151e:	46c0      	nop			; (mov r8, r8)
 8001520:	46c0      	nop			; (mov r8, r8)
 8001522:	46bd      	mov	sp, r7
 8001524:	b004      	add	sp, #16
 8001526:	bd80      	pop	{r7, pc}
 8001528:	200002d0 	.word	0x200002d0

0800152c <SYSTEM_CalibrateMotorSameDirection>:

void SYSTEM_CalibrateMotorSameDirection (SYSTEM_Config* c)
{
 800152c:	b590      	push	{r4, r7, lr}
 800152e:	b087      	sub	sp, #28
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
	// Initialize Function Variables
	RADIO_Data * ptrDataRadio = RADIO_GetDataPtr();
 8001534:	f001 fe3e 	bl	80031b4 <RADIO_GetDataPtr>
 8001538:	0003      	movs	r3, r0
 800153a:	613b      	str	r3, [r7, #16]

	// JERK THE MOTORS
	MOTOR_Update(MOTOR_MAX, MOTOR_MAX);
 800153c:	2380      	movs	r3, #128	; 0x80
 800153e:	005a      	lsls	r2, r3, #1
 8001540:	2380      	movs	r3, #128	; 0x80
 8001542:	005b      	lsls	r3, r3, #1
 8001544:	0011      	movs	r1, r2
 8001546:	0018      	movs	r0, r3
 8001548:	f7ff f9ce 	bl	80008e8 <MOTOR_Update>
	CORE_Delay(CALIBRATE_MOTORJERK_PERIOD);
 800154c:	23fa      	movs	r3, #250	; 0xfa
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	0018      	movs	r0, r3
 8001552:	f002 fb0d 	bl	8003b70 <CORE_Delay>
	MOTOR_Update(MOTOR_OFF, MOTOR_OFF);
 8001556:	2100      	movs	r1, #0
 8001558:	2000      	movs	r0, #0
 800155a:	f7ff f9c5 	bl	80008e8 <MOTOR_Update>

	// CHECK FOR OPERATOR INPUT
	while (1)
	{
		// Initialize Loop Variables
		uint8_t numSticks = 0;
 800155e:	2317      	movs	r3, #23
 8001560:	18fb      	adds	r3, r7, r3
 8001562:	2200      	movs	r2, #0
 8001564:	701a      	strb	r2, [r3, #0]
		uint32_t tick = CORE_GetTick();
 8001566:	f7ff fbe7 	bl	8000d38 <CORE_GetTick>
 800156a:	0003      	movs	r3, r0
 800156c:	60fb      	str	r3, [r7, #12]

		// Update Radio Inputs
		RADIO_Update();
 800156e:	f001 fdbd 	bl	80030ec <RADIO_Update>

		// Check All Inputs
		for (uint8_t i = 0; i < ptrDataRadio->ch_num; i++)
 8001572:	2316      	movs	r3, #22
 8001574:	18fb      	adds	r3, r7, r3
 8001576:	2200      	movs	r2, #0
 8001578:	701a      	strb	r2, [r3, #0]
 800157a:	e090      	b.n	800169e <SYSTEM_CalibrateMotorSameDirection+0x172>
		{
			// Detect Drive Channel A
			if (numSticks == 0)
 800157c:	2417      	movs	r4, #23
 800157e:	193b      	adds	r3, r7, r4
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d13a      	bne.n	80015fc <SYSTEM_CalibrateMotorSameDirection+0xd0>
			{
				if (ptrDataRadio->ch[i] > (channelZero[i] + CALIBRATE_INPUT_THRESHOLD))
 8001586:	2016      	movs	r0, #22
 8001588:	183b      	adds	r3, r7, r0
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	693a      	ldr	r2, [r7, #16]
 800158e:	005b      	lsls	r3, r3, #1
 8001590:	18d3      	adds	r3, r2, r3
 8001592:	3302      	adds	r3, #2
 8001594:	2200      	movs	r2, #0
 8001596:	5e9b      	ldrsh	r3, [r3, r2]
 8001598:	0019      	movs	r1, r3
 800159a:	183b      	adds	r3, r7, r0
 800159c:	781a      	ldrb	r2, [r3, #0]
 800159e:	4b55      	ldr	r3, [pc, #340]	; (80016f4 <SYSTEM_CalibrateMotorSameDirection+0x1c8>)
 80015a0:	0052      	lsls	r2, r2, #1
 80015a2:	5ad3      	ldrh	r3, [r2, r3]
 80015a4:	33c8      	adds	r3, #200	; 0xc8
 80015a6:	4299      	cmp	r1, r3
 80015a8:	dd0a      	ble.n	80015c0 <SYSTEM_CalibrateMotorSameDirection+0x94>
				{
					c->chDriveA = i;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	183a      	adds	r2, r7, r0
 80015ae:	7812      	ldrb	r2, [r2, #0]
 80015b0:	715a      	strb	r2, [r3, #5]
					c->chDriveArev = false;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2200      	movs	r2, #0
 80015b6:	725a      	strb	r2, [r3, #9]
					numSticks = 1;
 80015b8:	193b      	adds	r3, r7, r4
 80015ba:	2201      	movs	r2, #1
 80015bc:	701a      	strb	r2, [r3, #0]
 80015be:	e068      	b.n	8001692 <SYSTEM_CalibrateMotorSameDirection+0x166>
				}
				else if (ptrDataRadio->ch[i] < (channelZero[i] - CALIBRATE_INPUT_THRESHOLD))
 80015c0:	2016      	movs	r0, #22
 80015c2:	183b      	adds	r3, r7, r0
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	693a      	ldr	r2, [r7, #16]
 80015c8:	005b      	lsls	r3, r3, #1
 80015ca:	18d3      	adds	r3, r2, r3
 80015cc:	3302      	adds	r3, #2
 80015ce:	2200      	movs	r2, #0
 80015d0:	5e9b      	ldrsh	r3, [r3, r2]
 80015d2:	0019      	movs	r1, r3
 80015d4:	183b      	adds	r3, r7, r0
 80015d6:	781a      	ldrb	r2, [r3, #0]
 80015d8:	4b46      	ldr	r3, [pc, #280]	; (80016f4 <SYSTEM_CalibrateMotorSameDirection+0x1c8>)
 80015da:	0052      	lsls	r2, r2, #1
 80015dc:	5ad3      	ldrh	r3, [r2, r3]
 80015de:	3bc8      	subs	r3, #200	; 0xc8
 80015e0:	4299      	cmp	r1, r3
 80015e2:	da56      	bge.n	8001692 <SYSTEM_CalibrateMotorSameDirection+0x166>
				{
					c->chDriveA = i;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	183a      	adds	r2, r7, r0
 80015e8:	7812      	ldrb	r2, [r2, #0]
 80015ea:	715a      	strb	r2, [r3, #5]
					c->chDriveArev = true;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2201      	movs	r2, #1
 80015f0:	725a      	strb	r2, [r3, #9]
					numSticks = 1;
 80015f2:	2317      	movs	r3, #23
 80015f4:	18fb      	adds	r3, r7, r3
 80015f6:	2201      	movs	r2, #1
 80015f8:	701a      	strb	r2, [r3, #0]
 80015fa:	e04a      	b.n	8001692 <SYSTEM_CalibrateMotorSameDirection+0x166>
				}
			}
			// Detect Drive Channel B
			else // if (numSticks >= 1)
			{
				if (ptrDataRadio->ch[i] > (channelZero[i] + CALIBRATE_INPUT_THRESHOLD))
 80015fc:	2016      	movs	r0, #22
 80015fe:	183b      	adds	r3, r7, r0
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	693a      	ldr	r2, [r7, #16]
 8001604:	005b      	lsls	r3, r3, #1
 8001606:	18d3      	adds	r3, r2, r3
 8001608:	3302      	adds	r3, #2
 800160a:	2200      	movs	r2, #0
 800160c:	5e9b      	ldrsh	r3, [r3, r2]
 800160e:	0019      	movs	r1, r3
 8001610:	183b      	adds	r3, r7, r0
 8001612:	781a      	ldrb	r2, [r3, #0]
 8001614:	4b37      	ldr	r3, [pc, #220]	; (80016f4 <SYSTEM_CalibrateMotorSameDirection+0x1c8>)
 8001616:	0052      	lsls	r2, r2, #1
 8001618:	5ad3      	ldrh	r3, [r2, r3]
 800161a:	33c8      	adds	r3, #200	; 0xc8
 800161c:	4299      	cmp	r1, r3
 800161e:	dd13      	ble.n	8001648 <SYSTEM_CalibrateMotorSameDirection+0x11c>
				{
					if (i != c->chDriveA) {
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	795b      	ldrb	r3, [r3, #5]
 8001624:	183a      	adds	r2, r7, r0
 8001626:	7812      	ldrb	r2, [r2, #0]
 8001628:	429a      	cmp	r2, r3
 800162a:	d032      	beq.n	8001692 <SYSTEM_CalibrateMotorSameDirection+0x166>
						c->chDriveB = i;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	183a      	adds	r2, r7, r0
 8001630:	7812      	ldrb	r2, [r2, #0]
 8001632:	719a      	strb	r2, [r3, #6]
						c->chDriveBrev = false;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2200      	movs	r2, #0
 8001638:	729a      	strb	r2, [r3, #10]
						numSticks += 1;
 800163a:	2217      	movs	r2, #23
 800163c:	18bb      	adds	r3, r7, r2
 800163e:	18ba      	adds	r2, r7, r2
 8001640:	7812      	ldrb	r2, [r2, #0]
 8001642:	3201      	adds	r2, #1
 8001644:	701a      	strb	r2, [r3, #0]
 8001646:	e024      	b.n	8001692 <SYSTEM_CalibrateMotorSameDirection+0x166>
					}

				}
				else if (ptrDataRadio->ch[i] < (channelZero[i] - CALIBRATE_INPUT_THRESHOLD))
 8001648:	2016      	movs	r0, #22
 800164a:	183b      	adds	r3, r7, r0
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	693a      	ldr	r2, [r7, #16]
 8001650:	005b      	lsls	r3, r3, #1
 8001652:	18d3      	adds	r3, r2, r3
 8001654:	3302      	adds	r3, #2
 8001656:	2200      	movs	r2, #0
 8001658:	5e9b      	ldrsh	r3, [r3, r2]
 800165a:	0019      	movs	r1, r3
 800165c:	183b      	adds	r3, r7, r0
 800165e:	781a      	ldrb	r2, [r3, #0]
 8001660:	4b24      	ldr	r3, [pc, #144]	; (80016f4 <SYSTEM_CalibrateMotorSameDirection+0x1c8>)
 8001662:	0052      	lsls	r2, r2, #1
 8001664:	5ad3      	ldrh	r3, [r2, r3]
 8001666:	3bc8      	subs	r3, #200	; 0xc8
 8001668:	4299      	cmp	r1, r3
 800166a:	da12      	bge.n	8001692 <SYSTEM_CalibrateMotorSameDirection+0x166>
				{
					if (i != c->chDriveA) {
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	795b      	ldrb	r3, [r3, #5]
 8001670:	183a      	adds	r2, r7, r0
 8001672:	7812      	ldrb	r2, [r2, #0]
 8001674:	429a      	cmp	r2, r3
 8001676:	d00c      	beq.n	8001692 <SYSTEM_CalibrateMotorSameDirection+0x166>
						c->chDriveB = i;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	183a      	adds	r2, r7, r0
 800167c:	7812      	ldrb	r2, [r2, #0]
 800167e:	719a      	strb	r2, [r3, #6]
						c->chDriveBrev = true;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2201      	movs	r2, #1
 8001684:	729a      	strb	r2, [r3, #10]
						numSticks += 1;
 8001686:	2217      	movs	r2, #23
 8001688:	18bb      	adds	r3, r7, r2
 800168a:	18ba      	adds	r2, r7, r2
 800168c:	7812      	ldrb	r2, [r2, #0]
 800168e:	3201      	adds	r2, #1
 8001690:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < ptrDataRadio->ch_num; i++)
 8001692:	2116      	movs	r1, #22
 8001694:	187b      	adds	r3, r7, r1
 8001696:	781a      	ldrb	r2, [r3, #0]
 8001698:	187b      	adds	r3, r7, r1
 800169a:	3201      	adds	r2, #1
 800169c:	701a      	strb	r2, [r3, #0]
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	785b      	ldrb	r3, [r3, #1]
 80016a2:	2216      	movs	r2, #22
 80016a4:	18ba      	adds	r2, r7, r2
 80016a6:	7812      	ldrb	r2, [r2, #0]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	d200      	bcs.n	80016ae <SYSTEM_CalibrateMotorSameDirection+0x182>
 80016ac:	e766      	b.n	800157c <SYSTEM_CalibrateMotorSameDirection+0x50>
				}
			}
		}

		// Check For Break Condition
		if (numSticks == 1) {
 80016ae:	2317      	movs	r3, #23
 80016b0:	18fb      	adds	r3, r7, r3
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d103      	bne.n	80016c0 <SYSTEM_CalibrateMotorSameDirection+0x194>
			c->mode = ARCADE;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2201      	movs	r2, #1
 80016bc:	711a      	strb	r2, [r3, #4]
			break;
 80016be:	e014      	b.n	80016ea <SYSTEM_CalibrateMotorSameDirection+0x1be>
		} else if (numSticks == 2) 	{
 80016c0:	2317      	movs	r3, #23
 80016c2:	18fb      	adds	r3, r7, r3
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	d107      	bne.n	80016da <SYSTEM_CalibrateMotorSameDirection+0x1ae>
			c->mode = TANK;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2200      	movs	r2, #0
 80016ce:	711a      	strb	r2, [r3, #4]
			break;
 80016d0:	e00b      	b.n	80016ea <SYSTEM_CalibrateMotorSameDirection+0x1be>
		}

		while (CALIBRATE_DRIVEINPUT_PERIOD >= CORE_GetTick() - tick)
		{
			RADIO_Update();
 80016d2:	f001 fd0b 	bl	80030ec <RADIO_Update>
			CORE_Idle();
 80016d6:	f002 fa45 	bl	8003b64 <CORE_Idle>
		while (CALIBRATE_DRIVEINPUT_PERIOD >= CORE_GetTick() - tick)
 80016da:	f7ff fb2d 	bl	8000d38 <CORE_GetTick>
 80016de:	0002      	movs	r2, r0
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	1ad3      	subs	r3, r2, r3
 80016e4:	2b64      	cmp	r3, #100	; 0x64
 80016e6:	d9f4      	bls.n	80016d2 <SYSTEM_CalibrateMotorSameDirection+0x1a6>
	{
 80016e8:	e739      	b.n	800155e <SYSTEM_CalibrateMotorSameDirection+0x32>
		}
	}
}
 80016ea:	46c0      	nop			; (mov r8, r8)
 80016ec:	46bd      	mov	sp, r7
 80016ee:	b007      	add	sp, #28
 80016f0:	bd90      	pop	{r4, r7, pc}
 80016f2:	46c0      	nop			; (mov r8, r8)
 80016f4:	200002d0 	.word	0x200002d0

080016f8 <SYSTEM_CalibrateMotorOppositeDirection>:


void SYSTEM_CalibrateMotorOppositeDirection (SYSTEM_Config* c)
{
 80016f8:	b590      	push	{r4, r7, lr}
 80016fa:	b08f      	sub	sp, #60	; 0x3c
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
	// Initialize Function Variables
	RADIO_Data * ptrDataRadio = RADIO_GetDataPtr();
 8001700:	f001 fd58 	bl	80031b4 <RADIO_GetDataPtr>
 8001704:	0003      	movs	r3, r0
 8001706:	62fb      	str	r3, [r7, #44]	; 0x2c

	// JERK THE MOTORS
	MOTOR_Update(-MOTOR_MAX, MOTOR_MAX);
 8001708:	2380      	movs	r3, #128	; 0x80
 800170a:	005b      	lsls	r3, r3, #1
 800170c:	4aa5      	ldr	r2, [pc, #660]	; (80019a4 <SYSTEM_CalibrateMotorOppositeDirection+0x2ac>)
 800170e:	0019      	movs	r1, r3
 8001710:	0010      	movs	r0, r2
 8001712:	f7ff f8e9 	bl	80008e8 <MOTOR_Update>
	CORE_Delay(CALIBRATE_MOTORJERK_PERIOD);
 8001716:	23fa      	movs	r3, #250	; 0xfa
 8001718:	005b      	lsls	r3, r3, #1
 800171a:	0018      	movs	r0, r3
 800171c:	f002 fa28 	bl	8003b70 <CORE_Delay>
	MOTOR_Update(MOTOR_OFF, MOTOR_OFF);
 8001720:	2100      	movs	r1, #0
 8001722:	2000      	movs	r0, #0
 8001724:	f7ff f8e0 	bl	80008e8 <MOTOR_Update>

	// CHECK FOR OPERATOR INPUT
	while (1)
	{
		// Initialize Loop Variables
		uint8_t numSticks = 0;
 8001728:	2337      	movs	r3, #55	; 0x37
 800172a:	18fb      	adds	r3, r7, r3
 800172c:	2200      	movs	r2, #0
 800172e:	701a      	strb	r2, [r3, #0]
		uint32_t tick = CORE_GetTick();
 8001730:	f7ff fb02 	bl	8000d38 <CORE_GetTick>
 8001734:	0003      	movs	r3, r0
 8001736:	62bb      	str	r3, [r7, #40]	; 0x28

		// Update Radio Inputs
		RADIO_Update();
 8001738:	f001 fcd8 	bl	80030ec <RADIO_Update>

		// Check All Inputs

		switch (c->mode) {
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	791b      	ldrb	r3, [r3, #4]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d003      	beq.n	800174c <SYSTEM_CalibrateMotorOppositeDirection+0x54>
 8001744:	2b01      	cmp	r3, #1
 8001746:	d100      	bne.n	800174a <SYSTEM_CalibrateMotorOppositeDirection+0x52>
 8001748:	e0b7      	b.n	80018ba <SYSTEM_CalibrateMotorOppositeDirection+0x1c2>
 800174a:	e113      	b.n	8001974 <SYSTEM_CalibrateMotorOppositeDirection+0x27c>
		case TANK:;
			bool driveA = false;
 800174c:	2036      	movs	r0, #54	; 0x36
 800174e:	183b      	adds	r3, r7, r0
 8001750:	2200      	movs	r2, #0
 8001752:	701a      	strb	r2, [r3, #0]
			bool driveRevA = false;
 8001754:	2335      	movs	r3, #53	; 0x35
 8001756:	18fb      	adds	r3, r7, r3
 8001758:	2200      	movs	r2, #0
 800175a:	701a      	strb	r2, [r3, #0]
			if (ptrDataRadio->ch[c->chDriveA] > (channelZero[c->chDriveA] + CALIBRATE_INPUT_THRESHOLD)) {
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	795b      	ldrb	r3, [r3, #5]
 8001760:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001762:	005b      	lsls	r3, r3, #1
 8001764:	18d3      	adds	r3, r2, r3
 8001766:	3302      	adds	r3, #2
 8001768:	2200      	movs	r2, #0
 800176a:	5e9b      	ldrsh	r3, [r3, r2]
 800176c:	0019      	movs	r1, r3
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	795b      	ldrb	r3, [r3, #5]
 8001772:	001a      	movs	r2, r3
 8001774:	4b8c      	ldr	r3, [pc, #560]	; (80019a8 <SYSTEM_CalibrateMotorOppositeDirection+0x2b0>)
 8001776:	0052      	lsls	r2, r2, #1
 8001778:	5ad3      	ldrh	r3, [r2, r3]
 800177a:	33c8      	adds	r3, #200	; 0xc8
 800177c:	4299      	cmp	r1, r3
 800177e:	dd03      	ble.n	8001788 <SYSTEM_CalibrateMotorOppositeDirection+0x90>
				driveA = true;
 8001780:	183b      	adds	r3, r7, r0
 8001782:	2201      	movs	r2, #1
 8001784:	701a      	strb	r2, [r3, #0]
 8001786:	e019      	b.n	80017bc <SYSTEM_CalibrateMotorOppositeDirection+0xc4>
			} else if (ptrDataRadio->ch[c->chDriveA] < (channelZero[c->chDriveA] - CALIBRATE_INPUT_THRESHOLD)) {
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	795b      	ldrb	r3, [r3, #5]
 800178c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800178e:	005b      	lsls	r3, r3, #1
 8001790:	18d3      	adds	r3, r2, r3
 8001792:	3302      	adds	r3, #2
 8001794:	2200      	movs	r2, #0
 8001796:	5e9b      	ldrsh	r3, [r3, r2]
 8001798:	0019      	movs	r1, r3
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	795b      	ldrb	r3, [r3, #5]
 800179e:	001a      	movs	r2, r3
 80017a0:	4b81      	ldr	r3, [pc, #516]	; (80019a8 <SYSTEM_CalibrateMotorOppositeDirection+0x2b0>)
 80017a2:	0052      	lsls	r2, r2, #1
 80017a4:	5ad3      	ldrh	r3, [r2, r3]
 80017a6:	3bc8      	subs	r3, #200	; 0xc8
 80017a8:	4299      	cmp	r1, r3
 80017aa:	da07      	bge.n	80017bc <SYSTEM_CalibrateMotorOppositeDirection+0xc4>
				driveA = true;
 80017ac:	2336      	movs	r3, #54	; 0x36
 80017ae:	18fb      	adds	r3, r7, r3
 80017b0:	2201      	movs	r2, #1
 80017b2:	701a      	strb	r2, [r3, #0]
				driveRevA = true;
 80017b4:	2335      	movs	r3, #53	; 0x35
 80017b6:	18fb      	adds	r3, r7, r3
 80017b8:	2201      	movs	r2, #1
 80017ba:	701a      	strb	r2, [r3, #0]
			}

			bool driveB = false;
 80017bc:	2034      	movs	r0, #52	; 0x34
 80017be:	183b      	adds	r3, r7, r0
 80017c0:	2200      	movs	r2, #0
 80017c2:	701a      	strb	r2, [r3, #0]
			bool driveRevB = false;
 80017c4:	2333      	movs	r3, #51	; 0x33
 80017c6:	18fb      	adds	r3, r7, r3
 80017c8:	2200      	movs	r2, #0
 80017ca:	701a      	strb	r2, [r3, #0]
			if (ptrDataRadio->ch[c->chDriveB] > (channelZero[c->chDriveB] + CALIBRATE_INPUT_THRESHOLD)) {
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	799b      	ldrb	r3, [r3, #6]
 80017d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80017d2:	005b      	lsls	r3, r3, #1
 80017d4:	18d3      	adds	r3, r2, r3
 80017d6:	3302      	adds	r3, #2
 80017d8:	2200      	movs	r2, #0
 80017da:	5e9b      	ldrsh	r3, [r3, r2]
 80017dc:	0019      	movs	r1, r3
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	799b      	ldrb	r3, [r3, #6]
 80017e2:	001a      	movs	r2, r3
 80017e4:	4b70      	ldr	r3, [pc, #448]	; (80019a8 <SYSTEM_CalibrateMotorOppositeDirection+0x2b0>)
 80017e6:	0052      	lsls	r2, r2, #1
 80017e8:	5ad3      	ldrh	r3, [r2, r3]
 80017ea:	33c8      	adds	r3, #200	; 0xc8
 80017ec:	4299      	cmp	r1, r3
 80017ee:	dd03      	ble.n	80017f8 <SYSTEM_CalibrateMotorOppositeDirection+0x100>
				driveB = true;
 80017f0:	183b      	adds	r3, r7, r0
 80017f2:	2201      	movs	r2, #1
 80017f4:	701a      	strb	r2, [r3, #0]
 80017f6:	e019      	b.n	800182c <SYSTEM_CalibrateMotorOppositeDirection+0x134>
			} else if (ptrDataRadio->ch[c->chDriveB] < (channelZero[c->chDriveB] - CALIBRATE_INPUT_THRESHOLD)) {
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	799b      	ldrb	r3, [r3, #6]
 80017fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80017fe:	005b      	lsls	r3, r3, #1
 8001800:	18d3      	adds	r3, r2, r3
 8001802:	3302      	adds	r3, #2
 8001804:	2200      	movs	r2, #0
 8001806:	5e9b      	ldrsh	r3, [r3, r2]
 8001808:	0019      	movs	r1, r3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	799b      	ldrb	r3, [r3, #6]
 800180e:	001a      	movs	r2, r3
 8001810:	4b65      	ldr	r3, [pc, #404]	; (80019a8 <SYSTEM_CalibrateMotorOppositeDirection+0x2b0>)
 8001812:	0052      	lsls	r2, r2, #1
 8001814:	5ad3      	ldrh	r3, [r2, r3]
 8001816:	3bc8      	subs	r3, #200	; 0xc8
 8001818:	4299      	cmp	r1, r3
 800181a:	da07      	bge.n	800182c <SYSTEM_CalibrateMotorOppositeDirection+0x134>
				driveB = true;
 800181c:	2334      	movs	r3, #52	; 0x34
 800181e:	18fb      	adds	r3, r7, r3
 8001820:	2201      	movs	r2, #1
 8001822:	701a      	strb	r2, [r3, #0]
				driveRevB = true;
 8001824:	2333      	movs	r3, #51	; 0x33
 8001826:	18fb      	adds	r3, r7, r3
 8001828:	2201      	movs	r2, #1
 800182a:	701a      	strb	r2, [r3, #0]
			}
			// Check if both sticks are pressed and one channel has been reversed
			if (  driveA &&
 800182c:	2336      	movs	r3, #54	; 0x36
 800182e:	18fb      	adds	r3, r7, r3
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d100      	bne.n	8001838 <SYSTEM_CalibrateMotorOppositeDirection+0x140>
 8001836:	e09c      	b.n	8001972 <SYSTEM_CalibrateMotorOppositeDirection+0x27a>
 8001838:	2334      	movs	r3, #52	; 0x34
 800183a:	18fb      	adds	r3, r7, r3
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d100      	bne.n	8001844 <SYSTEM_CalibrateMotorOppositeDirection+0x14c>
 8001842:	e096      	b.n	8001972 <SYSTEM_CalibrateMotorOppositeDirection+0x27a>
				  driveB &&
				((driveRevA == c->chDriveArev) != (driveRevB == c->chDriveBrev)) )
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	7a5b      	ldrb	r3, [r3, #9]
 8001848:	2235      	movs	r2, #53	; 0x35
 800184a:	18ba      	adds	r2, r7, r2
 800184c:	7812      	ldrb	r2, [r2, #0]
 800184e:	1ad3      	subs	r3, r2, r3
 8001850:	425a      	negs	r2, r3
 8001852:	4153      	adcs	r3, r2
 8001854:	b2da      	uxtb	r2, r3
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	7a9b      	ldrb	r3, [r3, #10]
 800185a:	2033      	movs	r0, #51	; 0x33
 800185c:	1839      	adds	r1, r7, r0
 800185e:	7809      	ldrb	r1, [r1, #0]
 8001860:	1acb      	subs	r3, r1, r3
 8001862:	4259      	negs	r1, r3
 8001864:	414b      	adcs	r3, r1
 8001866:	b2db      	uxtb	r3, r3
 8001868:	4053      	eors	r3, r2
 800186a:	b2db      	uxtb	r3, r3
				  driveB &&
 800186c:	2b00      	cmp	r3, #0
 800186e:	d100      	bne.n	8001872 <SYSTEM_CalibrateMotorOppositeDirection+0x17a>
 8001870:	e07f      	b.n	8001972 <SYSTEM_CalibrateMotorOppositeDirection+0x27a>
			{
				// if driveB has been reversed then channels A and B need to be swapped
				if (driveRevB != c->chDriveBrev) {
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	7a9b      	ldrb	r3, [r3, #10]
 8001876:	183a      	adds	r2, r7, r0
 8001878:	7812      	ldrb	r2, [r2, #0]
 800187a:	429a      	cmp	r2, r3
 800187c:	d018      	beq.n	80018b0 <SYSTEM_CalibrateMotorOppositeDirection+0x1b8>
					SYSTEM_Config cInt;
					cInt.chDriveA = 	c->chDriveA;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	795a      	ldrb	r2, [r3, #5]
 8001882:	210c      	movs	r1, #12
 8001884:	187b      	adds	r3, r7, r1
 8001886:	715a      	strb	r2, [r3, #5]
					cInt.chDriveArev =	c->chDriveArev;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	7a5a      	ldrb	r2, [r3, #9]
 800188c:	187b      	adds	r3, r7, r1
 800188e:	725a      	strb	r2, [r3, #9]
					c->chDriveA = 		c->chDriveB;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	799a      	ldrb	r2, [r3, #6]
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	715a      	strb	r2, [r3, #5]
					c->chDriveArev = 	c->chDriveBrev;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	7a9a      	ldrb	r2, [r3, #10]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	725a      	strb	r2, [r3, #9]
					c->chDriveB = 		cInt.chDriveA;
 80018a0:	187b      	adds	r3, r7, r1
 80018a2:	795a      	ldrb	r2, [r3, #5]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	719a      	strb	r2, [r3, #6]
					c->chDriveBrev = 	cInt.chDriveArev;
 80018a8:	187b      	adds	r3, r7, r1
 80018aa:	7a5a      	ldrb	r2, [r3, #9]
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	729a      	strb	r2, [r3, #10]
				}
				numSticks = 1;
 80018b0:	2337      	movs	r3, #55	; 0x37
 80018b2:	18fb      	adds	r3, r7, r3
 80018b4:	2201      	movs	r2, #1
 80018b6:	701a      	strb	r2, [r3, #0]
			}
			break; //break from case
 80018b8:	e05b      	b.n	8001972 <SYSTEM_CalibrateMotorOppositeDirection+0x27a>

		case ARCADE:;
			for (uint8_t i = 0; i < ptrDataRadio->ch_num; i++)
 80018ba:	2332      	movs	r3, #50	; 0x32
 80018bc:	18fb      	adds	r3, r7, r3
 80018be:	2200      	movs	r2, #0
 80018c0:	701a      	strb	r2, [r3, #0]
 80018c2:	e04e      	b.n	8001962 <SYSTEM_CalibrateMotorOppositeDirection+0x26a>
			{
				if (numSticks == 0 && i != c->chDriveA)
 80018c4:	2437      	movs	r4, #55	; 0x37
 80018c6:	193b      	adds	r3, r7, r4
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d143      	bne.n	8001956 <SYSTEM_CalibrateMotorOppositeDirection+0x25e>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	795b      	ldrb	r3, [r3, #5]
 80018d2:	2032      	movs	r0, #50	; 0x32
 80018d4:	183a      	adds	r2, r7, r0
 80018d6:	7812      	ldrb	r2, [r2, #0]
 80018d8:	429a      	cmp	r2, r3
 80018da:	d03c      	beq.n	8001956 <SYSTEM_CalibrateMotorOppositeDirection+0x25e>
				{
					if (ptrDataRadio->ch[i] > (channelZero[i] + CALIBRATE_INPUT_THRESHOLD))
 80018dc:	183b      	adds	r3, r7, r0
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018e2:	005b      	lsls	r3, r3, #1
 80018e4:	18d3      	adds	r3, r2, r3
 80018e6:	3302      	adds	r3, #2
 80018e8:	2200      	movs	r2, #0
 80018ea:	5e9b      	ldrsh	r3, [r3, r2]
 80018ec:	0019      	movs	r1, r3
 80018ee:	183b      	adds	r3, r7, r0
 80018f0:	781a      	ldrb	r2, [r3, #0]
 80018f2:	4b2d      	ldr	r3, [pc, #180]	; (80019a8 <SYSTEM_CalibrateMotorOppositeDirection+0x2b0>)
 80018f4:	0052      	lsls	r2, r2, #1
 80018f6:	5ad3      	ldrh	r3, [r2, r3]
 80018f8:	33c8      	adds	r3, #200	; 0xc8
 80018fa:	4299      	cmp	r1, r3
 80018fc:	dd0c      	ble.n	8001918 <SYSTEM_CalibrateMotorOppositeDirection+0x220>
					{
						c->chDriveB = i;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	183a      	adds	r2, r7, r0
 8001902:	7812      	ldrb	r2, [r2, #0]
 8001904:	719a      	strb	r2, [r3, #6]
						c->chDriveBrev = true;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	2201      	movs	r2, #1
 800190a:	729a      	strb	r2, [r3, #10]
						numSticks += 1;
 800190c:	193b      	adds	r3, r7, r4
 800190e:	193a      	adds	r2, r7, r4
 8001910:	7812      	ldrb	r2, [r2, #0]
 8001912:	3201      	adds	r2, #1
 8001914:	701a      	strb	r2, [r3, #0]
 8001916:	e01e      	b.n	8001956 <SYSTEM_CalibrateMotorOppositeDirection+0x25e>
					}
					else if (ptrDataRadio->ch[i] < (channelZero[i] - CALIBRATE_INPUT_THRESHOLD))
 8001918:	2032      	movs	r0, #50	; 0x32
 800191a:	183b      	adds	r3, r7, r0
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001920:	005b      	lsls	r3, r3, #1
 8001922:	18d3      	adds	r3, r2, r3
 8001924:	3302      	adds	r3, #2
 8001926:	2200      	movs	r2, #0
 8001928:	5e9b      	ldrsh	r3, [r3, r2]
 800192a:	0019      	movs	r1, r3
 800192c:	183b      	adds	r3, r7, r0
 800192e:	781a      	ldrb	r2, [r3, #0]
 8001930:	4b1d      	ldr	r3, [pc, #116]	; (80019a8 <SYSTEM_CalibrateMotorOppositeDirection+0x2b0>)
 8001932:	0052      	lsls	r2, r2, #1
 8001934:	5ad3      	ldrh	r3, [r2, r3]
 8001936:	3bc8      	subs	r3, #200	; 0xc8
 8001938:	4299      	cmp	r1, r3
 800193a:	da0c      	bge.n	8001956 <SYSTEM_CalibrateMotorOppositeDirection+0x25e>
					{
						c->chDriveB = i;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	183a      	adds	r2, r7, r0
 8001940:	7812      	ldrb	r2, [r2, #0]
 8001942:	719a      	strb	r2, [r3, #6]
						c->chDriveBrev = false;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2200      	movs	r2, #0
 8001948:	729a      	strb	r2, [r3, #10]
						numSticks += 1;
 800194a:	2237      	movs	r2, #55	; 0x37
 800194c:	18bb      	adds	r3, r7, r2
 800194e:	18ba      	adds	r2, r7, r2
 8001950:	7812      	ldrb	r2, [r2, #0]
 8001952:	3201      	adds	r2, #1
 8001954:	701a      	strb	r2, [r3, #0]
			for (uint8_t i = 0; i < ptrDataRadio->ch_num; i++)
 8001956:	2132      	movs	r1, #50	; 0x32
 8001958:	187b      	adds	r3, r7, r1
 800195a:	781a      	ldrb	r2, [r3, #0]
 800195c:	187b      	adds	r3, r7, r1
 800195e:	3201      	adds	r2, #1
 8001960:	701a      	strb	r2, [r3, #0]
 8001962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001964:	785b      	ldrb	r3, [r3, #1]
 8001966:	2232      	movs	r2, #50	; 0x32
 8001968:	18ba      	adds	r2, r7, r2
 800196a:	7812      	ldrb	r2, [r2, #0]
 800196c:	429a      	cmp	r2, r3
 800196e:	d3a9      	bcc.n	80018c4 <SYSTEM_CalibrateMotorOppositeDirection+0x1cc>
					}

				}
			}
			break; //break from case
 8001970:	e000      	b.n	8001974 <SYSTEM_CalibrateMotorOppositeDirection+0x27c>
			break; //break from case
 8001972:	46c0      	nop			; (mov r8, r8)
		}

		// Check For Break Condition
		if (numSticks == 1) {
 8001974:	2337      	movs	r3, #55	; 0x37
 8001976:	18fb      	adds	r3, r7, r3
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	2b01      	cmp	r3, #1
 800197c:	d00c      	beq.n	8001998 <SYSTEM_CalibrateMotorOppositeDirection+0x2a0>
			break;
		}

		// Loop Pacing
		while (CALIBRATE_DRIVEINPUT_PERIOD >= CORE_GetTick() - tick)
 800197e:	e003      	b.n	8001988 <SYSTEM_CalibrateMotorOppositeDirection+0x290>
		{
			RADIO_Update();
 8001980:	f001 fbb4 	bl	80030ec <RADIO_Update>
			CORE_Idle();
 8001984:	f002 f8ee 	bl	8003b64 <CORE_Idle>
		while (CALIBRATE_DRIVEINPUT_PERIOD >= CORE_GetTick() - tick)
 8001988:	f7ff f9d6 	bl	8000d38 <CORE_GetTick>
 800198c:	0002      	movs	r2, r0
 800198e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	2b64      	cmp	r3, #100	; 0x64
 8001994:	d9f4      	bls.n	8001980 <SYSTEM_CalibrateMotorOppositeDirection+0x288>
	{
 8001996:	e6c7      	b.n	8001728 <SYSTEM_CalibrateMotorOppositeDirection+0x30>
			break;
 8001998:	46c0      	nop			; (mov r8, r8)
		}
	}
}
 800199a:	46c0      	nop			; (mov r8, r8)
 800199c:	46bd      	mov	sp, r7
 800199e:	b00f      	add	sp, #60	; 0x3c
 80019a0:	bd90      	pop	{r4, r7, pc}
 80019a2:	46c0      	nop			; (mov r8, r8)
 80019a4:	ffffff00 	.word	0xffffff00
 80019a8:	200002d0 	.word	0x200002d0

080019ac <SYSTEM_CalibrateServoA>:


void SYSTEM_CalibrateServoA (SYSTEM_Config* c)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b084      	sub	sp, #16
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
	// Initialize Function Variables
	RADIO_Data * ptrDataRadio = RADIO_GetDataPtr();
 80019b4:	f001 fbfe 	bl	80031b4 <RADIO_GetDataPtr>
 80019b8:	0003      	movs	r3, r0
 80019ba:	60bb      	str	r3, [r7, #8]

	//
	while (1)
	{
		// Initialize Loop Variables
		uint8_t numSticks = 0;
 80019bc:	230f      	movs	r3, #15
 80019be:	18fb      	adds	r3, r7, r3
 80019c0:	2200      	movs	r2, #0
 80019c2:	701a      	strb	r2, [r3, #0]

		// Update Radio Inputs
		RADIO_Update();
 80019c4:	f001 fb92 	bl	80030ec <RADIO_Update>

		// Check All Inputs
		for (uint8_t i = 0; i < ptrDataRadio->ch_num; i++)
 80019c8:	230e      	movs	r3, #14
 80019ca:	18fb      	adds	r3, r7, r3
 80019cc:	2200      	movs	r2, #0
 80019ce:	701a      	strb	r2, [r3, #0]
 80019d0:	e050      	b.n	8001a74 <SYSTEM_CalibrateServoA+0xc8>
		{
			if ( (i != config.chDriveA) && (i != config.chDriveB) )
 80019d2:	4b32      	ldr	r3, [pc, #200]	; (8001a9c <SYSTEM_CalibrateServoA+0xf0>)
 80019d4:	795b      	ldrb	r3, [r3, #5]
 80019d6:	200e      	movs	r0, #14
 80019d8:	183a      	adds	r2, r7, r0
 80019da:	7812      	ldrb	r2, [r2, #0]
 80019dc:	429a      	cmp	r2, r3
 80019de:	d043      	beq.n	8001a68 <SYSTEM_CalibrateServoA+0xbc>
 80019e0:	4b2e      	ldr	r3, [pc, #184]	; (8001a9c <SYSTEM_CalibrateServoA+0xf0>)
 80019e2:	799b      	ldrb	r3, [r3, #6]
 80019e4:	183a      	adds	r2, r7, r0
 80019e6:	7812      	ldrb	r2, [r2, #0]
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d03d      	beq.n	8001a68 <SYSTEM_CalibrateServoA+0xbc>
			{
				if (ptrDataRadio->ch[i] > (channelZero[i] + CALIBRATE_ZERO_THRESHOLD))
 80019ec:	183b      	adds	r3, r7, r0
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	68ba      	ldr	r2, [r7, #8]
 80019f2:	005b      	lsls	r3, r3, #1
 80019f4:	18d3      	adds	r3, r2, r3
 80019f6:	3302      	adds	r3, #2
 80019f8:	2200      	movs	r2, #0
 80019fa:	5e9b      	ldrsh	r3, [r3, r2]
 80019fc:	0019      	movs	r1, r3
 80019fe:	183b      	adds	r3, r7, r0
 8001a00:	781a      	ldrb	r2, [r3, #0]
 8001a02:	4b27      	ldr	r3, [pc, #156]	; (8001aa0 <SYSTEM_CalibrateServoA+0xf4>)
 8001a04:	0052      	lsls	r2, r2, #1
 8001a06:	5ad3      	ldrh	r3, [r2, r3]
 8001a08:	3332      	adds	r3, #50	; 0x32
 8001a0a:	4299      	cmp	r1, r3
 8001a0c:	dd0d      	ble.n	8001a2a <SYSTEM_CalibrateServoA+0x7e>
				{
					c->chServoA = i;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	183a      	adds	r2, r7, r0
 8001a12:	7812      	ldrb	r2, [r2, #0]
 8001a14:	71da      	strb	r2, [r3, #7]
					c->chServoArev = false;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	72da      	strb	r2, [r3, #11]
					numSticks += 1;
 8001a1c:	220f      	movs	r2, #15
 8001a1e:	18bb      	adds	r3, r7, r2
 8001a20:	18ba      	adds	r2, r7, r2
 8001a22:	7812      	ldrb	r2, [r2, #0]
 8001a24:	3201      	adds	r2, #1
 8001a26:	701a      	strb	r2, [r3, #0]
 8001a28:	e01e      	b.n	8001a68 <SYSTEM_CalibrateServoA+0xbc>
				} else if (ptrDataRadio->ch[i] < (channelZero[i] - CALIBRATE_ZERO_THRESHOLD)) {
 8001a2a:	200e      	movs	r0, #14
 8001a2c:	183b      	adds	r3, r7, r0
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	68ba      	ldr	r2, [r7, #8]
 8001a32:	005b      	lsls	r3, r3, #1
 8001a34:	18d3      	adds	r3, r2, r3
 8001a36:	3302      	adds	r3, #2
 8001a38:	2200      	movs	r2, #0
 8001a3a:	5e9b      	ldrsh	r3, [r3, r2]
 8001a3c:	0019      	movs	r1, r3
 8001a3e:	183b      	adds	r3, r7, r0
 8001a40:	781a      	ldrb	r2, [r3, #0]
 8001a42:	4b17      	ldr	r3, [pc, #92]	; (8001aa0 <SYSTEM_CalibrateServoA+0xf4>)
 8001a44:	0052      	lsls	r2, r2, #1
 8001a46:	5ad3      	ldrh	r3, [r2, r3]
 8001a48:	3b32      	subs	r3, #50	; 0x32
 8001a4a:	4299      	cmp	r1, r3
 8001a4c:	da0c      	bge.n	8001a68 <SYSTEM_CalibrateServoA+0xbc>
					c->chServoA = i;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	183a      	adds	r2, r7, r0
 8001a52:	7812      	ldrb	r2, [r2, #0]
 8001a54:	71da      	strb	r2, [r3, #7]
					c->chServoArev = true;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2201      	movs	r2, #1
 8001a5a:	72da      	strb	r2, [r3, #11]
					numSticks += 1;
 8001a5c:	220f      	movs	r2, #15
 8001a5e:	18bb      	adds	r3, r7, r2
 8001a60:	18ba      	adds	r2, r7, r2
 8001a62:	7812      	ldrb	r2, [r2, #0]
 8001a64:	3201      	adds	r2, #1
 8001a66:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < ptrDataRadio->ch_num; i++)
 8001a68:	210e      	movs	r1, #14
 8001a6a:	187b      	adds	r3, r7, r1
 8001a6c:	781a      	ldrb	r2, [r3, #0]
 8001a6e:	187b      	adds	r3, r7, r1
 8001a70:	3201      	adds	r2, #1
 8001a72:	701a      	strb	r2, [r3, #0]
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	785b      	ldrb	r3, [r3, #1]
 8001a78:	220e      	movs	r2, #14
 8001a7a:	18ba      	adds	r2, r7, r2
 8001a7c:	7812      	ldrb	r2, [r2, #0]
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	d3a7      	bcc.n	80019d2 <SYSTEM_CalibrateServoA+0x26>
				}
			}
		}

		// Check For Break Condition
		if (numSticks == 1) { break; }
 8001a82:	230f      	movs	r3, #15
 8001a84:	18fb      	adds	r3, r7, r3
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	2b01      	cmp	r3, #1
 8001a8a:	d002      	beq.n	8001a92 <SYSTEM_CalibrateServoA+0xe6>

		// Loop Pacing
		CORE_Idle();
 8001a8c:	f002 f86a 	bl	8003b64 <CORE_Idle>
	{
 8001a90:	e794      	b.n	80019bc <SYSTEM_CalibrateServoA+0x10>
		if (numSticks == 1) { break; }
 8001a92:	46c0      	nop			; (mov r8, r8)
	}
}
 8001a94:	46c0      	nop			; (mov r8, r8)
 8001a96:	46bd      	mov	sp, r7
 8001a98:	b004      	add	sp, #16
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	200002b4 	.word	0x200002b4
 8001aa0:	200002d0 	.word	0x200002d0

08001aa4 <SYSTEM_CalibrateServoB>:


void SYSTEM_CalibrateServoB (SYSTEM_Config* c)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b084      	sub	sp, #16
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
	// Initialize Function Variables
	RADIO_Data * ptrDataRadio = RADIO_GetDataPtr();
 8001aac:	f001 fb82 	bl	80031b4 <RADIO_GetDataPtr>
 8001ab0:	0003      	movs	r3, r0
 8001ab2:	60bb      	str	r3, [r7, #8]

	//
	while (1)
	{
		// Initialize Loop Variables
		uint8_t numSticks = 0;
 8001ab4:	230f      	movs	r3, #15
 8001ab6:	18fb      	adds	r3, r7, r3
 8001ab8:	2200      	movs	r2, #0
 8001aba:	701a      	strb	r2, [r3, #0]

		// Update Radio Inputs
		RADIO_Update();
 8001abc:	f001 fb16 	bl	80030ec <RADIO_Update>

		// Check All Inputs
		for (uint8_t i = 0; i < ptrDataRadio->ch_num; i++)
 8001ac0:	230e      	movs	r3, #14
 8001ac2:	18fb      	adds	r3, r7, r3
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	701a      	strb	r2, [r3, #0]
 8001ac8:	e050      	b.n	8001b6c <SYSTEM_CalibrateServoB+0xc8>
		{
			if ( (i != config.chDriveA) && (i != config.chDriveB) )
 8001aca:	4b32      	ldr	r3, [pc, #200]	; (8001b94 <SYSTEM_CalibrateServoB+0xf0>)
 8001acc:	795b      	ldrb	r3, [r3, #5]
 8001ace:	200e      	movs	r0, #14
 8001ad0:	183a      	adds	r2, r7, r0
 8001ad2:	7812      	ldrb	r2, [r2, #0]
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d043      	beq.n	8001b60 <SYSTEM_CalibrateServoB+0xbc>
 8001ad8:	4b2e      	ldr	r3, [pc, #184]	; (8001b94 <SYSTEM_CalibrateServoB+0xf0>)
 8001ada:	799b      	ldrb	r3, [r3, #6]
 8001adc:	183a      	adds	r2, r7, r0
 8001ade:	7812      	ldrb	r2, [r2, #0]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d03d      	beq.n	8001b60 <SYSTEM_CalibrateServoB+0xbc>
			{
				if (ptrDataRadio->ch[i] > (channelZero[i] + CALIBRATE_ZERO_THRESHOLD))
 8001ae4:	183b      	adds	r3, r7, r0
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	68ba      	ldr	r2, [r7, #8]
 8001aea:	005b      	lsls	r3, r3, #1
 8001aec:	18d3      	adds	r3, r2, r3
 8001aee:	3302      	adds	r3, #2
 8001af0:	2200      	movs	r2, #0
 8001af2:	5e9b      	ldrsh	r3, [r3, r2]
 8001af4:	0019      	movs	r1, r3
 8001af6:	183b      	adds	r3, r7, r0
 8001af8:	781a      	ldrb	r2, [r3, #0]
 8001afa:	4b27      	ldr	r3, [pc, #156]	; (8001b98 <SYSTEM_CalibrateServoB+0xf4>)
 8001afc:	0052      	lsls	r2, r2, #1
 8001afe:	5ad3      	ldrh	r3, [r2, r3]
 8001b00:	3332      	adds	r3, #50	; 0x32
 8001b02:	4299      	cmp	r1, r3
 8001b04:	dd0d      	ble.n	8001b22 <SYSTEM_CalibrateServoB+0x7e>
				{
					c->chServoB = i;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	183a      	adds	r2, r7, r0
 8001b0a:	7812      	ldrb	r2, [r2, #0]
 8001b0c:	721a      	strb	r2, [r3, #8]
					c->chServoBrev = false;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2200      	movs	r2, #0
 8001b12:	731a      	strb	r2, [r3, #12]
					numSticks += 1;
 8001b14:	220f      	movs	r2, #15
 8001b16:	18bb      	adds	r3, r7, r2
 8001b18:	18ba      	adds	r2, r7, r2
 8001b1a:	7812      	ldrb	r2, [r2, #0]
 8001b1c:	3201      	adds	r2, #1
 8001b1e:	701a      	strb	r2, [r3, #0]
 8001b20:	e01e      	b.n	8001b60 <SYSTEM_CalibrateServoB+0xbc>
				} else if (ptrDataRadio->ch[i] < (channelZero[i] - CALIBRATE_ZERO_THRESHOLD)) {
 8001b22:	200e      	movs	r0, #14
 8001b24:	183b      	adds	r3, r7, r0
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	68ba      	ldr	r2, [r7, #8]
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	18d3      	adds	r3, r2, r3
 8001b2e:	3302      	adds	r3, #2
 8001b30:	2200      	movs	r2, #0
 8001b32:	5e9b      	ldrsh	r3, [r3, r2]
 8001b34:	0019      	movs	r1, r3
 8001b36:	183b      	adds	r3, r7, r0
 8001b38:	781a      	ldrb	r2, [r3, #0]
 8001b3a:	4b17      	ldr	r3, [pc, #92]	; (8001b98 <SYSTEM_CalibrateServoB+0xf4>)
 8001b3c:	0052      	lsls	r2, r2, #1
 8001b3e:	5ad3      	ldrh	r3, [r2, r3]
 8001b40:	3b32      	subs	r3, #50	; 0x32
 8001b42:	4299      	cmp	r1, r3
 8001b44:	da0c      	bge.n	8001b60 <SYSTEM_CalibrateServoB+0xbc>
					c->chServoB = i;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	183a      	adds	r2, r7, r0
 8001b4a:	7812      	ldrb	r2, [r2, #0]
 8001b4c:	721a      	strb	r2, [r3, #8]
					c->chServoBrev = true;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2201      	movs	r2, #1
 8001b52:	731a      	strb	r2, [r3, #12]
					numSticks += 1;
 8001b54:	220f      	movs	r2, #15
 8001b56:	18bb      	adds	r3, r7, r2
 8001b58:	18ba      	adds	r2, r7, r2
 8001b5a:	7812      	ldrb	r2, [r2, #0]
 8001b5c:	3201      	adds	r2, #1
 8001b5e:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < ptrDataRadio->ch_num; i++)
 8001b60:	210e      	movs	r1, #14
 8001b62:	187b      	adds	r3, r7, r1
 8001b64:	781a      	ldrb	r2, [r3, #0]
 8001b66:	187b      	adds	r3, r7, r1
 8001b68:	3201      	adds	r2, #1
 8001b6a:	701a      	strb	r2, [r3, #0]
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	785b      	ldrb	r3, [r3, #1]
 8001b70:	220e      	movs	r2, #14
 8001b72:	18ba      	adds	r2, r7, r2
 8001b74:	7812      	ldrb	r2, [r2, #0]
 8001b76:	429a      	cmp	r2, r3
 8001b78:	d3a7      	bcc.n	8001aca <SYSTEM_CalibrateServoB+0x26>
				}
			}
		}

		// Check For Break Condition
		if (numSticks == 1) { break; }
 8001b7a:	230f      	movs	r3, #15
 8001b7c:	18fb      	adds	r3, r7, r3
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d002      	beq.n	8001b8a <SYSTEM_CalibrateServoB+0xe6>

		// Loop Pacing
		CORE_Idle();
 8001b84:	f001 ffee 	bl	8003b64 <CORE_Idle>
	{
 8001b88:	e794      	b.n	8001ab4 <SYSTEM_CalibrateServoB+0x10>
		if (numSticks == 1) { break; }
 8001b8a:	46c0      	nop			; (mov r8, r8)
	}
}
 8001b8c:	46c0      	nop			; (mov r8, r8)
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	b004      	add	sp, #16
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	200002b4 	.word	0x200002b4
 8001b98:	200002d0 	.word	0x200002d0

08001b9c <SYSTEM_WaitForResetInputsAll>:


void SYSTEM_WaitForResetInputsAll (void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
	// Initialize Function Variables
	RADIO_Data * ptrDataRadio = RADIO_GetDataPtr();
 8001ba2:	f001 fb07 	bl	80031b4 <RADIO_GetDataPtr>
 8001ba6:	0003      	movs	r3, r0
 8001ba8:	603b      	str	r3, [r7, #0]

	//
	while (1)
	{
		// Initialize Loop Variables
		uint8_t numSticks = 0;
 8001baa:	1dfb      	adds	r3, r7, #7
 8001bac:	2200      	movs	r2, #0
 8001bae:	701a      	strb	r2, [r3, #0]

		// Update Radio Inputs
		RADIO_Update();
 8001bb0:	f001 fa9c 	bl	80030ec <RADIO_Update>

		// Check All Inputs
		for (uint8_t i = 0; i < ptrDataRadio->ch_num; i++)
 8001bb4:	1dbb      	adds	r3, r7, #6
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	701a      	strb	r2, [r3, #0]
 8001bba:	e02b      	b.n	8001c14 <SYSTEM_WaitForResetInputsAll+0x78>
		{
			if ((ptrDataRadio->ch[i] > (channelZero[i] + CALIBRATE_ZERO_THRESHOLD)) || (ptrDataRadio->ch[i] < (channelZero[i] - CALIBRATE_ZERO_THRESHOLD)))
 8001bbc:	1dbb      	adds	r3, r7, #6
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	683a      	ldr	r2, [r7, #0]
 8001bc2:	005b      	lsls	r3, r3, #1
 8001bc4:	18d3      	adds	r3, r2, r3
 8001bc6:	3302      	adds	r3, #2
 8001bc8:	2200      	movs	r2, #0
 8001bca:	5e9b      	ldrsh	r3, [r3, r2]
 8001bcc:	0019      	movs	r1, r3
 8001bce:	1dbb      	adds	r3, r7, #6
 8001bd0:	781a      	ldrb	r2, [r3, #0]
 8001bd2:	4b19      	ldr	r3, [pc, #100]	; (8001c38 <SYSTEM_WaitForResetInputsAll+0x9c>)
 8001bd4:	0052      	lsls	r2, r2, #1
 8001bd6:	5ad3      	ldrh	r3, [r2, r3]
 8001bd8:	3332      	adds	r3, #50	; 0x32
 8001bda:	4299      	cmp	r1, r3
 8001bdc:	dc10      	bgt.n	8001c00 <SYSTEM_WaitForResetInputsAll+0x64>
 8001bde:	1dbb      	adds	r3, r7, #6
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	683a      	ldr	r2, [r7, #0]
 8001be4:	005b      	lsls	r3, r3, #1
 8001be6:	18d3      	adds	r3, r2, r3
 8001be8:	3302      	adds	r3, #2
 8001bea:	2200      	movs	r2, #0
 8001bec:	5e9b      	ldrsh	r3, [r3, r2]
 8001bee:	0019      	movs	r1, r3
 8001bf0:	1dbb      	adds	r3, r7, #6
 8001bf2:	781a      	ldrb	r2, [r3, #0]
 8001bf4:	4b10      	ldr	r3, [pc, #64]	; (8001c38 <SYSTEM_WaitForResetInputsAll+0x9c>)
 8001bf6:	0052      	lsls	r2, r2, #1
 8001bf8:	5ad3      	ldrh	r3, [r2, r3]
 8001bfa:	3b32      	subs	r3, #50	; 0x32
 8001bfc:	4299      	cmp	r1, r3
 8001bfe:	da04      	bge.n	8001c0a <SYSTEM_WaitForResetInputsAll+0x6e>
			{
				numSticks += 1;
 8001c00:	1dfb      	adds	r3, r7, #7
 8001c02:	1dfa      	adds	r2, r7, #7
 8001c04:	7812      	ldrb	r2, [r2, #0]
 8001c06:	3201      	adds	r2, #1
 8001c08:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < ptrDataRadio->ch_num; i++)
 8001c0a:	1dbb      	adds	r3, r7, #6
 8001c0c:	781a      	ldrb	r2, [r3, #0]
 8001c0e:	1dbb      	adds	r3, r7, #6
 8001c10:	3201      	adds	r2, #1
 8001c12:	701a      	strb	r2, [r3, #0]
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	785b      	ldrb	r3, [r3, #1]
 8001c18:	1dba      	adds	r2, r7, #6
 8001c1a:	7812      	ldrb	r2, [r2, #0]
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d3cd      	bcc.n	8001bbc <SYSTEM_WaitForResetInputsAll+0x20>
			}
		}

		// Check For Break Condition
		if (numSticks == 0) { break; }
 8001c20:	1dfb      	adds	r3, r7, #7
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d002      	beq.n	8001c2e <SYSTEM_WaitForResetInputsAll+0x92>

		// Loop Pacing
		CORE_Idle();
 8001c28:	f001 ff9c 	bl	8003b64 <CORE_Idle>
	{
 8001c2c:	e7bd      	b.n	8001baa <SYSTEM_WaitForResetInputsAll+0xe>
		if (numSticks == 0) { break; }
 8001c2e:	46c0      	nop			; (mov r8, r8)
	}
}
 8001c30:	46c0      	nop			; (mov r8, r8)
 8001c32:	46bd      	mov	sp, r7
 8001c34:	b002      	add	sp, #8
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	200002d0 	.word	0x200002d0

08001c3c <SYSTEM_WaitForResetInputsServo>:

void SYSTEM_WaitForResetInputsServo (SYSTEM_Config* c)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
	// Initialize Function Variables
	RADIO_Data * ptrDataRadio = RADIO_GetDataPtr();
 8001c44:	f001 fab6 	bl	80031b4 <RADIO_GetDataPtr>
 8001c48:	0003      	movs	r3, r0
 8001c4a:	60bb      	str	r3, [r7, #8]

	//
	while (1)
	{
		// Initialize Loop Variables
		uint8_t numSticks = 0;
 8001c4c:	230f      	movs	r3, #15
 8001c4e:	18fb      	adds	r3, r7, r3
 8001c50:	2200      	movs	r2, #0
 8001c52:	701a      	strb	r2, [r3, #0]

		// Update Radio Inputs
		RADIO_Update();
 8001c54:	f001 fa4a 	bl	80030ec <RADIO_Update>

		// Check All Inputs
		for (uint8_t i = 0; i < ptrDataRadio->ch_num; i++)
 8001c58:	230e      	movs	r3, #14
 8001c5a:	18fb      	adds	r3, r7, r3
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	701a      	strb	r2, [r3, #0]
 8001c60:	e03b      	b.n	8001cda <SYSTEM_WaitForResetInputsServo+0x9e>
		{
			if (((ptrDataRadio->ch[i] > (channelZero[i] + CALIBRATE_ZERO_THRESHOLD)) ||
 8001c62:	200e      	movs	r0, #14
 8001c64:	183b      	adds	r3, r7, r0
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	68ba      	ldr	r2, [r7, #8]
 8001c6a:	005b      	lsls	r3, r3, #1
 8001c6c:	18d3      	adds	r3, r2, r3
 8001c6e:	3302      	adds	r3, #2
 8001c70:	2200      	movs	r2, #0
 8001c72:	5e9b      	ldrsh	r3, [r3, r2]
 8001c74:	0019      	movs	r1, r3
 8001c76:	183b      	adds	r3, r7, r0
 8001c78:	781a      	ldrb	r2, [r3, #0]
 8001c7a:	4b22      	ldr	r3, [pc, #136]	; (8001d04 <SYSTEM_WaitForResetInputsServo+0xc8>)
 8001c7c:	0052      	lsls	r2, r2, #1
 8001c7e:	5ad3      	ldrh	r3, [r2, r3]
 8001c80:	3332      	adds	r3, #50	; 0x32
 8001c82:	4299      	cmp	r1, r3
 8001c84:	dc10      	bgt.n	8001ca8 <SYSTEM_WaitForResetInputsServo+0x6c>
				 (ptrDataRadio->ch[i] < (channelZero[i] - CALIBRATE_ZERO_THRESHOLD))) &&
 8001c86:	183b      	adds	r3, r7, r0
 8001c88:	781b      	ldrb	r3, [r3, #0]
 8001c8a:	68ba      	ldr	r2, [r7, #8]
 8001c8c:	005b      	lsls	r3, r3, #1
 8001c8e:	18d3      	adds	r3, r2, r3
 8001c90:	3302      	adds	r3, #2
 8001c92:	2200      	movs	r2, #0
 8001c94:	5e9b      	ldrsh	r3, [r3, r2]
 8001c96:	0019      	movs	r1, r3
 8001c98:	183b      	adds	r3, r7, r0
 8001c9a:	781a      	ldrb	r2, [r3, #0]
 8001c9c:	4b19      	ldr	r3, [pc, #100]	; (8001d04 <SYSTEM_WaitForResetInputsServo+0xc8>)
 8001c9e:	0052      	lsls	r2, r2, #1
 8001ca0:	5ad3      	ldrh	r3, [r2, r3]
 8001ca2:	3b32      	subs	r3, #50	; 0x32
			if (((ptrDataRadio->ch[i] > (channelZero[i] + CALIBRATE_ZERO_THRESHOLD)) ||
 8001ca4:	4299      	cmp	r1, r3
 8001ca6:	da12      	bge.n	8001cce <SYSTEM_WaitForResetInputsServo+0x92>
				!(i == c->chDriveA || i == c->chDriveB) )
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	795b      	ldrb	r3, [r3, #5]
				 (ptrDataRadio->ch[i] < (channelZero[i] - CALIBRATE_ZERO_THRESHOLD))) &&
 8001cac:	210e      	movs	r1, #14
 8001cae:	187a      	adds	r2, r7, r1
 8001cb0:	7812      	ldrb	r2, [r2, #0]
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	d00b      	beq.n	8001cce <SYSTEM_WaitForResetInputsServo+0x92>
				!(i == c->chDriveA || i == c->chDriveB) )
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	799b      	ldrb	r3, [r3, #6]
 8001cba:	187a      	adds	r2, r7, r1
 8001cbc:	7812      	ldrb	r2, [r2, #0]
 8001cbe:	429a      	cmp	r2, r3
 8001cc0:	d005      	beq.n	8001cce <SYSTEM_WaitForResetInputsServo+0x92>
			{
				numSticks += 1;
 8001cc2:	220f      	movs	r2, #15
 8001cc4:	18bb      	adds	r3, r7, r2
 8001cc6:	18ba      	adds	r2, r7, r2
 8001cc8:	7812      	ldrb	r2, [r2, #0]
 8001cca:	3201      	adds	r2, #1
 8001ccc:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < ptrDataRadio->ch_num; i++)
 8001cce:	210e      	movs	r1, #14
 8001cd0:	187b      	adds	r3, r7, r1
 8001cd2:	781a      	ldrb	r2, [r3, #0]
 8001cd4:	187b      	adds	r3, r7, r1
 8001cd6:	3201      	adds	r2, #1
 8001cd8:	701a      	strb	r2, [r3, #0]
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	785b      	ldrb	r3, [r3, #1]
 8001cde:	220e      	movs	r2, #14
 8001ce0:	18ba      	adds	r2, r7, r2
 8001ce2:	7812      	ldrb	r2, [r2, #0]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d3bc      	bcc.n	8001c62 <SYSTEM_WaitForResetInputsServo+0x26>
			}
		}

		// Check For Break Condition
		if (numSticks == 0) { break; }
 8001ce8:	230f      	movs	r3, #15
 8001cea:	18fb      	adds	r3, r7, r3
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d002      	beq.n	8001cf8 <SYSTEM_WaitForResetInputsServo+0xbc>

		// Loop Pacing
		CORE_Idle();
 8001cf2:	f001 ff37 	bl	8003b64 <CORE_Idle>
	{
 8001cf6:	e7a9      	b.n	8001c4c <SYSTEM_WaitForResetInputsServo+0x10>
		if (numSticks == 0) { break; }
 8001cf8:	46c0      	nop			; (mov r8, r8)
	}
}
 8001cfa:	46c0      	nop			; (mov r8, r8)
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	b004      	add	sp, #16
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	46c0      	nop			; (mov r8, r8)
 8001d04:	200002d0 	.word	0x200002d0

08001d08 <SYSTEM_WaitForInput>:


void SYSTEM_WaitForInput (void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b082      	sub	sp, #8
 8001d0c:	af00      	add	r7, sp, #0
	// Initialize Function Variables
	RADIO_Data * ptrDataRadio = RADIO_GetDataPtr();
 8001d0e:	f001 fa51 	bl	80031b4 <RADIO_GetDataPtr>
 8001d12:	0003      	movs	r3, r0
 8001d14:	603b      	str	r3, [r7, #0]

	//
	while (1)
	{
		// Initialize Loop Variables
		uint8_t numSticks = 0;
 8001d16:	1dfb      	adds	r3, r7, #7
 8001d18:	2200      	movs	r2, #0
 8001d1a:	701a      	strb	r2, [r3, #0]

		// Update Radio Inputs
		RADIO_Update();
 8001d1c:	f001 f9e6 	bl	80030ec <RADIO_Update>

		// Check All Inputs
		for (uint8_t i = 0; i < ptrDataRadio->ch_num; i++)
 8001d20:	1dbb      	adds	r3, r7, #6
 8001d22:	2200      	movs	r2, #0
 8001d24:	701a      	strb	r2, [r3, #0]
 8001d26:	e02b      	b.n	8001d80 <SYSTEM_WaitForInput+0x78>
		{
			if ((ptrDataRadio->ch[i] > (channelZero[i] + CALIBRATE_ZERO_THRESHOLD)) || (ptrDataRadio->ch[i] < (channelZero[i] - CALIBRATE_ZERO_THRESHOLD)))
 8001d28:	1dbb      	adds	r3, r7, #6
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	683a      	ldr	r2, [r7, #0]
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	18d3      	adds	r3, r2, r3
 8001d32:	3302      	adds	r3, #2
 8001d34:	2200      	movs	r2, #0
 8001d36:	5e9b      	ldrsh	r3, [r3, r2]
 8001d38:	0019      	movs	r1, r3
 8001d3a:	1dbb      	adds	r3, r7, #6
 8001d3c:	781a      	ldrb	r2, [r3, #0]
 8001d3e:	4b19      	ldr	r3, [pc, #100]	; (8001da4 <SYSTEM_WaitForInput+0x9c>)
 8001d40:	0052      	lsls	r2, r2, #1
 8001d42:	5ad3      	ldrh	r3, [r2, r3]
 8001d44:	3332      	adds	r3, #50	; 0x32
 8001d46:	4299      	cmp	r1, r3
 8001d48:	dc10      	bgt.n	8001d6c <SYSTEM_WaitForInput+0x64>
 8001d4a:	1dbb      	adds	r3, r7, #6
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	683a      	ldr	r2, [r7, #0]
 8001d50:	005b      	lsls	r3, r3, #1
 8001d52:	18d3      	adds	r3, r2, r3
 8001d54:	3302      	adds	r3, #2
 8001d56:	2200      	movs	r2, #0
 8001d58:	5e9b      	ldrsh	r3, [r3, r2]
 8001d5a:	0019      	movs	r1, r3
 8001d5c:	1dbb      	adds	r3, r7, #6
 8001d5e:	781a      	ldrb	r2, [r3, #0]
 8001d60:	4b10      	ldr	r3, [pc, #64]	; (8001da4 <SYSTEM_WaitForInput+0x9c>)
 8001d62:	0052      	lsls	r2, r2, #1
 8001d64:	5ad3      	ldrh	r3, [r2, r3]
 8001d66:	3b32      	subs	r3, #50	; 0x32
 8001d68:	4299      	cmp	r1, r3
 8001d6a:	da04      	bge.n	8001d76 <SYSTEM_WaitForInput+0x6e>
			{
				numSticks += 1;
 8001d6c:	1dfb      	adds	r3, r7, #7
 8001d6e:	1dfa      	adds	r2, r7, #7
 8001d70:	7812      	ldrb	r2, [r2, #0]
 8001d72:	3201      	adds	r2, #1
 8001d74:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < ptrDataRadio->ch_num; i++)
 8001d76:	1dbb      	adds	r3, r7, #6
 8001d78:	781a      	ldrb	r2, [r3, #0]
 8001d7a:	1dbb      	adds	r3, r7, #6
 8001d7c:	3201      	adds	r2, #1
 8001d7e:	701a      	strb	r2, [r3, #0]
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	785b      	ldrb	r3, [r3, #1]
 8001d84:	1dba      	adds	r2, r7, #6
 8001d86:	7812      	ldrb	r2, [r2, #0]
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d3cd      	bcc.n	8001d28 <SYSTEM_WaitForInput+0x20>
			}
		}

		// Check For Break Condition
		if (numSticks > 0) { break; }
 8001d8c:	1dfb      	adds	r3, r7, #7
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d102      	bne.n	8001d9a <SYSTEM_WaitForInput+0x92>

		// Loop Pacing
		CORE_Idle();
 8001d94:	f001 fee6 	bl	8003b64 <CORE_Idle>
	{
 8001d98:	e7bd      	b.n	8001d16 <SYSTEM_WaitForInput+0xe>
		if (numSticks > 0) { break; }
 8001d9a:	46c0      	nop			; (mov r8, r8)
	}
}
 8001d9c:	46c0      	nop			; (mov r8, r8)
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	b002      	add	sp, #8
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	200002d0 	.word	0x200002d0

08001da8 <CORE_GetTick>:
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
	return gTicks;
 8001dac:	4b02      	ldr	r3, [pc, #8]	; (8001db8 <CORE_GetTick+0x10>)
 8001dae:	681b      	ldr	r3, [r3, #0]
}
 8001db0:	0018      	movs	r0, r3
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	46c0      	nop			; (mov r8, r8)
 8001db8:	20000454 	.word	0x20000454

08001dbc <main>:
/*
 * PUBLIC FUNCTIONS
 */

int main (void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
	CORE_Init();
 8001dc2:	f001 fe9f 	bl	8003b04 <CORE_Init>
	SYSTEM_Init();
 8001dc6:	f7fe ffe5 	bl	8000d94 <SYSTEM_Init>
	MOTOR_Init();
 8001dca:	f7fe fd3b 	bl	8000844 <MOTOR_Init>

	uint32_t tick = CORE_GetTick();
 8001dce:	f7ff ffeb 	bl	8001da8 <CORE_GetTick>
 8001dd2:	0003      	movs	r3, r0
 8001dd4:	607b      	str	r3, [r7, #4]
	while (100 > CORE_GetTick() - tick) {
 8001dd6:	e003      	b.n	8001de0 <main+0x24>
		RADIO_Update();
 8001dd8:	f001 f988 	bl	80030ec <RADIO_Update>
		CORE_Idle();
 8001ddc:	f001 fec2 	bl	8003b64 <CORE_Idle>
	while (100 > CORE_GetTick() - tick) {
 8001de0:	f7ff ffe2 	bl	8001da8 <CORE_GetTick>
 8001de4:	0002      	movs	r2, r0
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	2b63      	cmp	r3, #99	; 0x63
 8001dec:	d9f4      	bls.n	8001dd8 <main+0x1c>
	}
	US_Delay(2000);
 8001dee:	23fa      	movs	r3, #250	; 0xfa
 8001df0:	00db      	lsls	r3, r3, #3
 8001df2:	0018      	movs	r0, r3
 8001df4:	f002 ffd4 	bl	8004da0 <US_Delay>

	while (1)
	{
		SYSTEM_Update();
 8001df8:	f7ff f80a 	bl	8000e10 <SYSTEM_Update>

		US_Delay(1000);
 8001dfc:	23fa      	movs	r3, #250	; 0xfa
 8001dfe:	009b      	lsls	r3, r3, #2
 8001e00:	0018      	movs	r0, r3
 8001e02:	f002 ffcd 	bl	8004da0 <US_Delay>
		SYSTEM_Update();
 8001e06:	e7f7      	b.n	8001df8 <main+0x3c>

08001e08 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e0c:	46c0      	nop			; (mov r8, r8)
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
	...

08001e14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8001e14:	480d      	ldr	r0, [pc, #52]	; (8001e4c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8001e16:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e18:	480d      	ldr	r0, [pc, #52]	; (8001e50 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e1a:	490e      	ldr	r1, [pc, #56]	; (8001e54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e1c:	4a0e      	ldr	r2, [pc, #56]	; (8001e58 <LoopForever+0xe>)
  movs r3, #0
 8001e1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e20:	e002      	b.n	8001e28 <LoopCopyDataInit>

08001e22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e26:	3304      	adds	r3, #4

08001e28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e2c:	d3f9      	bcc.n	8001e22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e2e:	4a0b      	ldr	r2, [pc, #44]	; (8001e5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e30:	4c0b      	ldr	r4, [pc, #44]	; (8001e60 <LoopForever+0x16>)
  movs r3, #0
 8001e32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e34:	e001      	b.n	8001e3a <LoopFillZerobss>

08001e36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e38:	3204      	adds	r2, #4

08001e3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e3c:	d3fb      	bcc.n	8001e36 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001e3e:	f7ff ffe3 	bl	8001e08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e42:	f002 ffbf 	bl	8004dc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e46:	f7ff ffb9 	bl	8001dbc <main>

08001e4a <LoopForever>:

LoopForever:
    b LoopForever
 8001e4a:	e7fe      	b.n	8001e4a <LoopForever>
   ldr   r0, =_estack
 8001e4c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001e50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e54:	20000290 	.word	0x20000290
  ldr r2, =_sidata
 8001e58:	08004e58 	.word	0x08004e58
  ldr r2, =_sbss
 8001e5c:	20000290 	.word	0x20000290
  ldr r4, =_ebss
 8001e60:	20000498 	.word	0x20000498

08001e64 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e64:	e7fe      	b.n	8001e64 <ADC1_COMP_IRQHandler>
	...

08001e68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	0002      	movs	r2, r0
 8001e70:	1dfb      	adds	r3, r7, #7
 8001e72:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001e74:	1dfb      	adds	r3, r7, #7
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	2b7f      	cmp	r3, #127	; 0x7f
 8001e7a:	d809      	bhi.n	8001e90 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e7c:	1dfb      	adds	r3, r7, #7
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	001a      	movs	r2, r3
 8001e82:	231f      	movs	r3, #31
 8001e84:	401a      	ands	r2, r3
 8001e86:	4b04      	ldr	r3, [pc, #16]	; (8001e98 <__NVIC_EnableIRQ+0x30>)
 8001e88:	2101      	movs	r1, #1
 8001e8a:	4091      	lsls	r1, r2
 8001e8c:	000a      	movs	r2, r1
 8001e8e:	601a      	str	r2, [r3, #0]
  }
}
 8001e90:	46c0      	nop			; (mov r8, r8)
 8001e92:	46bd      	mov	sp, r7
 8001e94:	b002      	add	sp, #8
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	e000e100 	.word	0xe000e100

08001e9c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	0002      	movs	r2, r0
 8001ea4:	1dfb      	adds	r3, r7, #7
 8001ea6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001ea8:	1dfb      	adds	r3, r7, #7
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	2b7f      	cmp	r3, #127	; 0x7f
 8001eae:	d810      	bhi.n	8001ed2 <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eb0:	1dfb      	adds	r3, r7, #7
 8001eb2:	781b      	ldrb	r3, [r3, #0]
 8001eb4:	001a      	movs	r2, r3
 8001eb6:	231f      	movs	r3, #31
 8001eb8:	4013      	ands	r3, r2
 8001eba:	4908      	ldr	r1, [pc, #32]	; (8001edc <__NVIC_DisableIRQ+0x40>)
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	409a      	lsls	r2, r3
 8001ec0:	0013      	movs	r3, r2
 8001ec2:	2280      	movs	r2, #128	; 0x80
 8001ec4:	508b      	str	r3, [r1, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001ec6:	f3bf 8f4f 	dsb	sy
}
 8001eca:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8001ecc:	f3bf 8f6f 	isb	sy
}
 8001ed0:	46c0      	nop			; (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 8001ed2:	46c0      	nop			; (mov r8, r8)
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	b002      	add	sp, #8
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	46c0      	nop			; (mov r8, r8)
 8001edc:	e000e100 	.word	0xe000e100

08001ee0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ee0:	b590      	push	{r4, r7, lr}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	0002      	movs	r2, r0
 8001ee8:	6039      	str	r1, [r7, #0]
 8001eea:	1dfb      	adds	r3, r7, #7
 8001eec:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001eee:	1dfb      	adds	r3, r7, #7
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	2b7f      	cmp	r3, #127	; 0x7f
 8001ef4:	d828      	bhi.n	8001f48 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ef6:	4a2f      	ldr	r2, [pc, #188]	; (8001fb4 <__NVIC_SetPriority+0xd4>)
 8001ef8:	1dfb      	adds	r3, r7, #7
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	b25b      	sxtb	r3, r3
 8001efe:	089b      	lsrs	r3, r3, #2
 8001f00:	33c0      	adds	r3, #192	; 0xc0
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	589b      	ldr	r3, [r3, r2]
 8001f06:	1dfa      	adds	r2, r7, #7
 8001f08:	7812      	ldrb	r2, [r2, #0]
 8001f0a:	0011      	movs	r1, r2
 8001f0c:	2203      	movs	r2, #3
 8001f0e:	400a      	ands	r2, r1
 8001f10:	00d2      	lsls	r2, r2, #3
 8001f12:	21ff      	movs	r1, #255	; 0xff
 8001f14:	4091      	lsls	r1, r2
 8001f16:	000a      	movs	r2, r1
 8001f18:	43d2      	mvns	r2, r2
 8001f1a:	401a      	ands	r2, r3
 8001f1c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	019b      	lsls	r3, r3, #6
 8001f22:	22ff      	movs	r2, #255	; 0xff
 8001f24:	401a      	ands	r2, r3
 8001f26:	1dfb      	adds	r3, r7, #7
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	0018      	movs	r0, r3
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	4003      	ands	r3, r0
 8001f30:	00db      	lsls	r3, r3, #3
 8001f32:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f34:	481f      	ldr	r0, [pc, #124]	; (8001fb4 <__NVIC_SetPriority+0xd4>)
 8001f36:	1dfb      	adds	r3, r7, #7
 8001f38:	781b      	ldrb	r3, [r3, #0]
 8001f3a:	b25b      	sxtb	r3, r3
 8001f3c:	089b      	lsrs	r3, r3, #2
 8001f3e:	430a      	orrs	r2, r1
 8001f40:	33c0      	adds	r3, #192	; 0xc0
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001f46:	e031      	b.n	8001fac <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f48:	4a1b      	ldr	r2, [pc, #108]	; (8001fb8 <__NVIC_SetPriority+0xd8>)
 8001f4a:	1dfb      	adds	r3, r7, #7
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	0019      	movs	r1, r3
 8001f50:	230f      	movs	r3, #15
 8001f52:	400b      	ands	r3, r1
 8001f54:	3b08      	subs	r3, #8
 8001f56:	089b      	lsrs	r3, r3, #2
 8001f58:	3306      	adds	r3, #6
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	18d3      	adds	r3, r2, r3
 8001f5e:	3304      	adds	r3, #4
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	1dfa      	adds	r2, r7, #7
 8001f64:	7812      	ldrb	r2, [r2, #0]
 8001f66:	0011      	movs	r1, r2
 8001f68:	2203      	movs	r2, #3
 8001f6a:	400a      	ands	r2, r1
 8001f6c:	00d2      	lsls	r2, r2, #3
 8001f6e:	21ff      	movs	r1, #255	; 0xff
 8001f70:	4091      	lsls	r1, r2
 8001f72:	000a      	movs	r2, r1
 8001f74:	43d2      	mvns	r2, r2
 8001f76:	401a      	ands	r2, r3
 8001f78:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	019b      	lsls	r3, r3, #6
 8001f7e:	22ff      	movs	r2, #255	; 0xff
 8001f80:	401a      	ands	r2, r3
 8001f82:	1dfb      	adds	r3, r7, #7
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	0018      	movs	r0, r3
 8001f88:	2303      	movs	r3, #3
 8001f8a:	4003      	ands	r3, r0
 8001f8c:	00db      	lsls	r3, r3, #3
 8001f8e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f90:	4809      	ldr	r0, [pc, #36]	; (8001fb8 <__NVIC_SetPriority+0xd8>)
 8001f92:	1dfb      	adds	r3, r7, #7
 8001f94:	781b      	ldrb	r3, [r3, #0]
 8001f96:	001c      	movs	r4, r3
 8001f98:	230f      	movs	r3, #15
 8001f9a:	4023      	ands	r3, r4
 8001f9c:	3b08      	subs	r3, #8
 8001f9e:	089b      	lsrs	r3, r3, #2
 8001fa0:	430a      	orrs	r2, r1
 8001fa2:	3306      	adds	r3, #6
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	18c3      	adds	r3, r0, r3
 8001fa8:	3304      	adds	r3, #4
 8001faa:	601a      	str	r2, [r3, #0]
}
 8001fac:	46c0      	nop			; (mov r8, r8)
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	b003      	add	sp, #12
 8001fb2:	bd90      	pop	{r4, r7, pc}
 8001fb4:	e000e100 	.word	0xe000e100
 8001fb8:	e000ed00 	.word	0xe000ed00

08001fbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	1e5a      	subs	r2, r3, #1
 8001fc8:	2380      	movs	r3, #128	; 0x80
 8001fca:	045b      	lsls	r3, r3, #17
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d301      	bcc.n	8001fd4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e010      	b.n	8001ff6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fd4:	4b0a      	ldr	r3, [pc, #40]	; (8002000 <SysTick_Config+0x44>)
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	3a01      	subs	r2, #1
 8001fda:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fdc:	2301      	movs	r3, #1
 8001fde:	425b      	negs	r3, r3
 8001fe0:	2103      	movs	r1, #3
 8001fe2:	0018      	movs	r0, r3
 8001fe4:	f7ff ff7c 	bl	8001ee0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fe8:	4b05      	ldr	r3, [pc, #20]	; (8002000 <SysTick_Config+0x44>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fee:	4b04      	ldr	r3, [pc, #16]	; (8002000 <SysTick_Config+0x44>)
 8001ff0:	2207      	movs	r2, #7
 8001ff2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	0018      	movs	r0, r3
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	b002      	add	sp, #8
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	46c0      	nop			; (mov r8, r8)
 8002000:	e000e010 	.word	0xe000e010

08002004 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	60b9      	str	r1, [r7, #8]
 800200c:	607a      	str	r2, [r7, #4]
 800200e:	210f      	movs	r1, #15
 8002010:	187b      	adds	r3, r7, r1
 8002012:	1c02      	adds	r2, r0, #0
 8002014:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002016:	68ba      	ldr	r2, [r7, #8]
 8002018:	187b      	adds	r3, r7, r1
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	b25b      	sxtb	r3, r3
 800201e:	0011      	movs	r1, r2
 8002020:	0018      	movs	r0, r3
 8002022:	f7ff ff5d 	bl	8001ee0 <__NVIC_SetPriority>
}
 8002026:	46c0      	nop			; (mov r8, r8)
 8002028:	46bd      	mov	sp, r7
 800202a:	b004      	add	sp, #16
 800202c:	bd80      	pop	{r7, pc}

0800202e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800202e:	b580      	push	{r7, lr}
 8002030:	b082      	sub	sp, #8
 8002032:	af00      	add	r7, sp, #0
 8002034:	0002      	movs	r2, r0
 8002036:	1dfb      	adds	r3, r7, #7
 8002038:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800203a:	1dfb      	adds	r3, r7, #7
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	b25b      	sxtb	r3, r3
 8002040:	0018      	movs	r0, r3
 8002042:	f7ff ff11 	bl	8001e68 <__NVIC_EnableIRQ>
}
 8002046:	46c0      	nop			; (mov r8, r8)
 8002048:	46bd      	mov	sp, r7
 800204a:	b002      	add	sp, #8
 800204c:	bd80      	pop	{r7, pc}

0800204e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800204e:	b580      	push	{r7, lr}
 8002050:	b082      	sub	sp, #8
 8002052:	af00      	add	r7, sp, #0
 8002054:	0002      	movs	r2, r0
 8002056:	1dfb      	adds	r3, r7, #7
 8002058:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800205a:	1dfb      	adds	r3, r7, #7
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	b25b      	sxtb	r3, r3
 8002060:	0018      	movs	r0, r3
 8002062:	f7ff ff1b 	bl	8001e9c <__NVIC_DisableIRQ>
}
 8002066:	46c0      	nop			; (mov r8, r8)
 8002068:	46bd      	mov	sp, r7
 800206a:	b002      	add	sp, #8
 800206c:	bd80      	pop	{r7, pc}

0800206e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800206e:	b580      	push	{r7, lr}
 8002070:	b082      	sub	sp, #8
 8002072:	af00      	add	r7, sp, #0
 8002074:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	0018      	movs	r0, r3
 800207a:	f7ff ff9f 	bl	8001fbc <SysTick_Config>
 800207e:	0003      	movs	r3, r0
}
 8002080:	0018      	movs	r0, r3
 8002082:	46bd      	mov	sp, r7
 8002084:	b002      	add	sp, #8
 8002086:	bd80      	pop	{r7, pc}

08002088 <CORE_GetTick>:
{
 8002088:	b580      	push	{r7, lr}
 800208a:	af00      	add	r7, sp, #0
	return gTicks;
 800208c:	4b02      	ldr	r3, [pc, #8]	; (8002098 <CORE_GetTick+0x10>)
 800208e:	681b      	ldr	r3, [r3, #0]
}
 8002090:	0018      	movs	r0, r3
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	46c0      	nop			; (mov r8, r8)
 8002098:	20000454 	.word	0x20000454

0800209c <IBUS_Detect>:
/*
 * PUBLIC FUNCTIONS
 */

bool IBUS_Detect(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
	IBUS_Init();
 80020a2:	f000 f81b 	bl	80020dc <IBUS_Init>

	uint32_t tick = CORE_GetTick();
 80020a6:	f7ff ffef 	bl	8002088 <CORE_GetTick>
 80020aa:	0003      	movs	r3, r0
 80020ac:	607b      	str	r3, [r7, #4]
	while ((IBUS_TIMEOUT_FS * 2) > CORE_GetTick() - tick)
 80020ae:	e003      	b.n	80020b8 <IBUS_Detect+0x1c>
	{
		IBUS_HandleUART();
 80020b0:	f000 f942 	bl	8002338 <IBUS_HandleUART>
		CORE_Idle();
 80020b4:	f001 fd56 	bl	8003b64 <CORE_Idle>
	while ((IBUS_TIMEOUT_FS * 2) > CORE_GetTick() - tick)
 80020b8:	f7ff ffe6 	bl	8002088 <CORE_GetTick>
 80020bc:	0002      	movs	r2, r0
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	2b29      	cmp	r3, #41	; 0x29
 80020c4:	d9f4      	bls.n	80020b0 <IBUS_Detect+0x14>
	}

	IBUS_Deinit();
 80020c6:	f000 f821 	bl	800210c <IBUS_Deinit>

	return rxHeartbeatIBUS;
 80020ca:	4b03      	ldr	r3, [pc, #12]	; (80020d8 <IBUS_Detect+0x3c>)
 80020cc:	781b      	ldrb	r3, [r3, #0]
}
 80020ce:	0018      	movs	r0, r3
 80020d0:	46bd      	mov	sp, r7
 80020d2:	b002      	add	sp, #8
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	46c0      	nop			; (mov r8, r8)
 80020d8:	2000031c 	.word	0x2000031c

080020dc <IBUS_Init>:

void IBUS_Init (void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
	memset(rxIBUS, 0, sizeof(rxIBUS));
 80020e0:	4b08      	ldr	r3, [pc, #32]	; (8002104 <IBUS_Init+0x28>)
 80020e2:	2220      	movs	r2, #32
 80020e4:	2100      	movs	r1, #0
 80020e6:	0018      	movs	r0, r3
 80020e8:	f002 fe99 	bl	8004e1e <memset>

	UART_Init(IBUS_UART, IBUS_BAUD, UART_Mode_Default);
 80020ec:	4b06      	ldr	r3, [pc, #24]	; (8002108 <IBUS_Init+0x2c>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	22e1      	movs	r2, #225	; 0xe1
 80020f2:	0251      	lsls	r1, r2, #9
 80020f4:	2200      	movs	r2, #0
 80020f6:	0018      	movs	r0, r3
 80020f8:	f002 fbb2 	bl	8004860 <UART_Init>
}
 80020fc:	46c0      	nop			; (mov r8, r8)
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	46c0      	nop			; (mov r8, r8)
 8002104:	200002fc 	.word	0x200002fc
 8002108:	2000028c 	.word	0x2000028c

0800210c <IBUS_Deinit>:

void IBUS_Deinit (void)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	af00      	add	r7, sp, #0
	UART_Deinit(IBUS_UART);
 8002110:	4b03      	ldr	r3, [pc, #12]	; (8002120 <IBUS_Deinit+0x14>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	0018      	movs	r0, r3
 8002116:	f002 fc8b 	bl	8004a30 <UART_Deinit>
}
 800211a:	46c0      	nop			; (mov r8, r8)
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	2000028c 	.word	0x2000028c

08002124 <IBUS_Update>:

void IBUS_Update (void)
{
 8002124:	b590      	push	{r4, r7, lr}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
	// Update Rx Data
	IBUS_HandleUART();
 800212a:	f000 f905 	bl	8002338 <IBUS_HandleUART>

	// Update Loop Variables
	uint32_t now = CORE_GetTick();
 800212e:	f7ff ffab 	bl	8002088 <CORE_GetTick>
 8002132:	0003      	movs	r3, r0
 8002134:	60bb      	str	r3, [r7, #8]
	static uint32_t tick = 0;

	// Check for New Input Data
	if (rxHeartbeatIBUS)
 8002136:	4b2d      	ldr	r3, [pc, #180]	; (80021ec <IBUS_Update+0xc8>)
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d03f      	beq.n	80021be <IBUS_Update+0x9a>
	{
		// Assign Input to data Struct
		uint8_t ch = 0;
 800213e:	230f      	movs	r3, #15
 8002140:	18fb      	adds	r3, r7, r3
 8002142:	2200      	movs	r2, #0
 8002144:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = IBUS_DATA_INDEX; i < (IBUS_PAYLOAD_LEN - IBUS_CHECKSUM_LEN); i += 2)
 8002146:	230e      	movs	r3, #14
 8002148:	18fb      	adds	r3, r7, r3
 800214a:	2202      	movs	r2, #2
 800214c:	701a      	strb	r2, [r3, #0]
 800214e:	e02b      	b.n	80021a8 <IBUS_Update+0x84>
		{
			uint16_t trunc = (int16_t)(rxIBUS[i] | rxIBUS[i+1] << 8);
 8002150:	240e      	movs	r4, #14
 8002152:	193b      	adds	r3, r7, r4
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	4a26      	ldr	r2, [pc, #152]	; (80021f0 <IBUS_Update+0xcc>)
 8002158:	5cd3      	ldrb	r3, [r2, r3]
 800215a:	b21a      	sxth	r2, r3
 800215c:	193b      	adds	r3, r7, r4
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	3301      	adds	r3, #1
 8002162:	4923      	ldr	r1, [pc, #140]	; (80021f0 <IBUS_Update+0xcc>)
 8002164:	5ccb      	ldrb	r3, [r1, r3]
 8002166:	021b      	lsls	r3, r3, #8
 8002168:	b21b      	sxth	r3, r3
 800216a:	4313      	orrs	r3, r2
 800216c:	b21a      	sxth	r2, r3
 800216e:	1dbb      	adds	r3, r7, #6
 8002170:	801a      	strh	r2, [r3, #0]
			dataIBUS.ch[ch] = IBUS_Truncate(trunc);
 8002172:	1dbb      	adds	r3, r7, #6
 8002174:	881b      	ldrh	r3, [r3, #0]
 8002176:	0018      	movs	r0, r3
 8002178:	f000 f848 	bl	800220c <IBUS_Truncate>
 800217c:	0003      	movs	r3, r0
 800217e:	001a      	movs	r2, r3
 8002180:	200f      	movs	r0, #15
 8002182:	183b      	adds	r3, r7, r0
 8002184:	781b      	ldrb	r3, [r3, #0]
 8002186:	b211      	sxth	r1, r2
 8002188:	4a1a      	ldr	r2, [pc, #104]	; (80021f4 <IBUS_Update+0xd0>)
 800218a:	005b      	lsls	r3, r3, #1
 800218c:	18d3      	adds	r3, r2, r3
 800218e:	3302      	adds	r3, #2
 8002190:	1c0a      	adds	r2, r1, #0
 8002192:	801a      	strh	r2, [r3, #0]
			ch += 1;
 8002194:	183b      	adds	r3, r7, r0
 8002196:	183a      	adds	r2, r7, r0
 8002198:	7812      	ldrb	r2, [r2, #0]
 800219a:	3201      	adds	r2, #1
 800219c:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = IBUS_DATA_INDEX; i < (IBUS_PAYLOAD_LEN - IBUS_CHECKSUM_LEN); i += 2)
 800219e:	193b      	adds	r3, r7, r4
 80021a0:	193a      	adds	r2, r7, r4
 80021a2:	7812      	ldrb	r2, [r2, #0]
 80021a4:	3202      	adds	r2, #2
 80021a6:	701a      	strb	r2, [r3, #0]
 80021a8:	230e      	movs	r3, #14
 80021aa:	18fb      	adds	r3, r7, r3
 80021ac:	781b      	ldrb	r3, [r3, #0]
 80021ae:	2b1d      	cmp	r3, #29
 80021b0:	d9ce      	bls.n	8002150 <IBUS_Update+0x2c>
		}
		rxHeartbeatIBUS = false;
 80021b2:	4b0e      	ldr	r3, [pc, #56]	; (80021ec <IBUS_Update+0xc8>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	701a      	strb	r2, [r3, #0]
		tick = now;
 80021b8:	4b0f      	ldr	r3, [pc, #60]	; (80021f8 <IBUS_Update+0xd4>)
 80021ba:	68ba      	ldr	r2, [r7, #8]
 80021bc:	601a      	str	r2, [r3, #0]
	}

	// Check for Input Failsafe
	if (IBUS_TIMEOUT_FS <= (now - tick)) { // If not receiving data and inputLost flag not set
 80021be:	4b0e      	ldr	r3, [pc, #56]	; (80021f8 <IBUS_Update+0xd4>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	68ba      	ldr	r2, [r7, #8]
 80021c4:	1ad3      	subs	r3, r2, r3
 80021c6:	2b14      	cmp	r3, #20
 80021c8:	d909      	bls.n	80021de <IBUS_Update+0xba>
		dataIBUS.inputLost = true;
 80021ca:	4b0a      	ldr	r3, [pc, #40]	; (80021f4 <IBUS_Update+0xd0>)
 80021cc:	2201      	movs	r2, #1
 80021ce:	701a      	strb	r2, [r3, #0]
		memset(rxIBUS, 0, sizeof(rxIBUS));
 80021d0:	4b07      	ldr	r3, [pc, #28]	; (80021f0 <IBUS_Update+0xcc>)
 80021d2:	2220      	movs	r2, #32
 80021d4:	2100      	movs	r1, #0
 80021d6:	0018      	movs	r0, r3
 80021d8:	f002 fe21 	bl	8004e1e <memset>
	} else { // If receiving data and inputLost flag is not reset
		dataIBUS.inputLost = false;
	}
}
 80021dc:	e002      	b.n	80021e4 <IBUS_Update+0xc0>
		dataIBUS.inputLost = false;
 80021de:	4b05      	ldr	r3, [pc, #20]	; (80021f4 <IBUS_Update+0xd0>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	701a      	strb	r2, [r3, #0]
}
 80021e4:	46c0      	nop			; (mov r8, r8)
 80021e6:	46bd      	mov	sp, r7
 80021e8:	b005      	add	sp, #20
 80021ea:	bd90      	pop	{r4, r7, pc}
 80021ec:	2000031c 	.word	0x2000031c
 80021f0:	200002fc 	.word	0x200002fc
 80021f4:	20000320 	.word	0x20000320
 80021f8:	20000340 	.word	0x20000340

080021fc <IBUS_GetDataPtr>:

IBUS_Data* IBUS_GetDataPtr (void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
	return &dataIBUS;
 8002200:	4b01      	ldr	r3, [pc, #4]	; (8002208 <IBUS_GetDataPtr+0xc>)
}
 8002202:	0018      	movs	r0, r3
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}
 8002208:	20000320 	.word	0x20000320

0800220c <IBUS_Truncate>:
/*
 * PRIVATE FUNCTIONS
 */

uint16_t IBUS_Truncate (uint16_t r)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	0002      	movs	r2, r0
 8002214:	1dbb      	adds	r3, r7, #6
 8002216:	801a      	strh	r2, [r3, #0]
	uint16_t retVal = 0;
 8002218:	210e      	movs	r1, #14
 800221a:	187b      	adds	r3, r7, r1
 800221c:	2200      	movs	r2, #0
 800221e:	801a      	strh	r2, [r3, #0]

	if (r == 0) {
 8002220:	1dbb      	adds	r3, r7, #6
 8002222:	881b      	ldrh	r3, [r3, #0]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d103      	bne.n	8002230 <IBUS_Truncate+0x24>
		retVal = 0;
 8002228:	187b      	adds	r3, r7, r1
 800222a:	2200      	movs	r2, #0
 800222c:	801a      	strh	r2, [r3, #0]
 800222e:	e031      	b.n	8002294 <IBUS_Truncate+0x88>
	} else if (r < (IBUS_MIN - IBUS_THRESHOLD)) {
 8002230:	1dbb      	adds	r3, r7, #6
 8002232:	881a      	ldrh	r2, [r3, #0]
 8002234:	23fa      	movs	r3, #250	; 0xfa
 8002236:	005b      	lsls	r3, r3, #1
 8002238:	429a      	cmp	r2, r3
 800223a:	d204      	bcs.n	8002246 <IBUS_Truncate+0x3a>
		retVal = 0;
 800223c:	230e      	movs	r3, #14
 800223e:	18fb      	adds	r3, r7, r3
 8002240:	2200      	movs	r2, #0
 8002242:	801a      	strh	r2, [r3, #0]
 8002244:	e026      	b.n	8002294 <IBUS_Truncate+0x88>
	} else if (r < IBUS_MIN) {
 8002246:	1dbb      	adds	r3, r7, #6
 8002248:	881a      	ldrh	r2, [r3, #0]
 800224a:	23fa      	movs	r3, #250	; 0xfa
 800224c:	009b      	lsls	r3, r3, #2
 800224e:	429a      	cmp	r2, r3
 8002250:	d205      	bcs.n	800225e <IBUS_Truncate+0x52>
		retVal = IBUS_MIN;
 8002252:	230e      	movs	r3, #14
 8002254:	18fb      	adds	r3, r7, r3
 8002256:	22fa      	movs	r2, #250	; 0xfa
 8002258:	0092      	lsls	r2, r2, #2
 800225a:	801a      	strh	r2, [r3, #0]
 800225c:	e01a      	b.n	8002294 <IBUS_Truncate+0x88>
	} else if (r <= IBUS_MAX) {
 800225e:	1dbb      	adds	r3, r7, #6
 8002260:	881a      	ldrh	r2, [r3, #0]
 8002262:	23fa      	movs	r3, #250	; 0xfa
 8002264:	00db      	lsls	r3, r3, #3
 8002266:	429a      	cmp	r2, r3
 8002268:	d805      	bhi.n	8002276 <IBUS_Truncate+0x6a>
		retVal = r;
 800226a:	230e      	movs	r3, #14
 800226c:	18fb      	adds	r3, r7, r3
 800226e:	1dba      	adds	r2, r7, #6
 8002270:	8812      	ldrh	r2, [r2, #0]
 8002272:	801a      	strh	r2, [r3, #0]
 8002274:	e00e      	b.n	8002294 <IBUS_Truncate+0x88>
	} else if (r < (IBUS_MAX + IBUS_THRESHOLD))	{
 8002276:	1dbb      	adds	r3, r7, #6
 8002278:	881b      	ldrh	r3, [r3, #0]
 800227a:	4a0a      	ldr	r2, [pc, #40]	; (80022a4 <IBUS_Truncate+0x98>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d805      	bhi.n	800228c <IBUS_Truncate+0x80>
		retVal = IBUS_MAX;
 8002280:	230e      	movs	r3, #14
 8002282:	18fb      	adds	r3, r7, r3
 8002284:	22fa      	movs	r2, #250	; 0xfa
 8002286:	00d2      	lsls	r2, r2, #3
 8002288:	801a      	strh	r2, [r3, #0]
 800228a:	e003      	b.n	8002294 <IBUS_Truncate+0x88>
	} else {
		retVal = 0;
 800228c:	230e      	movs	r3, #14
 800228e:	18fb      	adds	r3, r7, r3
 8002290:	2200      	movs	r2, #0
 8002292:	801a      	strh	r2, [r3, #0]
	}

	return retVal;
 8002294:	230e      	movs	r3, #14
 8002296:	18fb      	adds	r3, r7, r3
 8002298:	881b      	ldrh	r3, [r3, #0]
}
 800229a:	0018      	movs	r0, r3
 800229c:	46bd      	mov	sp, r7
 800229e:	b004      	add	sp, #16
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	46c0      	nop			; (mov r8, r8)
 80022a4:	000009c3 	.word	0x000009c3

080022a8 <IBUS_Checksum>:

bool IBUS_Checksum ( void )
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
	bool retVal = false;
 80022ae:	1dfb      	adds	r3, r7, #7
 80022b0:	2200      	movs	r2, #0
 80022b2:	701a      	strb	r2, [r3, #0]

	uint16_t cs = (int16_t)(rxIBUS[IBUS_CHECKSUM_INDEX] | (int16_t)rxIBUS[IBUS_CHECKSUM_INDEX + 1] << 8);
 80022b4:	4b1f      	ldr	r3, [pc, #124]	; (8002334 <IBUS_Checksum+0x8c>)
 80022b6:	7f9b      	ldrb	r3, [r3, #30]
 80022b8:	b21a      	sxth	r2, r3
 80022ba:	4b1e      	ldr	r3, [pc, #120]	; (8002334 <IBUS_Checksum+0x8c>)
 80022bc:	7fdb      	ldrb	r3, [r3, #31]
 80022be:	021b      	lsls	r3, r3, #8
 80022c0:	b21b      	sxth	r3, r3
 80022c2:	4313      	orrs	r3, r2
 80022c4:	b21a      	sxth	r2, r3
 80022c6:	003b      	movs	r3, r7
 80022c8:	801a      	strh	r2, [r3, #0]
	uint16_t check = IBUS_CHECKSUM_START;
 80022ca:	1d3b      	adds	r3, r7, #4
 80022cc:	2201      	movs	r2, #1
 80022ce:	4252      	negs	r2, r2
 80022d0:	801a      	strh	r2, [r3, #0]
	check -= IBUS_HEADER1;
 80022d2:	1d3b      	adds	r3, r7, #4
 80022d4:	1d3a      	adds	r2, r7, #4
 80022d6:	8812      	ldrh	r2, [r2, #0]
 80022d8:	3a20      	subs	r2, #32
 80022da:	801a      	strh	r2, [r3, #0]
	check -= IBUS_HEADER2;
 80022dc:	1d3b      	adds	r3, r7, #4
 80022de:	1d3a      	adds	r2, r7, #4
 80022e0:	8812      	ldrh	r2, [r2, #0]
 80022e2:	3a40      	subs	r2, #64	; 0x40
 80022e4:	801a      	strh	r2, [r3, #0]
	for (uint8_t i = IBUS_DATA_INDEX; i < IBUS_CHECKSUM_INDEX; i++)
 80022e6:	1cfb      	adds	r3, r7, #3
 80022e8:	2202      	movs	r2, #2
 80022ea:	701a      	strb	r2, [r3, #0]
 80022ec:	e00e      	b.n	800230c <IBUS_Checksum+0x64>
	{
		check -= rxIBUS[i];
 80022ee:	1cfb      	adds	r3, r7, #3
 80022f0:	781b      	ldrb	r3, [r3, #0]
 80022f2:	4a10      	ldr	r2, [pc, #64]	; (8002334 <IBUS_Checksum+0x8c>)
 80022f4:	5cd3      	ldrb	r3, [r2, r3]
 80022f6:	b29a      	uxth	r2, r3
 80022f8:	1d3b      	adds	r3, r7, #4
 80022fa:	1d39      	adds	r1, r7, #4
 80022fc:	8809      	ldrh	r1, [r1, #0]
 80022fe:	1a8a      	subs	r2, r1, r2
 8002300:	801a      	strh	r2, [r3, #0]
	for (uint8_t i = IBUS_DATA_INDEX; i < IBUS_CHECKSUM_INDEX; i++)
 8002302:	1cfb      	adds	r3, r7, #3
 8002304:	781a      	ldrb	r2, [r3, #0]
 8002306:	1cfb      	adds	r3, r7, #3
 8002308:	3201      	adds	r2, #1
 800230a:	701a      	strb	r2, [r3, #0]
 800230c:	1cfb      	adds	r3, r7, #3
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	2b1d      	cmp	r3, #29
 8002312:	d9ec      	bls.n	80022ee <IBUS_Checksum+0x46>
	}

	if (cs == check)
 8002314:	003a      	movs	r2, r7
 8002316:	1d3b      	adds	r3, r7, #4
 8002318:	8812      	ldrh	r2, [r2, #0]
 800231a:	881b      	ldrh	r3, [r3, #0]
 800231c:	429a      	cmp	r2, r3
 800231e:	d102      	bne.n	8002326 <IBUS_Checksum+0x7e>
	{
		retVal = true;
 8002320:	1dfb      	adds	r3, r7, #7
 8002322:	2201      	movs	r2, #1
 8002324:	701a      	strb	r2, [r3, #0]
	}

	return retVal;
 8002326:	1dfb      	adds	r3, r7, #7
 8002328:	781b      	ldrb	r3, [r3, #0]
}
 800232a:	0018      	movs	r0, r3
 800232c:	46bd      	mov	sp, r7
 800232e:	b002      	add	sp, #8
 8002330:	bd80      	pop	{r7, pc}
 8002332:	46c0      	nop			; (mov r8, r8)
 8002334:	200002fc 	.word	0x200002fc

08002338 <IBUS_HandleUART>:

void IBUS_HandleUART (void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
	// Init Loop Variables
	uint32_t now = CORE_GetTick();
 800233e:	f7ff fea3 	bl	8002088 <CORE_GetTick>
 8002342:	0003      	movs	r3, r0
 8002344:	607b      	str	r3, [r7, #4]
	static uint32_t timeout = 0;
	static bool detH1 = false;
	static bool detH2 = false;

	// Check for Start of transmission (Header1)
	if ( !detH1 )
 8002346:	4b46      	ldr	r3, [pc, #280]	; (8002460 <IBUS_HandleUART+0x128>)
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	2201      	movs	r2, #1
 800234c:	4053      	eors	r3, r2
 800234e:	b2db      	uxtb	r3, r3
 8002350:	2b00      	cmp	r3, #0
 8002352:	d01a      	beq.n	800238a <IBUS_HandleUART+0x52>
	{
		// Process All Available Bytes in Buffer Until Header1 Detected
		while ( UART_ReadCount(IBUS_UART) >= IBUS_HEADER1_LEN)
 8002354:	e012      	b.n	800237c <IBUS_HandleUART+0x44>
		{
			// Read in Next Byte
			UART_Read(IBUS_UART, &rxIBUS[IBUS_HEADER1_INDEX], IBUS_HEADER1_LEN);
 8002356:	4b43      	ldr	r3, [pc, #268]	; (8002464 <IBUS_HandleUART+0x12c>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4943      	ldr	r1, [pc, #268]	; (8002468 <IBUS_HandleUART+0x130>)
 800235c:	2201      	movs	r2, #1
 800235e:	0018      	movs	r0, r3
 8002360:	f002 fbd5 	bl	8004b0e <UART_Read>
			// Check if the Byte is the Message Header1
			if (rxIBUS[IBUS_HEADER1_INDEX] == IBUS_HEADER1) {
 8002364:	4b40      	ldr	r3, [pc, #256]	; (8002468 <IBUS_HandleUART+0x130>)
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	2b20      	cmp	r3, #32
 800236a:	d107      	bne.n	800237c <IBUS_HandleUART+0x44>
				detH1 = true;
 800236c:	4b3c      	ldr	r3, [pc, #240]	; (8002460 <IBUS_HandleUART+0x128>)
 800236e:	2201      	movs	r2, #1
 8002370:	701a      	strb	r2, [r3, #0]
				timeout = now + IBUS_TIMEOUT_IP;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	1d1a      	adds	r2, r3, #4
 8002376:	4b3d      	ldr	r3, [pc, #244]	; (800246c <IBUS_HandleUART+0x134>)
 8002378:	601a      	str	r2, [r3, #0]
				break;
 800237a:	e006      	b.n	800238a <IBUS_HandleUART+0x52>
		while ( UART_ReadCount(IBUS_UART) >= IBUS_HEADER1_LEN)
 800237c:	4b39      	ldr	r3, [pc, #228]	; (8002464 <IBUS_HandleUART+0x12c>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	0018      	movs	r0, r3
 8002382:	f002 fb97 	bl	8004ab4 <UART_ReadCount>
 8002386:	1e03      	subs	r3, r0, #0
 8002388:	d1e5      	bne.n	8002356 <IBUS_HandleUART+0x1e>
			}
		}
	}

	// Header1 Detected, Check for Header2
	if ( detH1 && !detH2)
 800238a:	4b35      	ldr	r3, [pc, #212]	; (8002460 <IBUS_HandleUART+0x128>)
 800238c:	781b      	ldrb	r3, [r3, #0]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d032      	beq.n	80023f8 <IBUS_HandleUART+0xc0>
 8002392:	4b37      	ldr	r3, [pc, #220]	; (8002470 <IBUS_HandleUART+0x138>)
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	2201      	movs	r2, #1
 8002398:	4053      	eors	r3, r2
 800239a:	b2db      	uxtb	r3, r3
 800239c:	2b00      	cmp	r3, #0
 800239e:	d02b      	beq.n	80023f8 <IBUS_HandleUART+0xc0>
	{
		// Only Proceed When Byte in Buffer
		if ( UART_ReadCount(IBUS_UART) >= IBUS_HEADER2_LEN )
 80023a0:	4b30      	ldr	r3, [pc, #192]	; (8002464 <IBUS_HandleUART+0x12c>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	0018      	movs	r0, r3
 80023a6:	f002 fb85 	bl	8004ab4 <UART_ReadCount>
 80023aa:	1e03      	subs	r3, r0, #0
 80023ac:	d019      	beq.n	80023e2 <IBUS_HandleUART+0xaa>
		{
			// Read in Next Byte
			UART_Read(IBUS_UART, &rxIBUS[IBUS_HEADER2_INDEX], IBUS_HEADER2_LEN);
 80023ae:	4b2d      	ldr	r3, [pc, #180]	; (8002464 <IBUS_HandleUART+0x12c>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4930      	ldr	r1, [pc, #192]	; (8002474 <IBUS_HandleUART+0x13c>)
 80023b4:	2201      	movs	r2, #1
 80023b6:	0018      	movs	r0, r3
 80023b8:	f002 fba9 	bl	8004b0e <UART_Read>
			// Check if the Byte is the Message Header1
			if (rxIBUS[IBUS_HEADER2_INDEX] == IBUS_HEADER2) {
 80023bc:	4b2a      	ldr	r3, [pc, #168]	; (8002468 <IBUS_HandleUART+0x130>)
 80023be:	785b      	ldrb	r3, [r3, #1]
 80023c0:	2b40      	cmp	r3, #64	; 0x40
 80023c2:	d107      	bne.n	80023d4 <IBUS_HandleUART+0x9c>
				detH2 = true;
 80023c4:	4b2a      	ldr	r3, [pc, #168]	; (8002470 <IBUS_HandleUART+0x138>)
 80023c6:	2201      	movs	r2, #1
 80023c8:	701a      	strb	r2, [r3, #0]
				timeout = now + IBUS_TIMEOUT_IP;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	1d1a      	adds	r2, r3, #4
 80023ce:	4b27      	ldr	r3, [pc, #156]	; (800246c <IBUS_HandleUART+0x134>)
 80023d0:	601a      	str	r2, [r3, #0]
 80023d2:	e006      	b.n	80023e2 <IBUS_HandleUART+0xaa>
			} else if (rxIBUS[IBUS_HEADER2_INDEX] == IBUS_HEADER1) { // Case for 2 sequential 0x20 bytes
 80023d4:	4b24      	ldr	r3, [pc, #144]	; (8002468 <IBUS_HandleUART+0x130>)
 80023d6:	785b      	ldrb	r3, [r3, #1]
 80023d8:	2b20      	cmp	r3, #32
 80023da:	d002      	beq.n	80023e2 <IBUS_HandleUART+0xaa>
				// Do nothing. Next loop will re-check for Header2
			} else {
				detH1 = false;
 80023dc:	4b20      	ldr	r3, [pc, #128]	; (8002460 <IBUS_HandleUART+0x128>)
 80023de:	2200      	movs	r2, #0
 80023e0:	701a      	strb	r2, [r3, #0]
			}
		}

		// Check for a timeout
		if ( now > timeout )
 80023e2:	4b22      	ldr	r3, [pc, #136]	; (800246c <IBUS_HandleUART+0x134>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d905      	bls.n	80023f8 <IBUS_HandleUART+0xc0>
		{
			detH1 = false;
 80023ec:	4b1c      	ldr	r3, [pc, #112]	; (8002460 <IBUS_HandleUART+0x128>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	701a      	strb	r2, [r3, #0]
			detH2 = false;
 80023f2:	4b1f      	ldr	r3, [pc, #124]	; (8002470 <IBUS_HandleUART+0x138>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	701a      	strb	r2, [r3, #0]
		}
	}

	// Both Headers Detected, Read Remaining Transmission
	if ( detH1 && detH2 )
 80023f8:	4b19      	ldr	r3, [pc, #100]	; (8002460 <IBUS_HandleUART+0x128>)
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d02a      	beq.n	8002456 <IBUS_HandleUART+0x11e>
 8002400:	4b1b      	ldr	r3, [pc, #108]	; (8002470 <IBUS_HandleUART+0x138>)
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d026      	beq.n	8002456 <IBUS_HandleUART+0x11e>
	{
		// Only Proceed When Full Message is Ready
		if ( UART_ReadCount(IBUS_UART) >= (IBUS_PAYLOAD_LEN - IBUS_HEADER1_LEN - IBUS_HEADER2_LEN) )
 8002408:	4b16      	ldr	r3, [pc, #88]	; (8002464 <IBUS_HandleUART+0x12c>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	0018      	movs	r0, r3
 800240e:	f002 fb51 	bl	8004ab4 <UART_ReadCount>
 8002412:	0003      	movs	r3, r0
 8002414:	2b1d      	cmp	r3, #29
 8002416:	d913      	bls.n	8002440 <IBUS_HandleUART+0x108>
		{
			// Read in Remaining Message
			UART_Read(IBUS_UART, &rxIBUS[IBUS_DATA_INDEX], (IBUS_PAYLOAD_LEN - IBUS_HEADER1_LEN - IBUS_HEADER2_LEN));
 8002418:	4b12      	ldr	r3, [pc, #72]	; (8002464 <IBUS_HandleUART+0x12c>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4916      	ldr	r1, [pc, #88]	; (8002478 <IBUS_HandleUART+0x140>)
 800241e:	221e      	movs	r2, #30
 8002420:	0018      	movs	r0, r3
 8002422:	f002 fb74 	bl	8004b0e <UART_Read>
			// Verify the Checksum
			if (IBUS_Checksum()) {
 8002426:	f7ff ff3f 	bl	80022a8 <IBUS_Checksum>
 800242a:	1e03      	subs	r3, r0, #0
 800242c:	d002      	beq.n	8002434 <IBUS_HandleUART+0xfc>
				rxHeartbeatIBUS = true;
 800242e:	4b13      	ldr	r3, [pc, #76]	; (800247c <IBUS_HandleUART+0x144>)
 8002430:	2201      	movs	r2, #1
 8002432:	701a      	strb	r2, [r3, #0]
			}
			// Reset detect for next read weather or not CS is correct
			detH1 = false;
 8002434:	4b0a      	ldr	r3, [pc, #40]	; (8002460 <IBUS_HandleUART+0x128>)
 8002436:	2200      	movs	r2, #0
 8002438:	701a      	strb	r2, [r3, #0]
			detH2 = false;
 800243a:	4b0d      	ldr	r3, [pc, #52]	; (8002470 <IBUS_HandleUART+0x138>)
 800243c:	2200      	movs	r2, #0
 800243e:	701a      	strb	r2, [r3, #0]
		}

		// Check for a timeout
		if ( now > timeout)
 8002440:	4b0a      	ldr	r3, [pc, #40]	; (800246c <IBUS_HandleUART+0x134>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	429a      	cmp	r2, r3
 8002448:	d905      	bls.n	8002456 <IBUS_HandleUART+0x11e>
		{
			detH1 = false;
 800244a:	4b05      	ldr	r3, [pc, #20]	; (8002460 <IBUS_HandleUART+0x128>)
 800244c:	2200      	movs	r2, #0
 800244e:	701a      	strb	r2, [r3, #0]
			detH2 = false;
 8002450:	4b07      	ldr	r3, [pc, #28]	; (8002470 <IBUS_HandleUART+0x138>)
 8002452:	2200      	movs	r2, #0
 8002454:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8002456:	46c0      	nop			; (mov r8, r8)
 8002458:	46bd      	mov	sp, r7
 800245a:	b002      	add	sp, #8
 800245c:	bd80      	pop	{r7, pc}
 800245e:	46c0      	nop			; (mov r8, r8)
 8002460:	20000344 	.word	0x20000344
 8002464:	2000028c 	.word	0x2000028c
 8002468:	200002fc 	.word	0x200002fc
 800246c:	20000348 	.word	0x20000348
 8002470:	2000034c 	.word	0x2000034c
 8002474:	200002fd 	.word	0x200002fd
 8002478:	200002fe 	.word	0x200002fe
 800247c:	2000031c 	.word	0x2000031c

08002480 <CORE_GetTick>:
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
	return gTicks;
 8002484:	4b02      	ldr	r3, [pc, #8]	; (8002490 <CORE_GetTick+0x10>)
 8002486:	681b      	ldr	r3, [r3, #0]
}
 8002488:	0018      	movs	r0, r3
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	46c0      	nop			; (mov r8, r8)
 8002490:	20000454 	.word	0x20000454

08002494 <GPIO_EnableInput>:
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	60b9      	str	r1, [r7, #8]
 800249e:	1dfb      	adds	r3, r7, #7
 80024a0:	701a      	strb	r2, [r3, #0]
	GPIO_Init(gpio, pin, GPIO_Mode_Input | pull);
 80024a2:	1dfb      	adds	r3, r7, #7
 80024a4:	781b      	ldrb	r3, [r3, #0]
 80024a6:	b29a      	uxth	r2, r3
 80024a8:	68b9      	ldr	r1, [r7, #8]
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	0018      	movs	r0, r3
 80024ae:	f001 fd0d 	bl	8003ecc <GPIO_Init>
}
 80024b2:	46c0      	nop			; (mov r8, r8)
 80024b4:	46bd      	mov	sp, r7
 80024b6:	b004      	add	sp, #16
 80024b8:	bd80      	pop	{r7, pc}

080024ba <GPIO_Deinit>:
{
 80024ba:	b580      	push	{r7, lr}
 80024bc:	b082      	sub	sp, #8
 80024be:	af00      	add	r7, sp, #0
 80024c0:	6078      	str	r0, [r7, #4]
 80024c2:	6039      	str	r1, [r7, #0]
	GPIO_Init(gpio, pin, GPIO_Mode_Analog);
 80024c4:	6839      	ldr	r1, [r7, #0]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2203      	movs	r2, #3
 80024ca:	0018      	movs	r0, r3
 80024cc:	f001 fcfe 	bl	8003ecc <GPIO_Init>
}
 80024d0:	46c0      	nop			; (mov r8, r8)
 80024d2:	46bd      	mov	sp, r7
 80024d4:	b002      	add	sp, #8
 80024d6:	bd80      	pop	{r7, pc}

080024d8 <TIM_Read>:
/*
 * INLINE FUNCTION DEFINITIONS
 */

static inline uint32_t TIM_Read(TIM_t * tim)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
	return tim->Instance->CNT;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 80024e6:	0018      	movs	r0, r3
 80024e8:	46bd      	mov	sp, r7
 80024ea:	b002      	add	sp, #8
 80024ec:	bd80      	pop	{r7, pc}
	...

080024f0 <PPM_Detect>:
/*
 * PUBLIC FUNCTIONS
 */

bool PPM_Detect (void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
	PPM_Init();
 80024f6:	f000 f819 	bl	800252c <PPM_Init>

	uint32_t tick = CORE_GetTick();
 80024fa:	f7ff ffc1 	bl	8002480 <CORE_GetTick>
 80024fe:	0003      	movs	r3, r0
 8002500:	607b      	str	r3, [r7, #4]
	while ((PPM_TIMEOUT * 2) > CORE_GetTick() - tick)
 8002502:	e001      	b.n	8002508 <PPM_Detect+0x18>
	{
		CORE_Idle();
 8002504:	f001 fb2e 	bl	8003b64 <CORE_Idle>
	while ((PPM_TIMEOUT * 2) > CORE_GetTick() - tick)
 8002508:	f7ff ffba 	bl	8002480 <CORE_GetTick>
 800250c:	0002      	movs	r2, r0
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	1ad3      	subs	r3, r2, r3
 8002512:	2b77      	cmp	r3, #119	; 0x77
 8002514:	d9f6      	bls.n	8002504 <PPM_Detect+0x14>
	}

	PPM_Deinit();
 8002516:	f000 f835 	bl	8002584 <PPM_Deinit>

	return rxHeartbeatPPM;
 800251a:	4b03      	ldr	r3, [pc, #12]	; (8002528 <PPM_Detect+0x38>)
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	b2db      	uxtb	r3, r3
}
 8002520:	0018      	movs	r0, r3
 8002522:	46bd      	mov	sp, r7
 8002524:	b002      	add	sp, #8
 8002526:	bd80      	pop	{r7, pc}
 8002528:	20000360 	.word	0x20000360

0800252c <PPM_Init>:

void PPM_Init (void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	af00      	add	r7, sp, #0
	PPM_memset();
 8002530:	f000 f8e8 	bl	8002704 <PPM_memset>

	TIM_Init(PPM_TIM, PPM_TIM_FREQ, PPM_TIM_RELOAD);
 8002534:	4b0e      	ldr	r3, [pc, #56]	; (8002570 <PPM_Init+0x44>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a0e      	ldr	r2, [pc, #56]	; (8002574 <PPM_Init+0x48>)
 800253a:	490f      	ldr	r1, [pc, #60]	; (8002578 <PPM_Init+0x4c>)
 800253c:	0018      	movs	r0, r3
 800253e:	f001 fe97 	bl	8004270 <TIM_Init>
	TIM_Start(PPM_TIM);
 8002542:	4b0b      	ldr	r3, [pc, #44]	; (8002570 <PPM_Init+0x44>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	0018      	movs	r0, r3
 8002548:	f001 ff66 	bl	8004418 <TIM_Start>

	GPIO_EnableInput(PPM_GPIO, PPM_PIN, GPIO_Pull_Down);
 800254c:	2380      	movs	r3, #128	; 0x80
 800254e:	011b      	lsls	r3, r3, #4
 8002550:	480a      	ldr	r0, [pc, #40]	; (800257c <PPM_Init+0x50>)
 8002552:	2220      	movs	r2, #32
 8002554:	0019      	movs	r1, r3
 8002556:	f7ff ff9d 	bl	8002494 <GPIO_EnableInput>
	GPIO_OnChange(PPM_GPIO, PPM_PIN, GPIO_IT_Rising, PPM_IRQ);
 800255a:	4b09      	ldr	r3, [pc, #36]	; (8002580 <PPM_Init+0x54>)
 800255c:	2280      	movs	r2, #128	; 0x80
 800255e:	0111      	lsls	r1, r2, #4
 8002560:	4806      	ldr	r0, [pc, #24]	; (800257c <PPM_Init+0x50>)
 8002562:	2201      	movs	r2, #1
 8002564:	f001 fc86 	bl	8003e74 <GPIO_OnChange>
}
 8002568:	46c0      	nop			; (mov r8, r8)
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	46c0      	nop			; (mov r8, r8)
 8002570:	2000003c 	.word	0x2000003c
 8002574:	0000ffff 	.word	0x0000ffff
 8002578:	000f4240 	.word	0x000f4240
 800257c:	50000400 	.word	0x50000400
 8002580:	08002741 	.word	0x08002741

08002584 <PPM_Deinit>:

void PPM_Deinit (void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	af00      	add	r7, sp, #0
	TIM_Deinit(PPM_TIM);
 8002588:	4b0a      	ldr	r3, [pc, #40]	; (80025b4 <PPM_Deinit+0x30>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	0018      	movs	r0, r3
 800258e:	f001 ff6f 	bl	8004470 <TIM_Deinit>

	GPIO_OnChange(PPM_GPIO, PPM_PIN, GPIO_IT_None, NULL);
 8002592:	2380      	movs	r3, #128	; 0x80
 8002594:	0119      	lsls	r1, r3, #4
 8002596:	4808      	ldr	r0, [pc, #32]	; (80025b8 <PPM_Deinit+0x34>)
 8002598:	2300      	movs	r3, #0
 800259a:	2200      	movs	r2, #0
 800259c:	f001 fc6a 	bl	8003e74 <GPIO_OnChange>
	GPIO_Deinit(PPM_GPIO, PPM_PIN);
 80025a0:	2380      	movs	r3, #128	; 0x80
 80025a2:	011b      	lsls	r3, r3, #4
 80025a4:	4a04      	ldr	r2, [pc, #16]	; (80025b8 <PPM_Deinit+0x34>)
 80025a6:	0019      	movs	r1, r3
 80025a8:	0010      	movs	r0, r2
 80025aa:	f7ff ff86 	bl	80024ba <GPIO_Deinit>
}
 80025ae:	46c0      	nop			; (mov r8, r8)
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	2000003c 	.word	0x2000003c
 80025b8:	50000400 	.word	0x50000400

080025bc <PPM_Update>:

void PPM_Update (void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b082      	sub	sp, #8
 80025c0:	af00      	add	r7, sp, #0
	uint32_t now = CORE_GetTick();
 80025c2:	f7ff ff5d 	bl	8002480 <CORE_GetTick>
 80025c6:	0003      	movs	r3, r0
 80025c8:	603b      	str	r3, [r7, #0]
	static uint32_t prev = 0;

	// Check for New Input Data
	if (rxHeartbeatPPM)
 80025ca:	4b1f      	ldr	r3, [pc, #124]	; (8002648 <PPM_Update+0x8c>)
 80025cc:	781b      	ldrb	r3, [r3, #0]
 80025ce:	b2db      	uxtb	r3, r3
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d026      	beq.n	8002622 <PPM_Update+0x66>
	{
		// Assign Input to data Struct
		for (uint8_t i = 0; i < PPM_NUM_CHANNELS; i++)
 80025d4:	1dfb      	adds	r3, r7, #7
 80025d6:	2200      	movs	r2, #0
 80025d8:	701a      	strb	r2, [r3, #0]
 80025da:	e018      	b.n	800260e <PPM_Update+0x52>
		{
			dataPPM.ch[i] = PPM_Truncate(rxPPM[i]);
 80025dc:	1dfb      	adds	r3, r7, #7
 80025de:	781a      	ldrb	r2, [r3, #0]
 80025e0:	4b1a      	ldr	r3, [pc, #104]	; (800264c <PPM_Update+0x90>)
 80025e2:	0052      	lsls	r2, r2, #1
 80025e4:	5ad3      	ldrh	r3, [r2, r3]
 80025e6:	b29b      	uxth	r3, r3
 80025e8:	0018      	movs	r0, r3
 80025ea:	f000 f83d 	bl	8002668 <PPM_Truncate>
 80025ee:	0003      	movs	r3, r0
 80025f0:	001a      	movs	r2, r3
 80025f2:	1dfb      	adds	r3, r7, #7
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	b211      	sxth	r1, r2
 80025f8:	4a15      	ldr	r2, [pc, #84]	; (8002650 <PPM_Update+0x94>)
 80025fa:	005b      	lsls	r3, r3, #1
 80025fc:	18d3      	adds	r3, r2, r3
 80025fe:	3302      	adds	r3, #2
 8002600:	1c0a      	adds	r2, r1, #0
 8002602:	801a      	strh	r2, [r3, #0]
		for (uint8_t i = 0; i < PPM_NUM_CHANNELS; i++)
 8002604:	1dfb      	adds	r3, r7, #7
 8002606:	781a      	ldrb	r2, [r3, #0]
 8002608:	1dfb      	adds	r3, r7, #7
 800260a:	3201      	adds	r2, #1
 800260c:	701a      	strb	r2, [r3, #0]
 800260e:	1dfb      	adds	r3, r7, #7
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	2b07      	cmp	r3, #7
 8002614:	d9e2      	bls.n	80025dc <PPM_Update+0x20>
		}
		rxHeartbeatPPM = false;
 8002616:	4b0c      	ldr	r3, [pc, #48]	; (8002648 <PPM_Update+0x8c>)
 8002618:	2200      	movs	r2, #0
 800261a:	701a      	strb	r2, [r3, #0]
		prev = now;
 800261c:	4b0d      	ldr	r3, [pc, #52]	; (8002654 <PPM_Update+0x98>)
 800261e:	683a      	ldr	r2, [r7, #0]
 8002620:	601a      	str	r2, [r3, #0]
	}

	// Check for Input Failsafe
	if (PPM_TIMEOUT <= (now - prev)) {
 8002622:	4b0c      	ldr	r3, [pc, #48]	; (8002654 <PPM_Update+0x98>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	683a      	ldr	r2, [r7, #0]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	2b3b      	cmp	r3, #59	; 0x3b
 800262c:	d905      	bls.n	800263a <PPM_Update+0x7e>
		dataPPM.inputLost = true;
 800262e:	4b08      	ldr	r3, [pc, #32]	; (8002650 <PPM_Update+0x94>)
 8002630:	2201      	movs	r2, #1
 8002632:	701a      	strb	r2, [r3, #0]
		PPM_memset();
 8002634:	f000 f866 	bl	8002704 <PPM_memset>
	} else {
		dataPPM.inputLost = false;
	}
}
 8002638:	e002      	b.n	8002640 <PPM_Update+0x84>
		dataPPM.inputLost = false;
 800263a:	4b05      	ldr	r3, [pc, #20]	; (8002650 <PPM_Update+0x94>)
 800263c:	2200      	movs	r2, #0
 800263e:	701a      	strb	r2, [r3, #0]
}
 8002640:	46c0      	nop			; (mov r8, r8)
 8002642:	46bd      	mov	sp, r7
 8002644:	b002      	add	sp, #8
 8002646:	bd80      	pop	{r7, pc}
 8002648:	20000360 	.word	0x20000360
 800264c:	20000350 	.word	0x20000350
 8002650:	20000364 	.word	0x20000364
 8002654:	20000378 	.word	0x20000378

08002658 <PPM_GetDataPtr>:

PPM_Data* PPM_GetDataPtr (void)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	af00      	add	r7, sp, #0
	return &dataPPM;
 800265c:	4b01      	ldr	r3, [pc, #4]	; (8002664 <PPM_GetDataPtr+0xc>)
}
 800265e:	0018      	movs	r0, r3
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	20000364 	.word	0x20000364

08002668 <PPM_Truncate>:
/*
 * PRIVATE FUNCTIONS
 */

uint16_t PPM_Truncate (uint16_t r)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	0002      	movs	r2, r0
 8002670:	1dbb      	adds	r3, r7, #6
 8002672:	801a      	strh	r2, [r3, #0]
	uint16_t retVal = 0;
 8002674:	210e      	movs	r1, #14
 8002676:	187b      	adds	r3, r7, r1
 8002678:	2200      	movs	r2, #0
 800267a:	801a      	strh	r2, [r3, #0]

	if (r == 0) {
 800267c:	1dbb      	adds	r3, r7, #6
 800267e:	881b      	ldrh	r3, [r3, #0]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d103      	bne.n	800268c <PPM_Truncate+0x24>
		retVal = 0;
 8002684:	187b      	adds	r3, r7, r1
 8002686:	2200      	movs	r2, #0
 8002688:	801a      	strh	r2, [r3, #0]
 800268a:	e031      	b.n	80026f0 <PPM_Truncate+0x88>
	} else if (r < (PPM_MIN - PPM_THRESHOLD)) {
 800268c:	1dbb      	adds	r3, r7, #6
 800268e:	881a      	ldrh	r2, [r3, #0]
 8002690:	23e1      	movs	r3, #225	; 0xe1
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	429a      	cmp	r2, r3
 8002696:	d204      	bcs.n	80026a2 <PPM_Truncate+0x3a>
		retVal = 0;
 8002698:	230e      	movs	r3, #14
 800269a:	18fb      	adds	r3, r7, r3
 800269c:	2200      	movs	r2, #0
 800269e:	801a      	strh	r2, [r3, #0]
 80026a0:	e026      	b.n	80026f0 <PPM_Truncate+0x88>
	} else if (r < PPM_MIN) {
 80026a2:	1dbb      	adds	r3, r7, #6
 80026a4:	881a      	ldrh	r2, [r3, #0]
 80026a6:	23fa      	movs	r3, #250	; 0xfa
 80026a8:	009b      	lsls	r3, r3, #2
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d205      	bcs.n	80026ba <PPM_Truncate+0x52>
		retVal = PPM_MIN;
 80026ae:	230e      	movs	r3, #14
 80026b0:	18fb      	adds	r3, r7, r3
 80026b2:	22fa      	movs	r2, #250	; 0xfa
 80026b4:	0092      	lsls	r2, r2, #2
 80026b6:	801a      	strh	r2, [r3, #0]
 80026b8:	e01a      	b.n	80026f0 <PPM_Truncate+0x88>
	} else if (r <= PPM_MAX) {
 80026ba:	1dbb      	adds	r3, r7, #6
 80026bc:	881a      	ldrh	r2, [r3, #0]
 80026be:	23fa      	movs	r3, #250	; 0xfa
 80026c0:	00db      	lsls	r3, r3, #3
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d805      	bhi.n	80026d2 <PPM_Truncate+0x6a>
		retVal = r;
 80026c6:	230e      	movs	r3, #14
 80026c8:	18fb      	adds	r3, r7, r3
 80026ca:	1dba      	adds	r2, r7, #6
 80026cc:	8812      	ldrh	r2, [r2, #0]
 80026ce:	801a      	strh	r2, [r3, #0]
 80026d0:	e00e      	b.n	80026f0 <PPM_Truncate+0x88>
	} else if (r < (PPM_MAX + PPM_THRESHOLD))	{
 80026d2:	1dbb      	adds	r3, r7, #6
 80026d4:	881b      	ldrh	r3, [r3, #0]
 80026d6:	4a0a      	ldr	r2, [pc, #40]	; (8002700 <PPM_Truncate+0x98>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d805      	bhi.n	80026e8 <PPM_Truncate+0x80>
		retVal = PPM_MAX;
 80026dc:	230e      	movs	r3, #14
 80026de:	18fb      	adds	r3, r7, r3
 80026e0:	22fa      	movs	r2, #250	; 0xfa
 80026e2:	00d2      	lsls	r2, r2, #3
 80026e4:	801a      	strh	r2, [r3, #0]
 80026e6:	e003      	b.n	80026f0 <PPM_Truncate+0x88>
	} else {
		retVal = 0;
 80026e8:	230e      	movs	r3, #14
 80026ea:	18fb      	adds	r3, r7, r3
 80026ec:	2200      	movs	r2, #0
 80026ee:	801a      	strh	r2, [r3, #0]
	}

	return retVal;
 80026f0:	230e      	movs	r3, #14
 80026f2:	18fb      	adds	r3, r7, r3
 80026f4:	881b      	ldrh	r3, [r3, #0]
}
 80026f6:	0018      	movs	r0, r3
 80026f8:	46bd      	mov	sp, r7
 80026fa:	b004      	add	sp, #16
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	46c0      	nop			; (mov r8, r8)
 8002700:	00000833 	.word	0x00000833

08002704 <PPM_memset>:

void PPM_memset (void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < PPM_NUM_CHANNELS; i++)
 800270a:	1dfb      	adds	r3, r7, #7
 800270c:	2200      	movs	r2, #0
 800270e:	701a      	strb	r2, [r3, #0]
 8002710:	e00a      	b.n	8002728 <PPM_memset+0x24>
	{
		rxPPM[i] = 0;
 8002712:	1dfb      	adds	r3, r7, #7
 8002714:	781a      	ldrb	r2, [r3, #0]
 8002716:	4b09      	ldr	r3, [pc, #36]	; (800273c <PPM_memset+0x38>)
 8002718:	0052      	lsls	r2, r2, #1
 800271a:	2100      	movs	r1, #0
 800271c:	52d1      	strh	r1, [r2, r3]
	for (uint8_t i = 0; i < PPM_NUM_CHANNELS; i++)
 800271e:	1dfb      	adds	r3, r7, #7
 8002720:	781a      	ldrb	r2, [r3, #0]
 8002722:	1dfb      	adds	r3, r7, #7
 8002724:	3201      	adds	r2, #1
 8002726:	701a      	strb	r2, [r3, #0]
 8002728:	1dfb      	adds	r3, r7, #7
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	2b07      	cmp	r3, #7
 800272e:	d9f0      	bls.n	8002712 <PPM_memset+0xe>
	}
}
 8002730:	46c0      	nop			; (mov r8, r8)
 8002732:	46c0      	nop			; (mov r8, r8)
 8002734:	46bd      	mov	sp, r7
 8002736:	b002      	add	sp, #8
 8002738:	bd80      	pop	{r7, pc}
 800273a:	46c0      	nop			; (mov r8, r8)
 800273c:	20000350 	.word	0x20000350

08002740 <PPM_IRQ>:
/*
 * INTERRUPT ROUTINES
 */

void PPM_IRQ (void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
	uint16_t now = TIM_Read(PPM_TIM);	// Current IRQ Loop Time
 8002746:	4b29      	ldr	r3, [pc, #164]	; (80027ec <PPM_IRQ+0xac>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	0018      	movs	r0, r3
 800274c:	f7ff fec4 	bl	80024d8 <TIM_Read>
 8002750:	0002      	movs	r2, r0
 8002752:	1dbb      	adds	r3, r7, #6
 8002754:	801a      	strh	r2, [r3, #0]
	uint16_t pulse = 0;					// Pulse Width
 8002756:	1d3b      	adds	r3, r7, #4
 8002758:	2200      	movs	r2, #0
 800275a:	801a      	strh	r2, [r3, #0]
	static uint16_t tick = 0;			// Previous IRQ Loop Time
	static uint8_t ch = 0;				// Channel Index
	static bool sync = false;			// Sync Flag to Indicate Start of Transmission

	// Calculate the Pulse Width
	pulse = now - tick;
 800275c:	4b24      	ldr	r3, [pc, #144]	; (80027f0 <PPM_IRQ+0xb0>)
 800275e:	881a      	ldrh	r2, [r3, #0]
 8002760:	1d3b      	adds	r3, r7, #4
 8002762:	1db9      	adds	r1, r7, #6
 8002764:	8809      	ldrh	r1, [r1, #0]
 8002766:	1a8a      	subs	r2, r1, r2
 8002768:	801a      	strh	r2, [r3, #0]

	// Check for Channel 1 Synchronization
	if (pulse > PPM_EOF_TIME)
 800276a:	1d3b      	adds	r3, r7, #4
 800276c:	881a      	ldrh	r2, [r3, #0]
 800276e:	23fa      	movs	r3, #250	; 0xfa
 8002770:	011b      	lsls	r3, r3, #4
 8002772:	429a      	cmp	r2, r3
 8002774:	d906      	bls.n	8002784 <PPM_IRQ+0x44>
	{
		ch = 0;
 8002776:	4b1f      	ldr	r3, [pc, #124]	; (80027f4 <PPM_IRQ+0xb4>)
 8002778:	2200      	movs	r2, #0
 800277a:	701a      	strb	r2, [r3, #0]
		sync = true;
 800277c:	4b1e      	ldr	r3, [pc, #120]	; (80027f8 <PPM_IRQ+0xb8>)
 800277e:	2201      	movs	r2, #1
 8002780:	701a      	strb	r2, [r3, #0]
 8002782:	e02a      	b.n	80027da <PPM_IRQ+0x9a>
	}
	// Assign Pulse to Channel
	else if (sync)
 8002784:	4b1c      	ldr	r3, [pc, #112]	; (80027f8 <PPM_IRQ+0xb8>)
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d026      	beq.n	80027da <PPM_IRQ+0x9a>
	{
		// Check for valid pulse
		if (pulse <= (PPM_MAX + PPM_THRESHOLD) && pulse >= (PPM_MIN - PPM_THRESHOLD)) {
 800278c:	1d3b      	adds	r3, r7, #4
 800278e:	881b      	ldrh	r3, [r3, #0]
 8002790:	4a1a      	ldr	r2, [pc, #104]	; (80027fc <PPM_IRQ+0xbc>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d814      	bhi.n	80027c0 <PPM_IRQ+0x80>
 8002796:	1d3b      	adds	r3, r7, #4
 8002798:	881a      	ldrh	r2, [r3, #0]
 800279a:	23e1      	movs	r3, #225	; 0xe1
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	429a      	cmp	r2, r3
 80027a0:	d30e      	bcc.n	80027c0 <PPM_IRQ+0x80>
			rxPPM[ch] = pulse;
 80027a2:	4b14      	ldr	r3, [pc, #80]	; (80027f4 <PPM_IRQ+0xb4>)
 80027a4:	781b      	ldrb	r3, [r3, #0]
 80027a6:	001a      	movs	r2, r3
 80027a8:	4b15      	ldr	r3, [pc, #84]	; (8002800 <PPM_IRQ+0xc0>)
 80027aa:	0052      	lsls	r2, r2, #1
 80027ac:	1d39      	adds	r1, r7, #4
 80027ae:	8809      	ldrh	r1, [r1, #0]
 80027b0:	52d1      	strh	r1, [r2, r3]
			ch += 1;
 80027b2:	4b10      	ldr	r3, [pc, #64]	; (80027f4 <PPM_IRQ+0xb4>)
 80027b4:	781b      	ldrb	r3, [r3, #0]
 80027b6:	3301      	adds	r3, #1
 80027b8:	b2da      	uxtb	r2, r3
 80027ba:	4b0e      	ldr	r3, [pc, #56]	; (80027f4 <PPM_IRQ+0xb4>)
 80027bc:	701a      	strb	r2, [r3, #0]
 80027be:	e002      	b.n	80027c6 <PPM_IRQ+0x86>
		} else { // Pulse train is corrupted. Abort transmission.
			sync = false;
 80027c0:	4b0d      	ldr	r3, [pc, #52]	; (80027f8 <PPM_IRQ+0xb8>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	701a      	strb	r2, [r3, #0]
		}
		// If on Last Channel
		if (ch >= (PPM_NUM_CHANNELS - 1))
 80027c6:	4b0b      	ldr	r3, [pc, #44]	; (80027f4 <PPM_IRQ+0xb4>)
 80027c8:	781b      	ldrb	r3, [r3, #0]
 80027ca:	2b06      	cmp	r3, #6
 80027cc:	d905      	bls.n	80027da <PPM_IRQ+0x9a>
		{
			rxHeartbeatPPM = true;
 80027ce:	4b0d      	ldr	r3, [pc, #52]	; (8002804 <PPM_IRQ+0xc4>)
 80027d0:	2201      	movs	r2, #1
 80027d2:	701a      	strb	r2, [r3, #0]
			sync = false;
 80027d4:	4b08      	ldr	r3, [pc, #32]	; (80027f8 <PPM_IRQ+0xb8>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	701a      	strb	r2, [r3, #0]
		}

	}

	// Set variables for next loop
	tick = now;
 80027da:	4b05      	ldr	r3, [pc, #20]	; (80027f0 <PPM_IRQ+0xb0>)
 80027dc:	1dba      	adds	r2, r7, #6
 80027de:	8812      	ldrh	r2, [r2, #0]
 80027e0:	801a      	strh	r2, [r3, #0]

}
 80027e2:	46c0      	nop			; (mov r8, r8)
 80027e4:	46bd      	mov	sp, r7
 80027e6:	b002      	add	sp, #8
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	46c0      	nop			; (mov r8, r8)
 80027ec:	2000003c 	.word	0x2000003c
 80027f0:	2000037c 	.word	0x2000037c
 80027f4:	2000037e 	.word	0x2000037e
 80027f8:	2000037f 	.word	0x2000037f
 80027fc:	00000834 	.word	0x00000834
 8002800:	20000350 	.word	0x20000350
 8002804:	20000360 	.word	0x20000360

08002808 <CORE_GetTick>:
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
	return gTicks;
 800280c:	4b02      	ldr	r3, [pc, #8]	; (8002818 <CORE_GetTick+0x10>)
 800280e:	681b      	ldr	r3, [r3, #0]
}
 8002810:	0018      	movs	r0, r3
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	46c0      	nop			; (mov r8, r8)
 8002818:	20000454 	.word	0x20000454

0800281c <GPIO_EnableInput>:
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	60f8      	str	r0, [r7, #12]
 8002824:	60b9      	str	r1, [r7, #8]
 8002826:	1dfb      	adds	r3, r7, #7
 8002828:	701a      	strb	r2, [r3, #0]
	GPIO_Init(gpio, pin, GPIO_Mode_Input | pull);
 800282a:	1dfb      	adds	r3, r7, #7
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	b29a      	uxth	r2, r3
 8002830:	68b9      	ldr	r1, [r7, #8]
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	0018      	movs	r0, r3
 8002836:	f001 fb49 	bl	8003ecc <GPIO_Init>
}
 800283a:	46c0      	nop			; (mov r8, r8)
 800283c:	46bd      	mov	sp, r7
 800283e:	b004      	add	sp, #16
 8002840:	bd80      	pop	{r7, pc}

08002842 <GPIO_Deinit>:
{
 8002842:	b580      	push	{r7, lr}
 8002844:	b082      	sub	sp, #8
 8002846:	af00      	add	r7, sp, #0
 8002848:	6078      	str	r0, [r7, #4]
 800284a:	6039      	str	r1, [r7, #0]
	GPIO_Init(gpio, pin, GPIO_Mode_Analog);
 800284c:	6839      	ldr	r1, [r7, #0]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2203      	movs	r2, #3
 8002852:	0018      	movs	r0, r3
 8002854:	f001 fb3a 	bl	8003ecc <GPIO_Init>
}
 8002858:	46c0      	nop			; (mov r8, r8)
 800285a:	46bd      	mov	sp, r7
 800285c:	b002      	add	sp, #8
 800285e:	bd80      	pop	{r7, pc}

08002860 <GPIO_Read>:
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	6039      	str	r1, [r7, #0]
	return ((gpio->IDR & pin) > 0);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	691b      	ldr	r3, [r3, #16]
 800286e:	683a      	ldr	r2, [r7, #0]
 8002870:	4013      	ands	r3, r2
 8002872:	1e5a      	subs	r2, r3, #1
 8002874:	4193      	sbcs	r3, r2
 8002876:	b2db      	uxtb	r3, r3
}
 8002878:	0018      	movs	r0, r3
 800287a:	46bd      	mov	sp, r7
 800287c:	b002      	add	sp, #8
 800287e:	bd80      	pop	{r7, pc}

08002880 <TIM_Read>:
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b082      	sub	sp, #8
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
	return tim->Instance->CNT;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800288e:	0018      	movs	r0, r3
 8002890:	46bd      	mov	sp, r7
 8002892:	b002      	add	sp, #8
 8002894:	bd80      	pop	{r7, pc}
	...

08002898 <PWM_Detect>:
 * PUBLIC FUNCTIONS
 */

// TODO: Fix the false-positive when running PPM protocol
bool PWM_Detect(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
	PWM_Init();
 800289e:	f000 f83d 	bl	800291c <PWM_Init>

	uint32_t tick = CORE_GetTick();
 80028a2:	f7ff ffb1 	bl	8002808 <CORE_GetTick>
 80028a6:	0003      	movs	r3, r0
 80028a8:	603b      	str	r3, [r7, #0]
	while ((PWM_TIMEOUT * 2) > CORE_GetTick() - tick)
 80028aa:	e001      	b.n	80028b0 <PWM_Detect+0x18>
	{
		CORE_Idle();
 80028ac:	f001 f95a 	bl	8003b64 <CORE_Idle>
	while ((PWM_TIMEOUT * 2) > CORE_GetTick() - tick)
 80028b0:	f7ff ffaa 	bl	8002808 <CORE_GetTick>
 80028b4:	0002      	movs	r2, r0
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	2b77      	cmp	r3, #119	; 0x77
 80028bc:	d9f6      	bls.n	80028ac <PWM_Detect+0x14>
	}

	PWM_Deinit();
 80028be:	f000 f887 	bl	80029d0 <PWM_Deinit>

	bool retVal = false;
 80028c2:	1dfb      	adds	r3, r7, #7
 80028c4:	2200      	movs	r2, #0
 80028c6:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < PWM_NUM_CHANNELS; i++)
 80028c8:	1dbb      	adds	r3, r7, #6
 80028ca:	2200      	movs	r2, #0
 80028cc:	701a      	strb	r2, [r3, #0]
 80028ce:	e018      	b.n	8002902 <PWM_Detect+0x6a>
	{
		retVal = retVal || rxHeartbeatPWM[i];
 80028d0:	1dfb      	adds	r3, r7, #7
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d106      	bne.n	80028e6 <PWM_Detect+0x4e>
 80028d8:	1dbb      	adds	r3, r7, #6
 80028da:	781b      	ldrb	r3, [r3, #0]
 80028dc:	4a0e      	ldr	r2, [pc, #56]	; (8002918 <PWM_Detect+0x80>)
 80028de:	5cd3      	ldrb	r3, [r2, r3]
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d001      	beq.n	80028ea <PWM_Detect+0x52>
 80028e6:	2201      	movs	r2, #1
 80028e8:	e000      	b.n	80028ec <PWM_Detect+0x54>
 80028ea:	2200      	movs	r2, #0
 80028ec:	1dfb      	adds	r3, r7, #7
 80028ee:	701a      	strb	r2, [r3, #0]
 80028f0:	781a      	ldrb	r2, [r3, #0]
 80028f2:	2101      	movs	r1, #1
 80028f4:	400a      	ands	r2, r1
 80028f6:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < PWM_NUM_CHANNELS; i++)
 80028f8:	1dbb      	adds	r3, r7, #6
 80028fa:	781a      	ldrb	r2, [r3, #0]
 80028fc:	1dbb      	adds	r3, r7, #6
 80028fe:	3201      	adds	r2, #1
 8002900:	701a      	strb	r2, [r3, #0]
 8002902:	1dbb      	adds	r3, r7, #6
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	2b03      	cmp	r3, #3
 8002908:	d9e2      	bls.n	80028d0 <PWM_Detect+0x38>
	}
	return retVal;
 800290a:	1dfb      	adds	r3, r7, #7
 800290c:	781b      	ldrb	r3, [r3, #0]
}
 800290e:	0018      	movs	r0, r3
 8002910:	46bd      	mov	sp, r7
 8002912:	b002      	add	sp, #8
 8002914:	bd80      	pop	{r7, pc}
 8002916:	46c0      	nop			; (mov r8, r8)
 8002918:	20000398 	.word	0x20000398

0800291c <PWM_Init>:

void PWM_Init ()
{
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
	PWM_memset();
 8002920:	f000 f98e 	bl	8002c40 <PWM_memset>

	TIM_Init(PWM_TIM, PWM_TIM_FREQ, PWM_TIM_RELOAD);
 8002924:	4b22      	ldr	r3, [pc, #136]	; (80029b0 <PWM_Init+0x94>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a22      	ldr	r2, [pc, #136]	; (80029b4 <PWM_Init+0x98>)
 800292a:	4923      	ldr	r1, [pc, #140]	; (80029b8 <PWM_Init+0x9c>)
 800292c:	0018      	movs	r0, r3
 800292e:	f001 fc9f 	bl	8004270 <TIM_Init>
	TIM_Start(PWM_TIM);
 8002932:	4b1f      	ldr	r3, [pc, #124]	; (80029b0 <PWM_Init+0x94>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	0018      	movs	r0, r3
 8002938:	f001 fd6e 	bl	8004418 <TIM_Start>

	GPIO_EnableInput(PWM_S1_GPIO, PWM_S1_PIN, GPIO_Pull_Down);
 800293c:	2380      	movs	r3, #128	; 0x80
 800293e:	011b      	lsls	r3, r3, #4
 8002940:	481e      	ldr	r0, [pc, #120]	; (80029bc <PWM_Init+0xa0>)
 8002942:	2220      	movs	r2, #32
 8002944:	0019      	movs	r1, r3
 8002946:	f7ff ff69 	bl	800281c <GPIO_EnableInput>
	GPIO_EnableInput(PWM_S2_GPIO, PWM_S2_PIN, GPIO_Pull_Down);
 800294a:	4b1c      	ldr	r3, [pc, #112]	; (80029bc <PWM_Init+0xa0>)
 800294c:	2220      	movs	r2, #32
 800294e:	2104      	movs	r1, #4
 8002950:	0018      	movs	r0, r3
 8002952:	f7ff ff63 	bl	800281c <GPIO_EnableInput>
	GPIO_EnableInput(PWM_S3_GPIO, PWM_S3_PIN, GPIO_Pull_Down);
 8002956:	23a0      	movs	r3, #160	; 0xa0
 8002958:	05db      	lsls	r3, r3, #23
 800295a:	2220      	movs	r2, #32
 800295c:	2140      	movs	r1, #64	; 0x40
 800295e:	0018      	movs	r0, r3
 8002960:	f7ff ff5c 	bl	800281c <GPIO_EnableInput>
	GPIO_EnableInput(PWM_S4_GPIO, PWM_S4_PIN, GPIO_Pull_Down);
 8002964:	23a0      	movs	r3, #160	; 0xa0
 8002966:	05db      	lsls	r3, r3, #23
 8002968:	2220      	movs	r2, #32
 800296a:	2120      	movs	r1, #32
 800296c:	0018      	movs	r0, r3
 800296e:	f7ff ff55 	bl	800281c <GPIO_EnableInput>
	GPIO_OnChange(PWM_S1_GPIO, PWM_S1_PIN, GPIO_IT_Both, PWM1_IRQ);
 8002972:	4b13      	ldr	r3, [pc, #76]	; (80029c0 <PWM_Init+0xa4>)
 8002974:	2280      	movs	r2, #128	; 0x80
 8002976:	0111      	lsls	r1, r2, #4
 8002978:	4810      	ldr	r0, [pc, #64]	; (80029bc <PWM_Init+0xa0>)
 800297a:	2203      	movs	r2, #3
 800297c:	f001 fa7a 	bl	8003e74 <GPIO_OnChange>
	GPIO_OnChange(PWM_S2_GPIO, PWM_S2_PIN, GPIO_IT_Both, PWM2_IRQ);
 8002980:	4b10      	ldr	r3, [pc, #64]	; (80029c4 <PWM_Init+0xa8>)
 8002982:	480e      	ldr	r0, [pc, #56]	; (80029bc <PWM_Init+0xa0>)
 8002984:	2203      	movs	r2, #3
 8002986:	2104      	movs	r1, #4
 8002988:	f001 fa74 	bl	8003e74 <GPIO_OnChange>
	GPIO_OnChange(PWM_S3_GPIO, PWM_S3_PIN, GPIO_IT_Both, PWM3_IRQ);
 800298c:	4b0e      	ldr	r3, [pc, #56]	; (80029c8 <PWM_Init+0xac>)
 800298e:	22a0      	movs	r2, #160	; 0xa0
 8002990:	05d0      	lsls	r0, r2, #23
 8002992:	2203      	movs	r2, #3
 8002994:	2140      	movs	r1, #64	; 0x40
 8002996:	f001 fa6d 	bl	8003e74 <GPIO_OnChange>
	GPIO_OnChange(PWM_S4_GPIO, PWM_S4_PIN, GPIO_IT_Both, PWM4_IRQ);
 800299a:	4b0c      	ldr	r3, [pc, #48]	; (80029cc <PWM_Init+0xb0>)
 800299c:	22a0      	movs	r2, #160	; 0xa0
 800299e:	05d0      	lsls	r0, r2, #23
 80029a0:	2203      	movs	r2, #3
 80029a2:	2120      	movs	r1, #32
 80029a4:	f001 fa66 	bl	8003e74 <GPIO_OnChange>
}
 80029a8:	46c0      	nop			; (mov r8, r8)
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	46c0      	nop			; (mov r8, r8)
 80029b0:	2000003c 	.word	0x2000003c
 80029b4:	0000ffff 	.word	0x0000ffff
 80029b8:	000f4240 	.word	0x000f4240
 80029bc:	50000400 	.word	0x50000400
 80029c0:	08002c9d 	.word	0x08002c9d
 80029c4:	08002d59 	.word	0x08002d59
 80029c8:	08002e11 	.word	0x08002e11
 80029cc:	08002ec9 	.word	0x08002ec9

080029d0 <PWM_Deinit>:

void PWM_Deinit (void)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	af00      	add	r7, sp, #0
	TIM_Deinit(TIM_RADIO);
 80029d4:	4b1d      	ldr	r3, [pc, #116]	; (8002a4c <PWM_Deinit+0x7c>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	0018      	movs	r0, r3
 80029da:	f001 fd49 	bl	8004470 <TIM_Deinit>

	GPIO_OnChange(PWM_S1_GPIO, PWM_S1_PIN, GPIO_IT_None, NULL);
 80029de:	2380      	movs	r3, #128	; 0x80
 80029e0:	0119      	lsls	r1, r3, #4
 80029e2:	481b      	ldr	r0, [pc, #108]	; (8002a50 <PWM_Deinit+0x80>)
 80029e4:	2300      	movs	r3, #0
 80029e6:	2200      	movs	r2, #0
 80029e8:	f001 fa44 	bl	8003e74 <GPIO_OnChange>
	GPIO_OnChange(PWM_S2_GPIO, PWM_S2_PIN, GPIO_IT_None, NULL);
 80029ec:	4818      	ldr	r0, [pc, #96]	; (8002a50 <PWM_Deinit+0x80>)
 80029ee:	2300      	movs	r3, #0
 80029f0:	2200      	movs	r2, #0
 80029f2:	2104      	movs	r1, #4
 80029f4:	f001 fa3e 	bl	8003e74 <GPIO_OnChange>
	GPIO_OnChange(PWM_S3_GPIO, PWM_S3_PIN, GPIO_IT_None, NULL);
 80029f8:	23a0      	movs	r3, #160	; 0xa0
 80029fa:	05d8      	lsls	r0, r3, #23
 80029fc:	2300      	movs	r3, #0
 80029fe:	2200      	movs	r2, #0
 8002a00:	2140      	movs	r1, #64	; 0x40
 8002a02:	f001 fa37 	bl	8003e74 <GPIO_OnChange>
	GPIO_OnChange(PWM_S4_GPIO, PWM_S4_PIN, GPIO_IT_None, NULL);
 8002a06:	23a0      	movs	r3, #160	; 0xa0
 8002a08:	05d8      	lsls	r0, r3, #23
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	2120      	movs	r1, #32
 8002a10:	f001 fa30 	bl	8003e74 <GPIO_OnChange>
	GPIO_Deinit(PWM_S1_GPIO, PWM_S1_PIN);
 8002a14:	2380      	movs	r3, #128	; 0x80
 8002a16:	011b      	lsls	r3, r3, #4
 8002a18:	4a0d      	ldr	r2, [pc, #52]	; (8002a50 <PWM_Deinit+0x80>)
 8002a1a:	0019      	movs	r1, r3
 8002a1c:	0010      	movs	r0, r2
 8002a1e:	f7ff ff10 	bl	8002842 <GPIO_Deinit>
	GPIO_Deinit(PWM_S2_GPIO, PWM_S2_PIN);
 8002a22:	4b0b      	ldr	r3, [pc, #44]	; (8002a50 <PWM_Deinit+0x80>)
 8002a24:	2104      	movs	r1, #4
 8002a26:	0018      	movs	r0, r3
 8002a28:	f7ff ff0b 	bl	8002842 <GPIO_Deinit>
	GPIO_Deinit(PWM_S3_GPIO, PWM_S3_PIN);
 8002a2c:	23a0      	movs	r3, #160	; 0xa0
 8002a2e:	05db      	lsls	r3, r3, #23
 8002a30:	2140      	movs	r1, #64	; 0x40
 8002a32:	0018      	movs	r0, r3
 8002a34:	f7ff ff05 	bl	8002842 <GPIO_Deinit>
	GPIO_Deinit(PWM_S4_GPIO, PWM_S4_PIN);
 8002a38:	23a0      	movs	r3, #160	; 0xa0
 8002a3a:	05db      	lsls	r3, r3, #23
 8002a3c:	2120      	movs	r1, #32
 8002a3e:	0018      	movs	r0, r3
 8002a40:	f7ff feff 	bl	8002842 <GPIO_Deinit>
}
 8002a44:	46c0      	nop			; (mov r8, r8)
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	46c0      	nop			; (mov r8, r8)
 8002a4c:	2000003c 	.word	0x2000003c
 8002a50:	50000400 	.word	0x50000400

08002a54 <PWM_Update>:

void PWM_Update (void)
{
 8002a54:	b590      	push	{r4, r7, lr}
 8002a56:	b087      	sub	sp, #28
 8002a58:	af00      	add	r7, sp, #0
	uint32_t now = CORE_GetTick();
 8002a5a:	f7ff fed5 	bl	8002808 <CORE_GetTick>
 8002a5e:	0003      	movs	r3, r0
 8002a60:	60bb      	str	r3, [r7, #8]
	static uint32_t prev = 0;

	// Check for New Input Data
	if (rxHeartbeatPWM[0] || rxHeartbeatPWM [1] || rxHeartbeatPWM [2] || rxHeartbeatPWM [3])
 8002a62:	4b48      	ldr	r3, [pc, #288]	; (8002b84 <PWM_Update+0x130>)
 8002a64:	781b      	ldrb	r3, [r3, #0]
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d10e      	bne.n	8002a8a <PWM_Update+0x36>
 8002a6c:	4b45      	ldr	r3, [pc, #276]	; (8002b84 <PWM_Update+0x130>)
 8002a6e:	785b      	ldrb	r3, [r3, #1]
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d109      	bne.n	8002a8a <PWM_Update+0x36>
 8002a76:	4b43      	ldr	r3, [pc, #268]	; (8002b84 <PWM_Update+0x130>)
 8002a78:	789b      	ldrb	r3, [r3, #2]
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d104      	bne.n	8002a8a <PWM_Update+0x36>
 8002a80:	4b40      	ldr	r3, [pc, #256]	; (8002b84 <PWM_Update+0x130>)
 8002a82:	78db      	ldrb	r3, [r3, #3]
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d068      	beq.n	8002b5c <PWM_Update+0x108>
	{
		// Average and Assign Input to data Struct
		for (uint8_t j = 0; j < PWM_NUM_CHANNELS; j++)
 8002a8a:	2317      	movs	r3, #23
 8002a8c:	18fb      	adds	r3, r7, r3
 8002a8e:	2200      	movs	r2, #0
 8002a90:	701a      	strb	r2, [r3, #0]
 8002a92:	e04f      	b.n	8002b34 <PWM_Update+0xe0>
		{
			uint8_t avg = 0;
 8002a94:	2316      	movs	r3, #22
 8002a96:	18fb      	adds	r3, r7, r3
 8002a98:	2200      	movs	r2, #0
 8002a9a:	701a      	strb	r2, [r3, #0]
			uint32_t ch = 0;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	613b      	str	r3, [r7, #16]
			for (uint8_t i = 0; i < PWM_JITTER_ARRAY; i++)
 8002aa0:	230f      	movs	r3, #15
 8002aa2:	18fb      	adds	r3, r7, r3
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	701a      	strb	r2, [r3, #0]
 8002aa8:	e026      	b.n	8002af8 <PWM_Update+0xa4>
			{
				uint16_t trunc = PWM_Truncate(rxPWM[i][j]);
 8002aaa:	230f      	movs	r3, #15
 8002aac:	18fb      	adds	r3, r7, r3
 8002aae:	7819      	ldrb	r1, [r3, #0]
 8002ab0:	2317      	movs	r3, #23
 8002ab2:	18fb      	adds	r3, r7, r3
 8002ab4:	781a      	ldrb	r2, [r3, #0]
 8002ab6:	4b34      	ldr	r3, [pc, #208]	; (8002b88 <PWM_Update+0x134>)
 8002ab8:	0089      	lsls	r1, r1, #2
 8002aba:	188a      	adds	r2, r1, r2
 8002abc:	0052      	lsls	r2, r2, #1
 8002abe:	5ad3      	ldrh	r3, [r2, r3]
 8002ac0:	b29b      	uxth	r3, r3
 8002ac2:	1dbc      	adds	r4, r7, #6
 8002ac4:	0018      	movs	r0, r3
 8002ac6:	f000 f86d 	bl	8002ba4 <PWM_Truncate>
 8002aca:	0003      	movs	r3, r0
 8002acc:	8023      	strh	r3, [r4, #0]
				if (trunc != 0)
 8002ace:	1dbb      	adds	r3, r7, #6
 8002ad0:	881b      	ldrh	r3, [r3, #0]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d00a      	beq.n	8002aec <PWM_Update+0x98>
				{
					ch += trunc;
 8002ad6:	1dbb      	adds	r3, r7, #6
 8002ad8:	881b      	ldrh	r3, [r3, #0]
 8002ada:	693a      	ldr	r2, [r7, #16]
 8002adc:	18d3      	adds	r3, r2, r3
 8002ade:	613b      	str	r3, [r7, #16]
					avg += 1;
 8002ae0:	2216      	movs	r2, #22
 8002ae2:	18bb      	adds	r3, r7, r2
 8002ae4:	18ba      	adds	r2, r7, r2
 8002ae6:	7812      	ldrb	r2, [r2, #0]
 8002ae8:	3201      	adds	r2, #1
 8002aea:	701a      	strb	r2, [r3, #0]
			for (uint8_t i = 0; i < PWM_JITTER_ARRAY; i++)
 8002aec:	210f      	movs	r1, #15
 8002aee:	187b      	adds	r3, r7, r1
 8002af0:	781a      	ldrb	r2, [r3, #0]
 8002af2:	187b      	adds	r3, r7, r1
 8002af4:	3201      	adds	r2, #1
 8002af6:	701a      	strb	r2, [r3, #0]
 8002af8:	230f      	movs	r3, #15
 8002afa:	18fb      	adds	r3, r7, r3
 8002afc:	781b      	ldrb	r3, [r3, #0]
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d9d3      	bls.n	8002aaa <PWM_Update+0x56>
				}
			}
			ch /= avg;
 8002b02:	2316      	movs	r3, #22
 8002b04:	18fb      	adds	r3, r7, r3
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	0019      	movs	r1, r3
 8002b0a:	6938      	ldr	r0, [r7, #16]
 8002b0c:	f7fd fafc 	bl	8000108 <__udivsi3>
 8002b10:	0003      	movs	r3, r0
 8002b12:	613b      	str	r3, [r7, #16]
			dataPWM.ch[j] = ch;
 8002b14:	2017      	movs	r0, #23
 8002b16:	183b      	adds	r3, r7, r0
 8002b18:	781b      	ldrb	r3, [r3, #0]
 8002b1a:	693a      	ldr	r2, [r7, #16]
 8002b1c:	b211      	sxth	r1, r2
 8002b1e:	4a1b      	ldr	r2, [pc, #108]	; (8002b8c <PWM_Update+0x138>)
 8002b20:	005b      	lsls	r3, r3, #1
 8002b22:	18d3      	adds	r3, r2, r3
 8002b24:	3302      	adds	r3, #2
 8002b26:	1c0a      	adds	r2, r1, #0
 8002b28:	801a      	strh	r2, [r3, #0]
		for (uint8_t j = 0; j < PWM_NUM_CHANNELS; j++)
 8002b2a:	183b      	adds	r3, r7, r0
 8002b2c:	781a      	ldrb	r2, [r3, #0]
 8002b2e:	183b      	adds	r3, r7, r0
 8002b30:	3201      	adds	r2, #1
 8002b32:	701a      	strb	r2, [r3, #0]
 8002b34:	2317      	movs	r3, #23
 8002b36:	18fb      	adds	r3, r7, r3
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	2b03      	cmp	r3, #3
 8002b3c:	d9aa      	bls.n	8002a94 <PWM_Update+0x40>
		}
		rxHeartbeatPWM[0] = false;
 8002b3e:	4b11      	ldr	r3, [pc, #68]	; (8002b84 <PWM_Update+0x130>)
 8002b40:	2200      	movs	r2, #0
 8002b42:	701a      	strb	r2, [r3, #0]
		rxHeartbeatPWM[1] = false;
 8002b44:	4b0f      	ldr	r3, [pc, #60]	; (8002b84 <PWM_Update+0x130>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	705a      	strb	r2, [r3, #1]
		rxHeartbeatPWM[2] = false;
 8002b4a:	4b0e      	ldr	r3, [pc, #56]	; (8002b84 <PWM_Update+0x130>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	709a      	strb	r2, [r3, #2]
		rxHeartbeatPWM[3] = false;
 8002b50:	4b0c      	ldr	r3, [pc, #48]	; (8002b84 <PWM_Update+0x130>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	70da      	strb	r2, [r3, #3]
		prev = now;
 8002b56:	4b0e      	ldr	r3, [pc, #56]	; (8002b90 <PWM_Update+0x13c>)
 8002b58:	68ba      	ldr	r2, [r7, #8]
 8002b5a:	601a      	str	r2, [r3, #0]
	}

	// Check for Input Failsafe
	if (PWM_TIMEOUT <= (now - prev)) {
 8002b5c:	4b0c      	ldr	r3, [pc, #48]	; (8002b90 <PWM_Update+0x13c>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	68ba      	ldr	r2, [r7, #8]
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	2b3b      	cmp	r3, #59	; 0x3b
 8002b66:	d905      	bls.n	8002b74 <PWM_Update+0x120>
		dataPWM.inputLost = true;
 8002b68:	4b08      	ldr	r3, [pc, #32]	; (8002b8c <PWM_Update+0x138>)
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	701a      	strb	r2, [r3, #0]
		PWM_memset();
 8002b6e:	f000 f867 	bl	8002c40 <PWM_memset>
	} else {
		dataPWM.inputLost = false;
	}
}
 8002b72:	e002      	b.n	8002b7a <PWM_Update+0x126>
		dataPWM.inputLost = false;
 8002b74:	4b05      	ldr	r3, [pc, #20]	; (8002b8c <PWM_Update+0x138>)
 8002b76:	2200      	movs	r2, #0
 8002b78:	701a      	strb	r2, [r3, #0]
}
 8002b7a:	46c0      	nop			; (mov r8, r8)
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	b007      	add	sp, #28
 8002b80:	bd90      	pop	{r4, r7, pc}
 8002b82:	46c0      	nop			; (mov r8, r8)
 8002b84:	20000398 	.word	0x20000398
 8002b88:	20000380 	.word	0x20000380
 8002b8c:	2000039c 	.word	0x2000039c
 8002b90:	200003a8 	.word	0x200003a8

08002b94 <PWM_GetDataPtr>:

PWM_Data* PWM_GetDataPtr (void)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	af00      	add	r7, sp, #0
	return &dataPWM;
 8002b98:	4b01      	ldr	r3, [pc, #4]	; (8002ba0 <PWM_GetDataPtr+0xc>)
}
 8002b9a:	0018      	movs	r0, r3
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	2000039c 	.word	0x2000039c

08002ba4 <PWM_Truncate>:
/*
 * PRIVATE FUNCTIONS
 */

uint16_t PWM_Truncate (uint16_t r)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b084      	sub	sp, #16
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	0002      	movs	r2, r0
 8002bac:	1dbb      	adds	r3, r7, #6
 8002bae:	801a      	strh	r2, [r3, #0]
	uint16_t retVal = 0;
 8002bb0:	210e      	movs	r1, #14
 8002bb2:	187b      	adds	r3, r7, r1
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	801a      	strh	r2, [r3, #0]

	if (r == 0) {
 8002bb8:	1dbb      	adds	r3, r7, #6
 8002bba:	881b      	ldrh	r3, [r3, #0]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d103      	bne.n	8002bc8 <PWM_Truncate+0x24>
		retVal = 0;
 8002bc0:	187b      	adds	r3, r7, r1
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	801a      	strh	r2, [r3, #0]
 8002bc6:	e031      	b.n	8002c2c <PWM_Truncate+0x88>
	} else if (r < (PWM_MIN - PWM_THRESHOLD)) {
 8002bc8:	1dbb      	adds	r3, r7, #6
 8002bca:	881a      	ldrh	r2, [r3, #0]
 8002bcc:	23e1      	movs	r3, #225	; 0xe1
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d204      	bcs.n	8002bde <PWM_Truncate+0x3a>
		retVal = 0;
 8002bd4:	230e      	movs	r3, #14
 8002bd6:	18fb      	adds	r3, r7, r3
 8002bd8:	2200      	movs	r2, #0
 8002bda:	801a      	strh	r2, [r3, #0]
 8002bdc:	e026      	b.n	8002c2c <PWM_Truncate+0x88>
	} else if (r < PWM_MIN) {
 8002bde:	1dbb      	adds	r3, r7, #6
 8002be0:	881a      	ldrh	r2, [r3, #0]
 8002be2:	23fa      	movs	r3, #250	; 0xfa
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d205      	bcs.n	8002bf6 <PWM_Truncate+0x52>
		retVal = PWM_MIN;
 8002bea:	230e      	movs	r3, #14
 8002bec:	18fb      	adds	r3, r7, r3
 8002bee:	22fa      	movs	r2, #250	; 0xfa
 8002bf0:	0092      	lsls	r2, r2, #2
 8002bf2:	801a      	strh	r2, [r3, #0]
 8002bf4:	e01a      	b.n	8002c2c <PWM_Truncate+0x88>
	} else if (r <= PWM_MAX) {
 8002bf6:	1dbb      	adds	r3, r7, #6
 8002bf8:	881a      	ldrh	r2, [r3, #0]
 8002bfa:	23fa      	movs	r3, #250	; 0xfa
 8002bfc:	00db      	lsls	r3, r3, #3
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d805      	bhi.n	8002c0e <PWM_Truncate+0x6a>
		retVal = r;
 8002c02:	230e      	movs	r3, #14
 8002c04:	18fb      	adds	r3, r7, r3
 8002c06:	1dba      	adds	r2, r7, #6
 8002c08:	8812      	ldrh	r2, [r2, #0]
 8002c0a:	801a      	strh	r2, [r3, #0]
 8002c0c:	e00e      	b.n	8002c2c <PWM_Truncate+0x88>
	} else if (r < (PWM_MAX + PWM_THRESHOLD))	{
 8002c0e:	1dbb      	adds	r3, r7, #6
 8002c10:	881b      	ldrh	r3, [r3, #0]
 8002c12:	4a0a      	ldr	r2, [pc, #40]	; (8002c3c <PWM_Truncate+0x98>)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d805      	bhi.n	8002c24 <PWM_Truncate+0x80>
		retVal = PWM_MAX;
 8002c18:	230e      	movs	r3, #14
 8002c1a:	18fb      	adds	r3, r7, r3
 8002c1c:	22fa      	movs	r2, #250	; 0xfa
 8002c1e:	00d2      	lsls	r2, r2, #3
 8002c20:	801a      	strh	r2, [r3, #0]
 8002c22:	e003      	b.n	8002c2c <PWM_Truncate+0x88>
	} else {
		retVal = 0;
 8002c24:	230e      	movs	r3, #14
 8002c26:	18fb      	adds	r3, r7, r3
 8002c28:	2200      	movs	r2, #0
 8002c2a:	801a      	strh	r2, [r3, #0]
	}

	return retVal;
 8002c2c:	230e      	movs	r3, #14
 8002c2e:	18fb      	adds	r3, r7, r3
 8002c30:	881b      	ldrh	r3, [r3, #0]
}
 8002c32:	0018      	movs	r0, r3
 8002c34:	46bd      	mov	sp, r7
 8002c36:	b004      	add	sp, #16
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	46c0      	nop			; (mov r8, r8)
 8002c3c:	00000833 	.word	0x00000833

08002c40 <PWM_memset>:

void PWM_memset (void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0
	for (uint8_t j = 0; j < PWM_NUM_CHANNELS; j++)
 8002c46:	1dfb      	adds	r3, r7, #7
 8002c48:	2200      	movs	r2, #0
 8002c4a:	701a      	strb	r2, [r3, #0]
 8002c4c:	e01b      	b.n	8002c86 <PWM_memset+0x46>
	{
		for (uint8_t i = 0; i < PWM_JITTER_ARRAY; i++)
 8002c4e:	1dbb      	adds	r3, r7, #6
 8002c50:	2200      	movs	r2, #0
 8002c52:	701a      	strb	r2, [r3, #0]
 8002c54:	e00e      	b.n	8002c74 <PWM_memset+0x34>
		{
			rxPWM[i][j] = 0;
 8002c56:	1dbb      	adds	r3, r7, #6
 8002c58:	7819      	ldrb	r1, [r3, #0]
 8002c5a:	1dfb      	adds	r3, r7, #7
 8002c5c:	781a      	ldrb	r2, [r3, #0]
 8002c5e:	4b0e      	ldr	r3, [pc, #56]	; (8002c98 <PWM_memset+0x58>)
 8002c60:	0089      	lsls	r1, r1, #2
 8002c62:	188a      	adds	r2, r1, r2
 8002c64:	0052      	lsls	r2, r2, #1
 8002c66:	2100      	movs	r1, #0
 8002c68:	52d1      	strh	r1, [r2, r3]
		for (uint8_t i = 0; i < PWM_JITTER_ARRAY; i++)
 8002c6a:	1dbb      	adds	r3, r7, #6
 8002c6c:	781a      	ldrb	r2, [r3, #0]
 8002c6e:	1dbb      	adds	r3, r7, #6
 8002c70:	3201      	adds	r2, #1
 8002c72:	701a      	strb	r2, [r3, #0]
 8002c74:	1dbb      	adds	r3, r7, #6
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	2b02      	cmp	r3, #2
 8002c7a:	d9ec      	bls.n	8002c56 <PWM_memset+0x16>
	for (uint8_t j = 0; j < PWM_NUM_CHANNELS; j++)
 8002c7c:	1dfb      	adds	r3, r7, #7
 8002c7e:	781a      	ldrb	r2, [r3, #0]
 8002c80:	1dfb      	adds	r3, r7, #7
 8002c82:	3201      	adds	r2, #1
 8002c84:	701a      	strb	r2, [r3, #0]
 8002c86:	1dfb      	adds	r3, r7, #7
 8002c88:	781b      	ldrb	r3, [r3, #0]
 8002c8a:	2b03      	cmp	r3, #3
 8002c8c:	d9df      	bls.n	8002c4e <PWM_memset+0xe>
		}
	}
}
 8002c8e:	46c0      	nop			; (mov r8, r8)
 8002c90:	46c0      	nop			; (mov r8, r8)
 8002c92:	46bd      	mov	sp, r7
 8002c94:	b002      	add	sp, #8
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	20000380 	.word	0x20000380

08002c9c <PWM1_IRQ>:
/*
 * INTERRUPT ROUTINES
 */

void PWM1_IRQ (void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
	uint16_t now = TIM_Read(TIM_RADIO);
 8002ca2:	4b26      	ldr	r3, [pc, #152]	; (8002d3c <PWM1_IRQ+0xa0>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	0018      	movs	r0, r3
 8002ca8:	f7ff fdea 	bl	8002880 <TIM_Read>
 8002cac:	0002      	movs	r2, r0
 8002cae:	1dbb      	adds	r3, r7, #6
 8002cb0:	801a      	strh	r2, [r3, #0]
	uint16_t pulse = 0;
 8002cb2:	1d3b      	adds	r3, r7, #4
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	801a      	strh	r2, [r3, #0]
	static uint16_t tick = 0;
	static uint8_t jitter = 0;

	if (GPIO_Read(PWM_S1_GPIO, PWM_S1_PIN))
 8002cb8:	2380      	movs	r3, #128	; 0x80
 8002cba:	011b      	lsls	r3, r3, #4
 8002cbc:	4a20      	ldr	r2, [pc, #128]	; (8002d40 <PWM1_IRQ+0xa4>)
 8002cbe:	0019      	movs	r1, r3
 8002cc0:	0010      	movs	r0, r2
 8002cc2:	f7ff fdcd 	bl	8002860 <GPIO_Read>
 8002cc6:	1e03      	subs	r3, r0, #0
 8002cc8:	d004      	beq.n	8002cd4 <PWM1_IRQ+0x38>
	{
		tick = now;
 8002cca:	4b1e      	ldr	r3, [pc, #120]	; (8002d44 <PWM1_IRQ+0xa8>)
 8002ccc:	1dba      	adds	r2, r7, #6
 8002cce:	8812      	ldrh	r2, [r2, #0]
 8002cd0:	801a      	strh	r2, [r3, #0]
 8002cd2:	e027      	b.n	8002d24 <PWM1_IRQ+0x88>
	}
	else
	{
		pulse = now - tick;
 8002cd4:	4b1b      	ldr	r3, [pc, #108]	; (8002d44 <PWM1_IRQ+0xa8>)
 8002cd6:	881a      	ldrh	r2, [r3, #0]
 8002cd8:	1d3b      	adds	r3, r7, #4
 8002cda:	1db9      	adds	r1, r7, #6
 8002cdc:	8809      	ldrh	r1, [r1, #0]
 8002cde:	1a8a      	subs	r2, r1, r2
 8002ce0:	801a      	strh	r2, [r3, #0]
		// Check pulse is valid
		if (pulse <= (PWM_MAX + PWM_THRESHOLD) && pulse >= (PWM_MIN - PWM_THRESHOLD))
 8002ce2:	1d3b      	adds	r3, r7, #4
 8002ce4:	881b      	ldrh	r3, [r3, #0]
 8002ce6:	4a18      	ldr	r2, [pc, #96]	; (8002d48 <PWM1_IRQ+0xac>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d81b      	bhi.n	8002d24 <PWM1_IRQ+0x88>
 8002cec:	1d3b      	adds	r3, r7, #4
 8002cee:	881a      	ldrh	r2, [r3, #0]
 8002cf0:	23e1      	movs	r3, #225	; 0xe1
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d315      	bcc.n	8002d24 <PWM1_IRQ+0x88>
		{
			rxPWM[jitter][0] = pulse;
 8002cf8:	4b14      	ldr	r3, [pc, #80]	; (8002d4c <PWM1_IRQ+0xb0>)
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	001a      	movs	r2, r3
 8002cfe:	4b14      	ldr	r3, [pc, #80]	; (8002d50 <PWM1_IRQ+0xb4>)
 8002d00:	00d2      	lsls	r2, r2, #3
 8002d02:	1d39      	adds	r1, r7, #4
 8002d04:	8809      	ldrh	r1, [r1, #0]
 8002d06:	52d1      	strh	r1, [r2, r3]
			rxHeartbeatPWM[0] = CORE_GetTick();
 8002d08:	f7ff fd7e 	bl	8002808 <CORE_GetTick>
 8002d0c:	0003      	movs	r3, r0
 8002d0e:	1e5a      	subs	r2, r3, #1
 8002d10:	4193      	sbcs	r3, r2
 8002d12:	b2da      	uxtb	r2, r3
 8002d14:	4b0f      	ldr	r3, [pc, #60]	; (8002d54 <PWM1_IRQ+0xb8>)
 8002d16:	701a      	strb	r2, [r3, #0]
			jitter += 1;
 8002d18:	4b0c      	ldr	r3, [pc, #48]	; (8002d4c <PWM1_IRQ+0xb0>)
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	b2da      	uxtb	r2, r3
 8002d20:	4b0a      	ldr	r3, [pc, #40]	; (8002d4c <PWM1_IRQ+0xb0>)
 8002d22:	701a      	strb	r2, [r3, #0]
		}
	}

	// Check for Jitter Array Index Reset
	if (jitter >= PWM_JITTER_ARRAY)
 8002d24:	4b09      	ldr	r3, [pc, #36]	; (8002d4c <PWM1_IRQ+0xb0>)
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	2b02      	cmp	r3, #2
 8002d2a:	d902      	bls.n	8002d32 <PWM1_IRQ+0x96>
	{
		jitter = 0;
 8002d2c:	4b07      	ldr	r3, [pc, #28]	; (8002d4c <PWM1_IRQ+0xb0>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	701a      	strb	r2, [r3, #0]
	}
}
 8002d32:	46c0      	nop			; (mov r8, r8)
 8002d34:	46bd      	mov	sp, r7
 8002d36:	b002      	add	sp, #8
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	46c0      	nop			; (mov r8, r8)
 8002d3c:	2000003c 	.word	0x2000003c
 8002d40:	50000400 	.word	0x50000400
 8002d44:	200003ac 	.word	0x200003ac
 8002d48:	00000834 	.word	0x00000834
 8002d4c:	200003ae 	.word	0x200003ae
 8002d50:	20000380 	.word	0x20000380
 8002d54:	20000398 	.word	0x20000398

08002d58 <PWM2_IRQ>:

void PWM2_IRQ (void)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b082      	sub	sp, #8
 8002d5c:	af00      	add	r7, sp, #0
	uint16_t now = TIM_Read(TIM_RADIO);
 8002d5e:	4b25      	ldr	r3, [pc, #148]	; (8002df4 <PWM2_IRQ+0x9c>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	0018      	movs	r0, r3
 8002d64:	f7ff fd8c 	bl	8002880 <TIM_Read>
 8002d68:	0002      	movs	r2, r0
 8002d6a:	1dbb      	adds	r3, r7, #6
 8002d6c:	801a      	strh	r2, [r3, #0]
	uint16_t pulse = 0;
 8002d6e:	1d3b      	adds	r3, r7, #4
 8002d70:	2200      	movs	r2, #0
 8002d72:	801a      	strh	r2, [r3, #0]
	static uint16_t tick = 0;
	static uint8_t jitter = 0;

	if (GPIO_Read(PWM_S2_GPIO, PWM_S2_PIN))
 8002d74:	4b20      	ldr	r3, [pc, #128]	; (8002df8 <PWM2_IRQ+0xa0>)
 8002d76:	2104      	movs	r1, #4
 8002d78:	0018      	movs	r0, r3
 8002d7a:	f7ff fd71 	bl	8002860 <GPIO_Read>
 8002d7e:	1e03      	subs	r3, r0, #0
 8002d80:	d004      	beq.n	8002d8c <PWM2_IRQ+0x34>
	{
		tick = now;
 8002d82:	4b1e      	ldr	r3, [pc, #120]	; (8002dfc <PWM2_IRQ+0xa4>)
 8002d84:	1dba      	adds	r2, r7, #6
 8002d86:	8812      	ldrh	r2, [r2, #0]
 8002d88:	801a      	strh	r2, [r3, #0]
 8002d8a:	e028      	b.n	8002dde <PWM2_IRQ+0x86>
	}
	else
	{
		pulse = now - tick;
 8002d8c:	4b1b      	ldr	r3, [pc, #108]	; (8002dfc <PWM2_IRQ+0xa4>)
 8002d8e:	881a      	ldrh	r2, [r3, #0]
 8002d90:	1d3b      	adds	r3, r7, #4
 8002d92:	1db9      	adds	r1, r7, #6
 8002d94:	8809      	ldrh	r1, [r1, #0]
 8002d96:	1a8a      	subs	r2, r1, r2
 8002d98:	801a      	strh	r2, [r3, #0]

		// Check pulse is valid
		if (pulse <= (PWM_MAX + PWM_THRESHOLD) && pulse >= (PWM_MIN - PWM_THRESHOLD))
 8002d9a:	1d3b      	adds	r3, r7, #4
 8002d9c:	881b      	ldrh	r3, [r3, #0]
 8002d9e:	4a18      	ldr	r2, [pc, #96]	; (8002e00 <PWM2_IRQ+0xa8>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d81c      	bhi.n	8002dde <PWM2_IRQ+0x86>
 8002da4:	1d3b      	adds	r3, r7, #4
 8002da6:	881a      	ldrh	r2, [r3, #0]
 8002da8:	23e1      	movs	r3, #225	; 0xe1
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d316      	bcc.n	8002dde <PWM2_IRQ+0x86>
		{
			rxPWM[jitter][1] = pulse;
 8002db0:	4b14      	ldr	r3, [pc, #80]	; (8002e04 <PWM2_IRQ+0xac>)
 8002db2:	781b      	ldrb	r3, [r3, #0]
 8002db4:	4a14      	ldr	r2, [pc, #80]	; (8002e08 <PWM2_IRQ+0xb0>)
 8002db6:	00db      	lsls	r3, r3, #3
 8002db8:	18d3      	adds	r3, r2, r3
 8002dba:	3302      	adds	r3, #2
 8002dbc:	1d3a      	adds	r2, r7, #4
 8002dbe:	8812      	ldrh	r2, [r2, #0]
 8002dc0:	801a      	strh	r2, [r3, #0]
			rxHeartbeatPWM[1] = CORE_GetTick();
 8002dc2:	f7ff fd21 	bl	8002808 <CORE_GetTick>
 8002dc6:	0003      	movs	r3, r0
 8002dc8:	1e5a      	subs	r2, r3, #1
 8002dca:	4193      	sbcs	r3, r2
 8002dcc:	b2da      	uxtb	r2, r3
 8002dce:	4b0f      	ldr	r3, [pc, #60]	; (8002e0c <PWM2_IRQ+0xb4>)
 8002dd0:	705a      	strb	r2, [r3, #1]
			jitter += 1;
 8002dd2:	4b0c      	ldr	r3, [pc, #48]	; (8002e04 <PWM2_IRQ+0xac>)
 8002dd4:	781b      	ldrb	r3, [r3, #0]
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	b2da      	uxtb	r2, r3
 8002dda:	4b0a      	ldr	r3, [pc, #40]	; (8002e04 <PWM2_IRQ+0xac>)
 8002ddc:	701a      	strb	r2, [r3, #0]
		}
	}

	// Check for Jitter Array Index Reset
	if (jitter >= PWM_JITTER_ARRAY)
 8002dde:	4b09      	ldr	r3, [pc, #36]	; (8002e04 <PWM2_IRQ+0xac>)
 8002de0:	781b      	ldrb	r3, [r3, #0]
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d902      	bls.n	8002dec <PWM2_IRQ+0x94>
	{
		jitter = 0;
 8002de6:	4b07      	ldr	r3, [pc, #28]	; (8002e04 <PWM2_IRQ+0xac>)
 8002de8:	2200      	movs	r2, #0
 8002dea:	701a      	strb	r2, [r3, #0]
	}
}
 8002dec:	46c0      	nop			; (mov r8, r8)
 8002dee:	46bd      	mov	sp, r7
 8002df0:	b002      	add	sp, #8
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	2000003c 	.word	0x2000003c
 8002df8:	50000400 	.word	0x50000400
 8002dfc:	200003b0 	.word	0x200003b0
 8002e00:	00000834 	.word	0x00000834
 8002e04:	200003b2 	.word	0x200003b2
 8002e08:	20000380 	.word	0x20000380
 8002e0c:	20000398 	.word	0x20000398

08002e10 <PWM3_IRQ>:

void PWM3_IRQ (void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b082      	sub	sp, #8
 8002e14:	af00      	add	r7, sp, #0
	uint16_t now = TIM_Read(TIM_RADIO);
 8002e16:	4b26      	ldr	r3, [pc, #152]	; (8002eb0 <PWM3_IRQ+0xa0>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	0018      	movs	r0, r3
 8002e1c:	f7ff fd30 	bl	8002880 <TIM_Read>
 8002e20:	0002      	movs	r2, r0
 8002e22:	1dbb      	adds	r3, r7, #6
 8002e24:	801a      	strh	r2, [r3, #0]
	uint16_t pulse = 0;
 8002e26:	1d3b      	adds	r3, r7, #4
 8002e28:	2200      	movs	r2, #0
 8002e2a:	801a      	strh	r2, [r3, #0]
	static uint16_t tick = 0;
	static uint8_t jitter = 0;

	if (GPIO_Read(PWM_S3_GPIO, PWM_S3_PIN))
 8002e2c:	23a0      	movs	r3, #160	; 0xa0
 8002e2e:	05db      	lsls	r3, r3, #23
 8002e30:	2140      	movs	r1, #64	; 0x40
 8002e32:	0018      	movs	r0, r3
 8002e34:	f7ff fd14 	bl	8002860 <GPIO_Read>
 8002e38:	1e03      	subs	r3, r0, #0
 8002e3a:	d004      	beq.n	8002e46 <PWM3_IRQ+0x36>
	{
		tick = now;
 8002e3c:	4b1d      	ldr	r3, [pc, #116]	; (8002eb4 <PWM3_IRQ+0xa4>)
 8002e3e:	1dba      	adds	r2, r7, #6
 8002e40:	8812      	ldrh	r2, [r2, #0]
 8002e42:	801a      	strh	r2, [r3, #0]
 8002e44:	e028      	b.n	8002e98 <PWM3_IRQ+0x88>
	}
	else
	{
		pulse = now - tick;
 8002e46:	4b1b      	ldr	r3, [pc, #108]	; (8002eb4 <PWM3_IRQ+0xa4>)
 8002e48:	881a      	ldrh	r2, [r3, #0]
 8002e4a:	1d3b      	adds	r3, r7, #4
 8002e4c:	1db9      	adds	r1, r7, #6
 8002e4e:	8809      	ldrh	r1, [r1, #0]
 8002e50:	1a8a      	subs	r2, r1, r2
 8002e52:	801a      	strh	r2, [r3, #0]

		// Check pulse is valid
		if (pulse <= (PWM_MAX + PWM_THRESHOLD) && pulse >= (PWM_MIN - PWM_THRESHOLD))
 8002e54:	1d3b      	adds	r3, r7, #4
 8002e56:	881b      	ldrh	r3, [r3, #0]
 8002e58:	4a17      	ldr	r2, [pc, #92]	; (8002eb8 <PWM3_IRQ+0xa8>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d81c      	bhi.n	8002e98 <PWM3_IRQ+0x88>
 8002e5e:	1d3b      	adds	r3, r7, #4
 8002e60:	881a      	ldrh	r2, [r3, #0]
 8002e62:	23e1      	movs	r3, #225	; 0xe1
 8002e64:	009b      	lsls	r3, r3, #2
 8002e66:	429a      	cmp	r2, r3
 8002e68:	d316      	bcc.n	8002e98 <PWM3_IRQ+0x88>
		{
			rxPWM[jitter][2] = pulse;
 8002e6a:	4b14      	ldr	r3, [pc, #80]	; (8002ebc <PWM3_IRQ+0xac>)
 8002e6c:	781b      	ldrb	r3, [r3, #0]
 8002e6e:	4a14      	ldr	r2, [pc, #80]	; (8002ec0 <PWM3_IRQ+0xb0>)
 8002e70:	00db      	lsls	r3, r3, #3
 8002e72:	18d3      	adds	r3, r2, r3
 8002e74:	3304      	adds	r3, #4
 8002e76:	1d3a      	adds	r2, r7, #4
 8002e78:	8812      	ldrh	r2, [r2, #0]
 8002e7a:	801a      	strh	r2, [r3, #0]
			rxHeartbeatPWM[2] = CORE_GetTick();
 8002e7c:	f7ff fcc4 	bl	8002808 <CORE_GetTick>
 8002e80:	0003      	movs	r3, r0
 8002e82:	1e5a      	subs	r2, r3, #1
 8002e84:	4193      	sbcs	r3, r2
 8002e86:	b2da      	uxtb	r2, r3
 8002e88:	4b0e      	ldr	r3, [pc, #56]	; (8002ec4 <PWM3_IRQ+0xb4>)
 8002e8a:	709a      	strb	r2, [r3, #2]
			jitter += 1;
 8002e8c:	4b0b      	ldr	r3, [pc, #44]	; (8002ebc <PWM3_IRQ+0xac>)
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	3301      	adds	r3, #1
 8002e92:	b2da      	uxtb	r2, r3
 8002e94:	4b09      	ldr	r3, [pc, #36]	; (8002ebc <PWM3_IRQ+0xac>)
 8002e96:	701a      	strb	r2, [r3, #0]
		}
	}

	// Check for Jitter Array Index Reset
	if (jitter >= PWM_JITTER_ARRAY)
 8002e98:	4b08      	ldr	r3, [pc, #32]	; (8002ebc <PWM3_IRQ+0xac>)
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	2b02      	cmp	r3, #2
 8002e9e:	d902      	bls.n	8002ea6 <PWM3_IRQ+0x96>
	{
		jitter = 0;
 8002ea0:	4b06      	ldr	r3, [pc, #24]	; (8002ebc <PWM3_IRQ+0xac>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	701a      	strb	r2, [r3, #0]
	}
}
 8002ea6:	46c0      	nop			; (mov r8, r8)
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	b002      	add	sp, #8
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	46c0      	nop			; (mov r8, r8)
 8002eb0:	2000003c 	.word	0x2000003c
 8002eb4:	200003b4 	.word	0x200003b4
 8002eb8:	00000834 	.word	0x00000834
 8002ebc:	200003b6 	.word	0x200003b6
 8002ec0:	20000380 	.word	0x20000380
 8002ec4:	20000398 	.word	0x20000398

08002ec8 <PWM4_IRQ>:

void PWM4_IRQ (void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b082      	sub	sp, #8
 8002ecc:	af00      	add	r7, sp, #0
	uint16_t now = TIM_Read(TIM_RADIO);
 8002ece:	4b26      	ldr	r3, [pc, #152]	; (8002f68 <PWM4_IRQ+0xa0>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	0018      	movs	r0, r3
 8002ed4:	f7ff fcd4 	bl	8002880 <TIM_Read>
 8002ed8:	0002      	movs	r2, r0
 8002eda:	1dbb      	adds	r3, r7, #6
 8002edc:	801a      	strh	r2, [r3, #0]
	uint16_t pulse = 0;
 8002ede:	1d3b      	adds	r3, r7, #4
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	801a      	strh	r2, [r3, #0]
	static uint16_t tick = 0;
	static uint8_t jitter = 0;

	if (GPIO_Read(PWM_S4_GPIO, PWM_S4_PIN))
 8002ee4:	23a0      	movs	r3, #160	; 0xa0
 8002ee6:	05db      	lsls	r3, r3, #23
 8002ee8:	2120      	movs	r1, #32
 8002eea:	0018      	movs	r0, r3
 8002eec:	f7ff fcb8 	bl	8002860 <GPIO_Read>
 8002ef0:	1e03      	subs	r3, r0, #0
 8002ef2:	d004      	beq.n	8002efe <PWM4_IRQ+0x36>
	{
		tick = now;
 8002ef4:	4b1d      	ldr	r3, [pc, #116]	; (8002f6c <PWM4_IRQ+0xa4>)
 8002ef6:	1dba      	adds	r2, r7, #6
 8002ef8:	8812      	ldrh	r2, [r2, #0]
 8002efa:	801a      	strh	r2, [r3, #0]
 8002efc:	e028      	b.n	8002f50 <PWM4_IRQ+0x88>
	}
	else
	{
		pulse = now - tick;
 8002efe:	4b1b      	ldr	r3, [pc, #108]	; (8002f6c <PWM4_IRQ+0xa4>)
 8002f00:	881a      	ldrh	r2, [r3, #0]
 8002f02:	1d3b      	adds	r3, r7, #4
 8002f04:	1db9      	adds	r1, r7, #6
 8002f06:	8809      	ldrh	r1, [r1, #0]
 8002f08:	1a8a      	subs	r2, r1, r2
 8002f0a:	801a      	strh	r2, [r3, #0]

		// Check pulse is valid
		if (pulse <= (PWM_MAX + PWM_THRESHOLD) && pulse >= (PWM_MIN - PWM_THRESHOLD))
 8002f0c:	1d3b      	adds	r3, r7, #4
 8002f0e:	881b      	ldrh	r3, [r3, #0]
 8002f10:	4a17      	ldr	r2, [pc, #92]	; (8002f70 <PWM4_IRQ+0xa8>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d81c      	bhi.n	8002f50 <PWM4_IRQ+0x88>
 8002f16:	1d3b      	adds	r3, r7, #4
 8002f18:	881a      	ldrh	r2, [r3, #0]
 8002f1a:	23e1      	movs	r3, #225	; 0xe1
 8002f1c:	009b      	lsls	r3, r3, #2
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	d316      	bcc.n	8002f50 <PWM4_IRQ+0x88>
		{
			rxPWM[jitter][3] = pulse;
 8002f22:	4b14      	ldr	r3, [pc, #80]	; (8002f74 <PWM4_IRQ+0xac>)
 8002f24:	781b      	ldrb	r3, [r3, #0]
 8002f26:	4a14      	ldr	r2, [pc, #80]	; (8002f78 <PWM4_IRQ+0xb0>)
 8002f28:	00db      	lsls	r3, r3, #3
 8002f2a:	18d3      	adds	r3, r2, r3
 8002f2c:	3306      	adds	r3, #6
 8002f2e:	1d3a      	adds	r2, r7, #4
 8002f30:	8812      	ldrh	r2, [r2, #0]
 8002f32:	801a      	strh	r2, [r3, #0]
			rxHeartbeatPWM[3] = CORE_GetTick();
 8002f34:	f7ff fc68 	bl	8002808 <CORE_GetTick>
 8002f38:	0003      	movs	r3, r0
 8002f3a:	1e5a      	subs	r2, r3, #1
 8002f3c:	4193      	sbcs	r3, r2
 8002f3e:	b2da      	uxtb	r2, r3
 8002f40:	4b0e      	ldr	r3, [pc, #56]	; (8002f7c <PWM4_IRQ+0xb4>)
 8002f42:	70da      	strb	r2, [r3, #3]
			jitter += 1;
 8002f44:	4b0b      	ldr	r3, [pc, #44]	; (8002f74 <PWM4_IRQ+0xac>)
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	3301      	adds	r3, #1
 8002f4a:	b2da      	uxtb	r2, r3
 8002f4c:	4b09      	ldr	r3, [pc, #36]	; (8002f74 <PWM4_IRQ+0xac>)
 8002f4e:	701a      	strb	r2, [r3, #0]
		}
	}

	// Check for Jitter Array Index Reset
	if (jitter >= PWM_JITTER_ARRAY)
 8002f50:	4b08      	ldr	r3, [pc, #32]	; (8002f74 <PWM4_IRQ+0xac>)
 8002f52:	781b      	ldrb	r3, [r3, #0]
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d902      	bls.n	8002f5e <PWM4_IRQ+0x96>
	{
		jitter = 0;
 8002f58:	4b06      	ldr	r3, [pc, #24]	; (8002f74 <PWM4_IRQ+0xac>)
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	701a      	strb	r2, [r3, #0]
	}
}
 8002f5e:	46c0      	nop			; (mov r8, r8)
 8002f60:	46bd      	mov	sp, r7
 8002f62:	b002      	add	sp, #8
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	46c0      	nop			; (mov r8, r8)
 8002f68:	2000003c 	.word	0x2000003c
 8002f6c:	200003b8 	.word	0x200003b8
 8002f70:	00000834 	.word	0x00000834
 8002f74:	200003ba 	.word	0x200003ba
 8002f78:	20000380 	.word	0x20000380
 8002f7c:	20000398 	.word	0x20000398

08002f80 <CORE_GetTick>:
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	af00      	add	r7, sp, #0
	return gTicks;
 8002f84:	4b02      	ldr	r3, [pc, #8]	; (8002f90 <CORE_GetTick+0x10>)
 8002f86:	681b      	ldr	r3, [r3, #0]
}
 8002f88:	0018      	movs	r0, r3
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	46c0      	nop			; (mov r8, r8)
 8002f90:	20000454 	.word	0x20000454

08002f94 <RADIO_Detect>:
/*
 * PUBLIC FUNCTIONS
 */

void RADIO_Detect (RADIO_Properties * r)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
	PWM_Deinit();
 8002f9c:	f7ff fd18 	bl	80029d0 <PWM_Deinit>
	PPM_Deinit();
 8002fa0:	f7ff faf0 	bl	8002584 <PPM_Deinit>
	SBUS_Deinit();
 8002fa4:	f000 f958 	bl	8003258 <SBUS_Deinit>
	IBUS_Deinit();
 8002fa8:	f7ff f8b0 	bl	800210c <IBUS_Deinit>

	uint32_t tick = CORE_GetTick();
 8002fac:	f7ff ffe8 	bl	8002f80 <CORE_GetTick>
 8002fb0:	0003      	movs	r3, r0
 8002fb2:	60fb      	str	r3, [r7, #12]

	while (1)
	{
		uint32_t now = CORE_GetTick();
 8002fb4:	f7ff ffe4 	bl	8002f80 <CORE_GetTick>
 8002fb8:	0003      	movs	r3, r0
 8002fba:	60bb      	str	r3, [r7, #8]
		if (PPM_Detect())
 8002fbc:	f7ff fa98 	bl	80024f0 <PPM_Detect>
 8002fc0:	1e03      	subs	r3, r0, #0
 8002fc2:	d003      	beq.n	8002fcc <RADIO_Detect+0x38>
		{
			r->Protocol = PPM;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	711a      	strb	r2, [r3, #4]
			break;
 8002fca:	e037      	b.n	800303c <RADIO_Detect+0xa8>
		}

		if (SBUS_Detect(SBUS_BAUD))
 8002fcc:	4b1d      	ldr	r3, [pc, #116]	; (8003044 <RADIO_Detect+0xb0>)
 8002fce:	0018      	movs	r0, r3
 8002fd0:	f000 f902 	bl	80031d8 <SBUS_Detect>
 8002fd4:	1e03      	subs	r3, r0, #0
 8002fd6:	d006      	beq.n	8002fe6 <RADIO_Detect+0x52>
		{
			r->Protocol = SBUS;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	711a      	strb	r2, [r3, #4]
			r->Baud_SBUS = SBUS_BAUD;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4a18      	ldr	r2, [pc, #96]	; (8003044 <RADIO_Detect+0xb0>)
 8002fe2:	601a      	str	r2, [r3, #0]
			break;
 8002fe4:	e02a      	b.n	800303c <RADIO_Detect+0xa8>
		}

		if (SBUS_Detect(SBUS_BAUD_FAST))
 8002fe6:	4b18      	ldr	r3, [pc, #96]	; (8003048 <RADIO_Detect+0xb4>)
 8002fe8:	0018      	movs	r0, r3
 8002fea:	f000 f8f5 	bl	80031d8 <SBUS_Detect>
 8002fee:	1e03      	subs	r3, r0, #0
 8002ff0:	d006      	beq.n	8003000 <RADIO_Detect+0x6c>
		{
			r->Protocol = SBUS;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	711a      	strb	r2, [r3, #4]
			r->Baud_SBUS = SBUS_BAUD_FAST;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	4a13      	ldr	r2, [pc, #76]	; (8003048 <RADIO_Detect+0xb4>)
 8002ffc:	601a      	str	r2, [r3, #0]
			break;
 8002ffe:	e01d      	b.n	800303c <RADIO_Detect+0xa8>
		}

		if (IBUS_Detect())
 8003000:	f7ff f84c 	bl	800209c <IBUS_Detect>
 8003004:	1e03      	subs	r3, r0, #0
 8003006:	d003      	beq.n	8003010 <RADIO_Detect+0x7c>
		{
			r->Protocol = IBUS;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2202      	movs	r2, #2
 800300c:	711a      	strb	r2, [r3, #4]
			break;
 800300e:	e015      	b.n	800303c <RADIO_Detect+0xa8>
		}

		if (PWM_Detect())
 8003010:	f7ff fc42 	bl	8002898 <PWM_Detect>
 8003014:	1e03      	subs	r3, r0, #0
 8003016:	d003      	beq.n	8003020 <RADIO_Detect+0x8c>
		{
			r->Protocol = PWM;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2203      	movs	r2, #3
 800301c:	711a      	strb	r2, [r3, #4]
			break;
 800301e:	e00d      	b.n	800303c <RADIO_Detect+0xa8>
		}

		if ( RADIO_DETECT_TIMEOUT <= (now - tick))
 8003020:	68ba      	ldr	r2, [r7, #8]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	1ad2      	subs	r2, r2, r3
 8003026:	23fa      	movs	r3, #250	; 0xfa
 8003028:	009b      	lsls	r3, r3, #2
 800302a:	429a      	cmp	r2, r3
 800302c:	d303      	bcc.n	8003036 <RADIO_Detect+0xa2>
		{
			r->Protocol = PWM;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2203      	movs	r2, #3
 8003032:	711a      	strb	r2, [r3, #4]
			break;
 8003034:	e002      	b.n	800303c <RADIO_Detect+0xa8>
		}

		CORE_Idle();
 8003036:	f000 fd95 	bl	8003b64 <CORE_Idle>
	{
 800303a:	e7bb      	b.n	8002fb4 <RADIO_Detect+0x20>
	}
}
 800303c:	46c0      	nop			; (mov r8, r8)
 800303e:	46bd      	mov	sp, r7
 8003040:	b004      	add	sp, #16
 8003042:	bd80      	pop	{r7, pc}
 8003044:	000186a0 	.word	0x000186a0
 8003048:	00030d40 	.word	0x00030d40

0800304c <RADIO_Init>:

void RADIO_Init (RADIO_Properties *r)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b082      	sub	sp, #8
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
	radio.Baud_SBUS = r->Baud_SBUS;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	4b21      	ldr	r3, [pc, #132]	; (80030e0 <RADIO_Init+0x94>)
 800305a:	601a      	str	r2, [r3, #0]
	radio.Protocol = r->Protocol;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	791a      	ldrb	r2, [r3, #4]
 8003060:	4b1f      	ldr	r3, [pc, #124]	; (80030e0 <RADIO_Init+0x94>)
 8003062:	711a      	strb	r2, [r3, #4]

	if (radio.Protocol == PPM)
 8003064:	4b1e      	ldr	r3, [pc, #120]	; (80030e0 <RADIO_Init+0x94>)
 8003066:	791b      	ldrb	r3, [r3, #4]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d10a      	bne.n	8003082 <RADIO_Init+0x36>
	{
		data.ch_num = PPM_NUM_CHANNELS;
 800306c:	4b1d      	ldr	r3, [pc, #116]	; (80030e4 <RADIO_Init+0x98>)
 800306e:	2208      	movs	r2, #8
 8003070:	705a      	strb	r2, [r3, #1]
		PPM_Init();
 8003072:	f7ff fa5b 	bl	800252c <PPM_Init>
		ptrData.ppm = PPM_GetDataPtr();
 8003076:	f7ff faef 	bl	8002658 <PPM_GetDataPtr>
 800307a:	0002      	movs	r2, r0
 800307c:	4b1a      	ldr	r3, [pc, #104]	; (80030e8 <RADIO_Init+0x9c>)
 800307e:	601a      	str	r2, [r3, #0]
	{
		data.ch_num = PWM_NUM_CHANNELS;
		PWM_Init();
		ptrData.pwm = PWM_GetDataPtr();
	}
}
 8003080:	e02a      	b.n	80030d8 <RADIO_Init+0x8c>
	else if (radio.Protocol == SBUS)
 8003082:	4b17      	ldr	r3, [pc, #92]	; (80030e0 <RADIO_Init+0x94>)
 8003084:	791b      	ldrb	r3, [r3, #4]
 8003086:	2b01      	cmp	r3, #1
 8003088:	d10d      	bne.n	80030a6 <RADIO_Init+0x5a>
		data.ch_num = SBUS_NUM_CHANNELS;
 800308a:	4b16      	ldr	r3, [pc, #88]	; (80030e4 <RADIO_Init+0x98>)
 800308c:	2210      	movs	r2, #16
 800308e:	705a      	strb	r2, [r3, #1]
		SBUS_Init(radio.Baud_SBUS);
 8003090:	4b13      	ldr	r3, [pc, #76]	; (80030e0 <RADIO_Init+0x94>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	0018      	movs	r0, r3
 8003096:	f000 f8c1 	bl	800321c <SBUS_Init>
		ptrData.sbus = SBUS_GetDataPtr();
 800309a:	f000 fabf 	bl	800361c <SBUS_GetDataPtr>
 800309e:	0002      	movs	r2, r0
 80030a0:	4b11      	ldr	r3, [pc, #68]	; (80030e8 <RADIO_Init+0x9c>)
 80030a2:	601a      	str	r2, [r3, #0]
}
 80030a4:	e018      	b.n	80030d8 <RADIO_Init+0x8c>
	else if (radio.Protocol == IBUS)
 80030a6:	4b0e      	ldr	r3, [pc, #56]	; (80030e0 <RADIO_Init+0x94>)
 80030a8:	791b      	ldrb	r3, [r3, #4]
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	d10a      	bne.n	80030c4 <RADIO_Init+0x78>
		data.ch_num = IBUS_NUM_CHANNELS;
 80030ae:	4b0d      	ldr	r3, [pc, #52]	; (80030e4 <RADIO_Init+0x98>)
 80030b0:	220e      	movs	r2, #14
 80030b2:	705a      	strb	r2, [r3, #1]
		IBUS_Init();
 80030b4:	f7ff f812 	bl	80020dc <IBUS_Init>
		ptrData.ibus = IBUS_GetDataPtr();
 80030b8:	f7ff f8a0 	bl	80021fc <IBUS_GetDataPtr>
 80030bc:	0002      	movs	r2, r0
 80030be:	4b0a      	ldr	r3, [pc, #40]	; (80030e8 <RADIO_Init+0x9c>)
 80030c0:	601a      	str	r2, [r3, #0]
}
 80030c2:	e009      	b.n	80030d8 <RADIO_Init+0x8c>
		data.ch_num = PWM_NUM_CHANNELS;
 80030c4:	4b07      	ldr	r3, [pc, #28]	; (80030e4 <RADIO_Init+0x98>)
 80030c6:	2204      	movs	r2, #4
 80030c8:	705a      	strb	r2, [r3, #1]
		PWM_Init();
 80030ca:	f7ff fc27 	bl	800291c <PWM_Init>
		ptrData.pwm = PWM_GetDataPtr();
 80030ce:	f7ff fd61 	bl	8002b94 <PWM_GetDataPtr>
 80030d2:	0002      	movs	r2, r0
 80030d4:	4b04      	ldr	r3, [pc, #16]	; (80030e8 <RADIO_Init+0x9c>)
 80030d6:	601a      	str	r2, [r3, #0]
}
 80030d8:	46c0      	nop			; (mov r8, r8)
 80030da:	46bd      	mov	sp, r7
 80030dc:	b002      	add	sp, #8
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	200003bc 	.word	0x200003bc
 80030e4:	200003c4 	.word	0x200003c4
 80030e8:	200003e8 	.word	0x200003e8

080030ec <RADIO_Update>:

void RADIO_Update (void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
	switch (radio.Protocol) {
 80030f0:	4b2c      	ldr	r3, [pc, #176]	; (80031a4 <RADIO_Update+0xb8>)
 80030f2:	791b      	ldrb	r3, [r3, #4]
 80030f4:	2b03      	cmp	r3, #3
 80030f6:	d008      	beq.n	800310a <RADIO_Update+0x1e>
 80030f8:	dc47      	bgt.n	800318a <RADIO_Update+0x9e>
 80030fa:	2b02      	cmp	r3, #2
 80030fc:	d025      	beq.n	800314a <RADIO_Update+0x5e>
 80030fe:	dc44      	bgt.n	800318a <RADIO_Update+0x9e>
 8003100:	2b00      	cmp	r3, #0
 8003102:	d012      	beq.n	800312a <RADIO_Update+0x3e>
 8003104:	2b01      	cmp	r3, #1
 8003106:	d030      	beq.n	800316a <RADIO_Update+0x7e>
 8003108:	e03f      	b.n	800318a <RADIO_Update+0x9e>

	case PWM:
		PWM_Update();
 800310a:	f7ff fca3 	bl	8002a54 <PWM_Update>
		data.inputLost = ptrData.pwm->inputLost;
 800310e:	4b26      	ldr	r3, [pc, #152]	; (80031a8 <RADIO_Update+0xbc>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	781a      	ldrb	r2, [r3, #0]
 8003114:	4b25      	ldr	r3, [pc, #148]	; (80031ac <RADIO_Update+0xc0>)
 8003116:	701a      	strb	r2, [r3, #0]
		memcpy(data.ch, ptrData.pwm->ch, sizeof(ptrData.pwm->ch));
 8003118:	4b23      	ldr	r3, [pc, #140]	; (80031a8 <RADIO_Update+0xbc>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	1c99      	adds	r1, r3, #2
 800311e:	4b24      	ldr	r3, [pc, #144]	; (80031b0 <RADIO_Update+0xc4>)
 8003120:	2208      	movs	r2, #8
 8003122:	0018      	movs	r0, r3
 8003124:	f001 fe72 	bl	8004e0c <memcpy>
		break;
 8003128:	e038      	b.n	800319c <RADIO_Update+0xb0>

	case PPM:
		PPM_Update();
 800312a:	f7ff fa47 	bl	80025bc <PPM_Update>
		data.inputLost = ptrData.ppm->inputLost;
 800312e:	4b1e      	ldr	r3, [pc, #120]	; (80031a8 <RADIO_Update+0xbc>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	781a      	ldrb	r2, [r3, #0]
 8003134:	4b1d      	ldr	r3, [pc, #116]	; (80031ac <RADIO_Update+0xc0>)
 8003136:	701a      	strb	r2, [r3, #0]
		memcpy(data.ch, ptrData.ppm->ch, sizeof(ptrData.ppm->ch));
 8003138:	4b1b      	ldr	r3, [pc, #108]	; (80031a8 <RADIO_Update+0xbc>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	1c99      	adds	r1, r3, #2
 800313e:	4b1c      	ldr	r3, [pc, #112]	; (80031b0 <RADIO_Update+0xc4>)
 8003140:	2210      	movs	r2, #16
 8003142:	0018      	movs	r0, r3
 8003144:	f001 fe62 	bl	8004e0c <memcpy>
		break;
 8003148:	e028      	b.n	800319c <RADIO_Update+0xb0>

	case IBUS:
		IBUS_Update();
 800314a:	f7fe ffeb 	bl	8002124 <IBUS_Update>
		data.inputLost = ptrData.ibus->inputLost;
 800314e:	4b16      	ldr	r3, [pc, #88]	; (80031a8 <RADIO_Update+0xbc>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	781a      	ldrb	r2, [r3, #0]
 8003154:	4b15      	ldr	r3, [pc, #84]	; (80031ac <RADIO_Update+0xc0>)
 8003156:	701a      	strb	r2, [r3, #0]
		memcpy(data.ch, ptrData.ibus->ch, sizeof(ptrData.ibus->ch));
 8003158:	4b13      	ldr	r3, [pc, #76]	; (80031a8 <RADIO_Update+0xbc>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	1c99      	adds	r1, r3, #2
 800315e:	4b14      	ldr	r3, [pc, #80]	; (80031b0 <RADIO_Update+0xc4>)
 8003160:	221c      	movs	r2, #28
 8003162:	0018      	movs	r0, r3
 8003164:	f001 fe52 	bl	8004e0c <memcpy>
		break;
 8003168:	e018      	b.n	800319c <RADIO_Update+0xb0>

	case SBUS:
		SBUS_Update();
 800316a:	f000 f881 	bl	8003270 <SBUS_Update>
		data.inputLost = ptrData.sbus->inputLost;
 800316e:	4b0e      	ldr	r3, [pc, #56]	; (80031a8 <RADIO_Update+0xbc>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	781a      	ldrb	r2, [r3, #0]
 8003174:	4b0d      	ldr	r3, [pc, #52]	; (80031ac <RADIO_Update+0xc0>)
 8003176:	701a      	strb	r2, [r3, #0]
		memcpy(data.ch, ptrData.sbus->ch, sizeof(ptrData.sbus->ch));
 8003178:	4b0b      	ldr	r3, [pc, #44]	; (80031a8 <RADIO_Update+0xbc>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	1d99      	adds	r1, r3, #6
 800317e:	4b0c      	ldr	r3, [pc, #48]	; (80031b0 <RADIO_Update+0xc4>)
 8003180:	2220      	movs	r2, #32
 8003182:	0018      	movs	r0, r3
 8003184:	f001 fe42 	bl	8004e0c <memcpy>
		break;
 8003188:	e008      	b.n	800319c <RADIO_Update+0xb0>

	default:
		radio.Protocol = PWM;
 800318a:	4b06      	ldr	r3, [pc, #24]	; (80031a4 <RADIO_Update+0xb8>)
 800318c:	2203      	movs	r2, #3
 800318e:	711a      	strb	r2, [r3, #4]
		ptrData.pwm = PWM_GetDataPtr();
 8003190:	f7ff fd00 	bl	8002b94 <PWM_GetDataPtr>
 8003194:	0002      	movs	r2, r0
 8003196:	4b04      	ldr	r3, [pc, #16]	; (80031a8 <RADIO_Update+0xbc>)
 8003198:	601a      	str	r2, [r3, #0]
		break;
 800319a:	46c0      	nop			; (mov r8, r8)
	}
}
 800319c:	46c0      	nop			; (mov r8, r8)
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	46c0      	nop			; (mov r8, r8)
 80031a4:	200003bc 	.word	0x200003bc
 80031a8:	200003e8 	.word	0x200003e8
 80031ac:	200003c4 	.word	0x200003c4
 80031b0:	200003c6 	.word	0x200003c6

080031b4 <RADIO_GetDataPtr>:

RADIO_Data* RADIO_GetDataPtr (void)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	af00      	add	r7, sp, #0
	return &data;
 80031b8:	4b01      	ldr	r3, [pc, #4]	; (80031c0 <RADIO_GetDataPtr+0xc>)
}
 80031ba:	0018      	movs	r0, r3
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	200003c4 	.word	0x200003c4

080031c4 <CORE_GetTick>:
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	af00      	add	r7, sp, #0
	return gTicks;
 80031c8:	4b02      	ldr	r3, [pc, #8]	; (80031d4 <CORE_GetTick+0x10>)
 80031ca:	681b      	ldr	r3, [r3, #0]
}
 80031cc:	0018      	movs	r0, r3
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	46c0      	nop			; (mov r8, r8)
 80031d4:	20000454 	.word	0x20000454

080031d8 <SBUS_Detect>:
/*
 * PUBLIC FUNCTIONS
 */

bool SBUS_Detect(uint32_t baud)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
	SBUS_Init(baud);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	0018      	movs	r0, r3
 80031e4:	f000 f81a 	bl	800321c <SBUS_Init>

	uint32_t tick = CORE_GetTick();
 80031e8:	f7ff ffec 	bl	80031c4 <CORE_GetTick>
 80031ec:	0003      	movs	r3, r0
 80031ee:	60fb      	str	r3, [r7, #12]
	while ((SBUS_TIMEOUT_FS * 2) > CORE_GetTick() - tick)
 80031f0:	e003      	b.n	80031fa <SBUS_Detect+0x22>
	{
		SBUS_HandleUART();
 80031f2:	f000 fa6b 	bl	80036cc <SBUS_HandleUART>
		CORE_Idle();
 80031f6:	f000 fcb5 	bl	8003b64 <CORE_Idle>
	while ((SBUS_TIMEOUT_FS * 2) > CORE_GetTick() - tick)
 80031fa:	f7ff ffe3 	bl	80031c4 <CORE_GetTick>
 80031fe:	0002      	movs	r2, r0
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	1ad3      	subs	r3, r2, r3
 8003204:	2b53      	cmp	r3, #83	; 0x53
 8003206:	d9f4      	bls.n	80031f2 <SBUS_Detect+0x1a>
	}

	SBUS_Deinit();
 8003208:	f000 f826 	bl	8003258 <SBUS_Deinit>

	return rxHeartbeatSBUS;
 800320c:	4b02      	ldr	r3, [pc, #8]	; (8003218 <SBUS_Detect+0x40>)
 800320e:	781b      	ldrb	r3, [r3, #0]
}
 8003210:	0018      	movs	r0, r3
 8003212:	46bd      	mov	sp, r7
 8003214:	b004      	add	sp, #16
 8003216:	bd80      	pop	{r7, pc}
 8003218:	2000041e 	.word	0x2000041e

0800321c <SBUS_Init>:

void SBUS_Init (uint32_t baud)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b082      	sub	sp, #8
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
	memset(rxSBUS, 0, sizeof(rxSBUS));
 8003224:	4b0a      	ldr	r3, [pc, #40]	; (8003250 <SBUS_Init+0x34>)
 8003226:	2232      	movs	r2, #50	; 0x32
 8003228:	2100      	movs	r1, #0
 800322a:	0018      	movs	r0, r3
 800322c:	f001 fdf7 	bl	8004e1e <memset>

	UART_Init(SBUS_UART, baud, UART_Mode_Inverted);
 8003230:	4b08      	ldr	r3, [pc, #32]	; (8003254 <SBUS_Init+0x38>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	6879      	ldr	r1, [r7, #4]
 8003236:	2201      	movs	r2, #1
 8003238:	0018      	movs	r0, r3
 800323a:	f001 fb11 	bl	8004860 <UART_Init>
	UART_ReadFlush(SBUS_UART);
 800323e:	4b05      	ldr	r3, [pc, #20]	; (8003254 <SBUS_Init+0x38>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	0018      	movs	r0, r3
 8003244:	f001 fc9e 	bl	8004b84 <UART_ReadFlush>
}
 8003248:	46c0      	nop			; (mov r8, r8)
 800324a:	46bd      	mov	sp, r7
 800324c:	b002      	add	sp, #8
 800324e:	bd80      	pop	{r7, pc}
 8003250:	200003ec 	.word	0x200003ec
 8003254:	2000028c 	.word	0x2000028c

08003258 <SBUS_Deinit>:

void SBUS_Deinit (void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	af00      	add	r7, sp, #0
	UART_Deinit(SBUS_UART);
 800325c:	4b03      	ldr	r3, [pc, #12]	; (800326c <SBUS_Deinit+0x14>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	0018      	movs	r0, r3
 8003262:	f001 fbe5 	bl	8004a30 <UART_Deinit>
}
 8003266:	46c0      	nop			; (mov r8, r8)
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}
 800326c:	2000028c 	.word	0x2000028c

08003270 <SBUS_Update>:

void SBUS_Update (void)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b082      	sub	sp, #8
 8003274:	af00      	add	r7, sp, #0
	// Update Rx Data
	SBUS_HandleUART();
 8003276:	f000 fa29 	bl	80036cc <SBUS_HandleUART>

	// Update Loop Variables
	uint32_t now = CORE_GetTick();
 800327a:	f7ff ffa3 	bl	80031c4 <CORE_GetTick>
 800327e:	0003      	movs	r3, r0
 8003280:	607b      	str	r3, [r7, #4]
	static uint32_t prev = 0;

	// Check for New Input Data
	if (rxHeartbeatSBUS)
 8003282:	4be2      	ldr	r3, [pc, #904]	; (800360c <SBUS_Update+0x39c>)
 8003284:	781b      	ldrb	r3, [r3, #0]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d100      	bne.n	800328c <SBUS_Update+0x1c>
 800328a:	e1a0      	b.n	80035ce <SBUS_Update+0x35e>
	{
		// Decode SBUS Data
		dataSBUS.ch[0]  = SBUS_Transform( (int16_t)( (rxSBUS[1]		  | rxSBUS[2] << 8 ) & 0x07FF) );
 800328c:	4be0      	ldr	r3, [pc, #896]	; (8003610 <SBUS_Update+0x3a0>)
 800328e:	785b      	ldrb	r3, [r3, #1]
 8003290:	b21a      	sxth	r2, r3
 8003292:	4bdf      	ldr	r3, [pc, #892]	; (8003610 <SBUS_Update+0x3a0>)
 8003294:	789b      	ldrb	r3, [r3, #2]
 8003296:	021b      	lsls	r3, r3, #8
 8003298:	b21b      	sxth	r3, r3
 800329a:	4313      	orrs	r3, r2
 800329c:	b21b      	sxth	r3, r3
 800329e:	b29b      	uxth	r3, r3
 80032a0:	055b      	lsls	r3, r3, #21
 80032a2:	0d5b      	lsrs	r3, r3, #21
 80032a4:	b29b      	uxth	r3, r3
 80032a6:	0018      	movs	r0, r3
 80032a8:	f000 f9c0 	bl	800362c <SBUS_Transform>
 80032ac:	0003      	movs	r3, r0
 80032ae:	b21a      	sxth	r2, r3
 80032b0:	4bd8      	ldr	r3, [pc, #864]	; (8003614 <SBUS_Update+0x3a4>)
 80032b2:	80da      	strh	r2, [r3, #6]
		dataSBUS.ch[1]  = SBUS_Transform( (int16_t)( (rxSBUS[2]  >> 3 | rxSBUS[3] << 5 ) & 0x07FF) );
 80032b4:	4bd6      	ldr	r3, [pc, #856]	; (8003610 <SBUS_Update+0x3a0>)
 80032b6:	789b      	ldrb	r3, [r3, #2]
 80032b8:	08db      	lsrs	r3, r3, #3
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	b21a      	sxth	r2, r3
 80032be:	4bd4      	ldr	r3, [pc, #848]	; (8003610 <SBUS_Update+0x3a0>)
 80032c0:	78db      	ldrb	r3, [r3, #3]
 80032c2:	015b      	lsls	r3, r3, #5
 80032c4:	b21b      	sxth	r3, r3
 80032c6:	4313      	orrs	r3, r2
 80032c8:	b21b      	sxth	r3, r3
 80032ca:	b29b      	uxth	r3, r3
 80032cc:	055b      	lsls	r3, r3, #21
 80032ce:	0d5b      	lsrs	r3, r3, #21
 80032d0:	b29b      	uxth	r3, r3
 80032d2:	0018      	movs	r0, r3
 80032d4:	f000 f9aa 	bl	800362c <SBUS_Transform>
 80032d8:	0003      	movs	r3, r0
 80032da:	b21a      	sxth	r2, r3
 80032dc:	4bcd      	ldr	r3, [pc, #820]	; (8003614 <SBUS_Update+0x3a4>)
 80032de:	811a      	strh	r2, [r3, #8]
		dataSBUS.ch[2]  = SBUS_Transform( (int16_t)( (rxSBUS[3]  >> 6 | rxSBUS[4] << 2  | rxSBUS[5] << 10 ) & 0x07FF) );
 80032e0:	4bcb      	ldr	r3, [pc, #812]	; (8003610 <SBUS_Update+0x3a0>)
 80032e2:	78db      	ldrb	r3, [r3, #3]
 80032e4:	099b      	lsrs	r3, r3, #6
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	b21a      	sxth	r2, r3
 80032ea:	4bc9      	ldr	r3, [pc, #804]	; (8003610 <SBUS_Update+0x3a0>)
 80032ec:	791b      	ldrb	r3, [r3, #4]
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	b21b      	sxth	r3, r3
 80032f2:	4313      	orrs	r3, r2
 80032f4:	b21a      	sxth	r2, r3
 80032f6:	4bc6      	ldr	r3, [pc, #792]	; (8003610 <SBUS_Update+0x3a0>)
 80032f8:	795b      	ldrb	r3, [r3, #5]
 80032fa:	029b      	lsls	r3, r3, #10
 80032fc:	b21b      	sxth	r3, r3
 80032fe:	4313      	orrs	r3, r2
 8003300:	b21b      	sxth	r3, r3
 8003302:	b29b      	uxth	r3, r3
 8003304:	055b      	lsls	r3, r3, #21
 8003306:	0d5b      	lsrs	r3, r3, #21
 8003308:	b29b      	uxth	r3, r3
 800330a:	0018      	movs	r0, r3
 800330c:	f000 f98e 	bl	800362c <SBUS_Transform>
 8003310:	0003      	movs	r3, r0
 8003312:	b21a      	sxth	r2, r3
 8003314:	4bbf      	ldr	r3, [pc, #764]	; (8003614 <SBUS_Update+0x3a4>)
 8003316:	815a      	strh	r2, [r3, #10]
		dataSBUS.ch[3]  = SBUS_Transform( (int16_t)( (rxSBUS[5]  >> 1 | rxSBUS[6] << 7 ) & 0x07FF) );
 8003318:	4bbd      	ldr	r3, [pc, #756]	; (8003610 <SBUS_Update+0x3a0>)
 800331a:	795b      	ldrb	r3, [r3, #5]
 800331c:	085b      	lsrs	r3, r3, #1
 800331e:	b2db      	uxtb	r3, r3
 8003320:	b21a      	sxth	r2, r3
 8003322:	4bbb      	ldr	r3, [pc, #748]	; (8003610 <SBUS_Update+0x3a0>)
 8003324:	799b      	ldrb	r3, [r3, #6]
 8003326:	01db      	lsls	r3, r3, #7
 8003328:	b21b      	sxth	r3, r3
 800332a:	4313      	orrs	r3, r2
 800332c:	b21b      	sxth	r3, r3
 800332e:	b29b      	uxth	r3, r3
 8003330:	055b      	lsls	r3, r3, #21
 8003332:	0d5b      	lsrs	r3, r3, #21
 8003334:	b29b      	uxth	r3, r3
 8003336:	0018      	movs	r0, r3
 8003338:	f000 f978 	bl	800362c <SBUS_Transform>
 800333c:	0003      	movs	r3, r0
 800333e:	b21a      	sxth	r2, r3
 8003340:	4bb4      	ldr	r3, [pc, #720]	; (8003614 <SBUS_Update+0x3a4>)
 8003342:	819a      	strh	r2, [r3, #12]
		dataSBUS.ch[4]  = SBUS_Transform( (int16_t)( (rxSBUS[6]  >> 4 | rxSBUS[7] << 4 ) & 0x07FF) );
 8003344:	4bb2      	ldr	r3, [pc, #712]	; (8003610 <SBUS_Update+0x3a0>)
 8003346:	799b      	ldrb	r3, [r3, #6]
 8003348:	091b      	lsrs	r3, r3, #4
 800334a:	b2db      	uxtb	r3, r3
 800334c:	b21a      	sxth	r2, r3
 800334e:	4bb0      	ldr	r3, [pc, #704]	; (8003610 <SBUS_Update+0x3a0>)
 8003350:	79db      	ldrb	r3, [r3, #7]
 8003352:	011b      	lsls	r3, r3, #4
 8003354:	b21b      	sxth	r3, r3
 8003356:	4313      	orrs	r3, r2
 8003358:	b21b      	sxth	r3, r3
 800335a:	b29b      	uxth	r3, r3
 800335c:	055b      	lsls	r3, r3, #21
 800335e:	0d5b      	lsrs	r3, r3, #21
 8003360:	b29b      	uxth	r3, r3
 8003362:	0018      	movs	r0, r3
 8003364:	f000 f962 	bl	800362c <SBUS_Transform>
 8003368:	0003      	movs	r3, r0
 800336a:	b21a      	sxth	r2, r3
 800336c:	4ba9      	ldr	r3, [pc, #676]	; (8003614 <SBUS_Update+0x3a4>)
 800336e:	81da      	strh	r2, [r3, #14]
		dataSBUS.ch[5]  = SBUS_Transform( (int16_t)( (rxSBUS[7]  >> 7 | rxSBUS[8] << 1 | rxSBUS[9] << 9 ) & 0x07FF) );
 8003370:	4ba7      	ldr	r3, [pc, #668]	; (8003610 <SBUS_Update+0x3a0>)
 8003372:	79db      	ldrb	r3, [r3, #7]
 8003374:	09db      	lsrs	r3, r3, #7
 8003376:	b2db      	uxtb	r3, r3
 8003378:	b21a      	sxth	r2, r3
 800337a:	4ba5      	ldr	r3, [pc, #660]	; (8003610 <SBUS_Update+0x3a0>)
 800337c:	7a1b      	ldrb	r3, [r3, #8]
 800337e:	005b      	lsls	r3, r3, #1
 8003380:	b21b      	sxth	r3, r3
 8003382:	4313      	orrs	r3, r2
 8003384:	b21a      	sxth	r2, r3
 8003386:	4ba2      	ldr	r3, [pc, #648]	; (8003610 <SBUS_Update+0x3a0>)
 8003388:	7a5b      	ldrb	r3, [r3, #9]
 800338a:	025b      	lsls	r3, r3, #9
 800338c:	b21b      	sxth	r3, r3
 800338e:	4313      	orrs	r3, r2
 8003390:	b21b      	sxth	r3, r3
 8003392:	b29b      	uxth	r3, r3
 8003394:	055b      	lsls	r3, r3, #21
 8003396:	0d5b      	lsrs	r3, r3, #21
 8003398:	b29b      	uxth	r3, r3
 800339a:	0018      	movs	r0, r3
 800339c:	f000 f946 	bl	800362c <SBUS_Transform>
 80033a0:	0003      	movs	r3, r0
 80033a2:	b21a      	sxth	r2, r3
 80033a4:	4b9b      	ldr	r3, [pc, #620]	; (8003614 <SBUS_Update+0x3a4>)
 80033a6:	821a      	strh	r2, [r3, #16]
		dataSBUS.ch[6]  = SBUS_Transform( (int16_t)( (rxSBUS[9]  >> 2 | rxSBUS[10] << 6 ) & 0x07FF) );
 80033a8:	4b99      	ldr	r3, [pc, #612]	; (8003610 <SBUS_Update+0x3a0>)
 80033aa:	7a5b      	ldrb	r3, [r3, #9]
 80033ac:	089b      	lsrs	r3, r3, #2
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	b21a      	sxth	r2, r3
 80033b2:	4b97      	ldr	r3, [pc, #604]	; (8003610 <SBUS_Update+0x3a0>)
 80033b4:	7a9b      	ldrb	r3, [r3, #10]
 80033b6:	019b      	lsls	r3, r3, #6
 80033b8:	b21b      	sxth	r3, r3
 80033ba:	4313      	orrs	r3, r2
 80033bc:	b21b      	sxth	r3, r3
 80033be:	b29b      	uxth	r3, r3
 80033c0:	055b      	lsls	r3, r3, #21
 80033c2:	0d5b      	lsrs	r3, r3, #21
 80033c4:	b29b      	uxth	r3, r3
 80033c6:	0018      	movs	r0, r3
 80033c8:	f000 f930 	bl	800362c <SBUS_Transform>
 80033cc:	0003      	movs	r3, r0
 80033ce:	b21a      	sxth	r2, r3
 80033d0:	4b90      	ldr	r3, [pc, #576]	; (8003614 <SBUS_Update+0x3a4>)
 80033d2:	825a      	strh	r2, [r3, #18]
		dataSBUS.ch[7]  = SBUS_Transform( (int16_t)( (rxSBUS[10] >> 5 | rxSBUS[11] << 3 ) & 0x07FF) );
 80033d4:	4b8e      	ldr	r3, [pc, #568]	; (8003610 <SBUS_Update+0x3a0>)
 80033d6:	7a9b      	ldrb	r3, [r3, #10]
 80033d8:	095b      	lsrs	r3, r3, #5
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	b21a      	sxth	r2, r3
 80033de:	4b8c      	ldr	r3, [pc, #560]	; (8003610 <SBUS_Update+0x3a0>)
 80033e0:	7adb      	ldrb	r3, [r3, #11]
 80033e2:	00db      	lsls	r3, r3, #3
 80033e4:	b21b      	sxth	r3, r3
 80033e6:	4313      	orrs	r3, r2
 80033e8:	b21b      	sxth	r3, r3
 80033ea:	b29b      	uxth	r3, r3
 80033ec:	055b      	lsls	r3, r3, #21
 80033ee:	0d5b      	lsrs	r3, r3, #21
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	0018      	movs	r0, r3
 80033f4:	f000 f91a 	bl	800362c <SBUS_Transform>
 80033f8:	0003      	movs	r3, r0
 80033fa:	b21a      	sxth	r2, r3
 80033fc:	4b85      	ldr	r3, [pc, #532]	; (8003614 <SBUS_Update+0x3a4>)
 80033fe:	829a      	strh	r2, [r3, #20]

		dataSBUS.ch[8]  = SBUS_Transform( (int16_t)( (rxSBUS[12]		 | rxSBUS[13] << 8 ) & 0x07FF) );
 8003400:	4b83      	ldr	r3, [pc, #524]	; (8003610 <SBUS_Update+0x3a0>)
 8003402:	7b1b      	ldrb	r3, [r3, #12]
 8003404:	b21a      	sxth	r2, r3
 8003406:	4b82      	ldr	r3, [pc, #520]	; (8003610 <SBUS_Update+0x3a0>)
 8003408:	7b5b      	ldrb	r3, [r3, #13]
 800340a:	021b      	lsls	r3, r3, #8
 800340c:	b21b      	sxth	r3, r3
 800340e:	4313      	orrs	r3, r2
 8003410:	b21b      	sxth	r3, r3
 8003412:	b29b      	uxth	r3, r3
 8003414:	055b      	lsls	r3, r3, #21
 8003416:	0d5b      	lsrs	r3, r3, #21
 8003418:	b29b      	uxth	r3, r3
 800341a:	0018      	movs	r0, r3
 800341c:	f000 f906 	bl	800362c <SBUS_Transform>
 8003420:	0003      	movs	r3, r0
 8003422:	b21a      	sxth	r2, r3
 8003424:	4b7b      	ldr	r3, [pc, #492]	; (8003614 <SBUS_Update+0x3a4>)
 8003426:	82da      	strh	r2, [r3, #22]
		dataSBUS.ch[9]  = SBUS_Transform( (int16_t)( (rxSBUS[13] >> 3 | rxSBUS[14] << 5 ) & 0x07FF) );
 8003428:	4b79      	ldr	r3, [pc, #484]	; (8003610 <SBUS_Update+0x3a0>)
 800342a:	7b5b      	ldrb	r3, [r3, #13]
 800342c:	08db      	lsrs	r3, r3, #3
 800342e:	b2db      	uxtb	r3, r3
 8003430:	b21a      	sxth	r2, r3
 8003432:	4b77      	ldr	r3, [pc, #476]	; (8003610 <SBUS_Update+0x3a0>)
 8003434:	7b9b      	ldrb	r3, [r3, #14]
 8003436:	015b      	lsls	r3, r3, #5
 8003438:	b21b      	sxth	r3, r3
 800343a:	4313      	orrs	r3, r2
 800343c:	b21b      	sxth	r3, r3
 800343e:	b29b      	uxth	r3, r3
 8003440:	055b      	lsls	r3, r3, #21
 8003442:	0d5b      	lsrs	r3, r3, #21
 8003444:	b29b      	uxth	r3, r3
 8003446:	0018      	movs	r0, r3
 8003448:	f000 f8f0 	bl	800362c <SBUS_Transform>
 800344c:	0003      	movs	r3, r0
 800344e:	b21a      	sxth	r2, r3
 8003450:	4b70      	ldr	r3, [pc, #448]	; (8003614 <SBUS_Update+0x3a4>)
 8003452:	831a      	strh	r2, [r3, #24]
		dataSBUS.ch[10] = SBUS_Transform( (int16_t)( (rxSBUS[14] >> 6 | rxSBUS[15] << 2  | rxSBUS[16] << 10 ) & 0x07FF) );
 8003454:	4b6e      	ldr	r3, [pc, #440]	; (8003610 <SBUS_Update+0x3a0>)
 8003456:	7b9b      	ldrb	r3, [r3, #14]
 8003458:	099b      	lsrs	r3, r3, #6
 800345a:	b2db      	uxtb	r3, r3
 800345c:	b21a      	sxth	r2, r3
 800345e:	4b6c      	ldr	r3, [pc, #432]	; (8003610 <SBUS_Update+0x3a0>)
 8003460:	7bdb      	ldrb	r3, [r3, #15]
 8003462:	009b      	lsls	r3, r3, #2
 8003464:	b21b      	sxth	r3, r3
 8003466:	4313      	orrs	r3, r2
 8003468:	b21a      	sxth	r2, r3
 800346a:	4b69      	ldr	r3, [pc, #420]	; (8003610 <SBUS_Update+0x3a0>)
 800346c:	7c1b      	ldrb	r3, [r3, #16]
 800346e:	029b      	lsls	r3, r3, #10
 8003470:	b21b      	sxth	r3, r3
 8003472:	4313      	orrs	r3, r2
 8003474:	b21b      	sxth	r3, r3
 8003476:	b29b      	uxth	r3, r3
 8003478:	055b      	lsls	r3, r3, #21
 800347a:	0d5b      	lsrs	r3, r3, #21
 800347c:	b29b      	uxth	r3, r3
 800347e:	0018      	movs	r0, r3
 8003480:	f000 f8d4 	bl	800362c <SBUS_Transform>
 8003484:	0003      	movs	r3, r0
 8003486:	b21a      	sxth	r2, r3
 8003488:	4b62      	ldr	r3, [pc, #392]	; (8003614 <SBUS_Update+0x3a4>)
 800348a:	835a      	strh	r2, [r3, #26]
		dataSBUS.ch[11] = SBUS_Transform( (int16_t)( (rxSBUS[16] >> 1 | rxSBUS[17] << 7 ) & 0x07FF) );
 800348c:	4b60      	ldr	r3, [pc, #384]	; (8003610 <SBUS_Update+0x3a0>)
 800348e:	7c1b      	ldrb	r3, [r3, #16]
 8003490:	085b      	lsrs	r3, r3, #1
 8003492:	b2db      	uxtb	r3, r3
 8003494:	b21a      	sxth	r2, r3
 8003496:	4b5e      	ldr	r3, [pc, #376]	; (8003610 <SBUS_Update+0x3a0>)
 8003498:	7c5b      	ldrb	r3, [r3, #17]
 800349a:	01db      	lsls	r3, r3, #7
 800349c:	b21b      	sxth	r3, r3
 800349e:	4313      	orrs	r3, r2
 80034a0:	b21b      	sxth	r3, r3
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	055b      	lsls	r3, r3, #21
 80034a6:	0d5b      	lsrs	r3, r3, #21
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	0018      	movs	r0, r3
 80034ac:	f000 f8be 	bl	800362c <SBUS_Transform>
 80034b0:	0003      	movs	r3, r0
 80034b2:	b21a      	sxth	r2, r3
 80034b4:	4b57      	ldr	r3, [pc, #348]	; (8003614 <SBUS_Update+0x3a4>)
 80034b6:	839a      	strh	r2, [r3, #28]
		dataSBUS.ch[12] = SBUS_Transform( (int16_t)( (rxSBUS[17] >> 4 | rxSBUS[18] << 4 ) & 0x07FF) );
 80034b8:	4b55      	ldr	r3, [pc, #340]	; (8003610 <SBUS_Update+0x3a0>)
 80034ba:	7c5b      	ldrb	r3, [r3, #17]
 80034bc:	091b      	lsrs	r3, r3, #4
 80034be:	b2db      	uxtb	r3, r3
 80034c0:	b21a      	sxth	r2, r3
 80034c2:	4b53      	ldr	r3, [pc, #332]	; (8003610 <SBUS_Update+0x3a0>)
 80034c4:	7c9b      	ldrb	r3, [r3, #18]
 80034c6:	011b      	lsls	r3, r3, #4
 80034c8:	b21b      	sxth	r3, r3
 80034ca:	4313      	orrs	r3, r2
 80034cc:	b21b      	sxth	r3, r3
 80034ce:	b29b      	uxth	r3, r3
 80034d0:	055b      	lsls	r3, r3, #21
 80034d2:	0d5b      	lsrs	r3, r3, #21
 80034d4:	b29b      	uxth	r3, r3
 80034d6:	0018      	movs	r0, r3
 80034d8:	f000 f8a8 	bl	800362c <SBUS_Transform>
 80034dc:	0003      	movs	r3, r0
 80034de:	b21a      	sxth	r2, r3
 80034e0:	4b4c      	ldr	r3, [pc, #304]	; (8003614 <SBUS_Update+0x3a4>)
 80034e2:	83da      	strh	r2, [r3, #30]
		dataSBUS.ch[13] = SBUS_Transform( (int16_t)( (rxSBUS[18] >> 7 | rxSBUS[19] << 1 | rxSBUS[20]) & 0x07FF) );
 80034e4:	4b4a      	ldr	r3, [pc, #296]	; (8003610 <SBUS_Update+0x3a0>)
 80034e6:	7c9b      	ldrb	r3, [r3, #18]
 80034e8:	09db      	lsrs	r3, r3, #7
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	b21a      	sxth	r2, r3
 80034ee:	4b48      	ldr	r3, [pc, #288]	; (8003610 <SBUS_Update+0x3a0>)
 80034f0:	7cdb      	ldrb	r3, [r3, #19]
 80034f2:	005b      	lsls	r3, r3, #1
 80034f4:	b21b      	sxth	r3, r3
 80034f6:	4313      	orrs	r3, r2
 80034f8:	b21a      	sxth	r2, r3
 80034fa:	4b45      	ldr	r3, [pc, #276]	; (8003610 <SBUS_Update+0x3a0>)
 80034fc:	7d1b      	ldrb	r3, [r3, #20]
 80034fe:	b21b      	sxth	r3, r3
 8003500:	4313      	orrs	r3, r2
 8003502:	b21b      	sxth	r3, r3
 8003504:	b29b      	uxth	r3, r3
 8003506:	055b      	lsls	r3, r3, #21
 8003508:	0d5b      	lsrs	r3, r3, #21
 800350a:	b29b      	uxth	r3, r3
 800350c:	0018      	movs	r0, r3
 800350e:	f000 f88d 	bl	800362c <SBUS_Transform>
 8003512:	0003      	movs	r3, r0
 8003514:	b21a      	sxth	r2, r3
 8003516:	4b3f      	ldr	r3, [pc, #252]	; (8003614 <SBUS_Update+0x3a4>)
 8003518:	841a      	strh	r2, [r3, #32]
		dataSBUS.ch[14] = SBUS_Transform( (int16_t)( (rxSBUS[20] >> 2 | rxSBUS[21] << 6 ) & 0x07FF) );
 800351a:	4b3d      	ldr	r3, [pc, #244]	; (8003610 <SBUS_Update+0x3a0>)
 800351c:	7d1b      	ldrb	r3, [r3, #20]
 800351e:	089b      	lsrs	r3, r3, #2
 8003520:	b2db      	uxtb	r3, r3
 8003522:	b21a      	sxth	r2, r3
 8003524:	4b3a      	ldr	r3, [pc, #232]	; (8003610 <SBUS_Update+0x3a0>)
 8003526:	7d5b      	ldrb	r3, [r3, #21]
 8003528:	019b      	lsls	r3, r3, #6
 800352a:	b21b      	sxth	r3, r3
 800352c:	4313      	orrs	r3, r2
 800352e:	b21b      	sxth	r3, r3
 8003530:	b29b      	uxth	r3, r3
 8003532:	055b      	lsls	r3, r3, #21
 8003534:	0d5b      	lsrs	r3, r3, #21
 8003536:	b29b      	uxth	r3, r3
 8003538:	0018      	movs	r0, r3
 800353a:	f000 f877 	bl	800362c <SBUS_Transform>
 800353e:	0003      	movs	r3, r0
 8003540:	b21a      	sxth	r2, r3
 8003542:	4b34      	ldr	r3, [pc, #208]	; (8003614 <SBUS_Update+0x3a4>)
 8003544:	845a      	strh	r2, [r3, #34]	; 0x22
		dataSBUS.ch[15] = SBUS_Transform( (int16_t)( (rxSBUS[21] >> 5 | rxSBUS[22] << 3 ) & 0x07FF) );
 8003546:	4b32      	ldr	r3, [pc, #200]	; (8003610 <SBUS_Update+0x3a0>)
 8003548:	7d5b      	ldrb	r3, [r3, #21]
 800354a:	095b      	lsrs	r3, r3, #5
 800354c:	b2db      	uxtb	r3, r3
 800354e:	b21a      	sxth	r2, r3
 8003550:	4b2f      	ldr	r3, [pc, #188]	; (8003610 <SBUS_Update+0x3a0>)
 8003552:	7d9b      	ldrb	r3, [r3, #22]
 8003554:	00db      	lsls	r3, r3, #3
 8003556:	b21b      	sxth	r3, r3
 8003558:	4313      	orrs	r3, r2
 800355a:	b21b      	sxth	r3, r3
 800355c:	b29b      	uxth	r3, r3
 800355e:	055b      	lsls	r3, r3, #21
 8003560:	0d5b      	lsrs	r3, r3, #21
 8003562:	b29b      	uxth	r3, r3
 8003564:	0018      	movs	r0, r3
 8003566:	f000 f861 	bl	800362c <SBUS_Transform>
 800356a:	0003      	movs	r3, r0
 800356c:	b21a      	sxth	r2, r3
 800356e:	4b29      	ldr	r3, [pc, #164]	; (8003614 <SBUS_Update+0x3a4>)
 8003570:	849a      	strh	r2, [r3, #36]	; 0x24

		dataSBUS.ch17      = rxSBUS[23] & SBUS_CH17_MASK;
 8003572:	4b27      	ldr	r3, [pc, #156]	; (8003610 <SBUS_Update+0x3a0>)
 8003574:	7ddb      	ldrb	r3, [r3, #23]
 8003576:	001a      	movs	r2, r3
 8003578:	2301      	movs	r3, #1
 800357a:	4013      	ands	r3, r2
 800357c:	1e5a      	subs	r2, r3, #1
 800357e:	4193      	sbcs	r3, r2
 8003580:	b2da      	uxtb	r2, r3
 8003582:	4b24      	ldr	r3, [pc, #144]	; (8003614 <SBUS_Update+0x3a4>)
 8003584:	70da      	strb	r2, [r3, #3]
		dataSBUS.ch17      = rxSBUS[23] & SBUS_CH18_MASK;
 8003586:	4b22      	ldr	r3, [pc, #136]	; (8003610 <SBUS_Update+0x3a0>)
 8003588:	7ddb      	ldrb	r3, [r3, #23]
 800358a:	001a      	movs	r2, r3
 800358c:	2302      	movs	r3, #2
 800358e:	4013      	ands	r3, r2
 8003590:	1e5a      	subs	r2, r3, #1
 8003592:	4193      	sbcs	r3, r2
 8003594:	b2da      	uxtb	r2, r3
 8003596:	4b1f      	ldr	r3, [pc, #124]	; (8003614 <SBUS_Update+0x3a4>)
 8003598:	70da      	strb	r2, [r3, #3]
		dataSBUS.failsafe  = rxSBUS[23] & SBUS_FAILSAFE_MASK;
 800359a:	4b1d      	ldr	r3, [pc, #116]	; (8003610 <SBUS_Update+0x3a0>)
 800359c:	7ddb      	ldrb	r3, [r3, #23]
 800359e:	001a      	movs	r2, r3
 80035a0:	2308      	movs	r3, #8
 80035a2:	4013      	ands	r3, r2
 80035a4:	1e5a      	subs	r2, r3, #1
 80035a6:	4193      	sbcs	r3, r2
 80035a8:	b2da      	uxtb	r2, r3
 80035aa:	4b1a      	ldr	r3, [pc, #104]	; (8003614 <SBUS_Update+0x3a4>)
 80035ac:	709a      	strb	r2, [r3, #2]
		dataSBUS.frameLost = rxSBUS[23] & SBUS_LOSTFRAME_MASK;
 80035ae:	4b18      	ldr	r3, [pc, #96]	; (8003610 <SBUS_Update+0x3a0>)
 80035b0:	7ddb      	ldrb	r3, [r3, #23]
 80035b2:	001a      	movs	r2, r3
 80035b4:	2304      	movs	r3, #4
 80035b6:	4013      	ands	r3, r2
 80035b8:	1e5a      	subs	r2, r3, #1
 80035ba:	4193      	sbcs	r3, r2
 80035bc:	b2da      	uxtb	r2, r3
 80035be:	4b15      	ldr	r3, [pc, #84]	; (8003614 <SBUS_Update+0x3a4>)
 80035c0:	705a      	strb	r2, [r3, #1]

		rxHeartbeatSBUS = false;
 80035c2:	4b12      	ldr	r3, [pc, #72]	; (800360c <SBUS_Update+0x39c>)
 80035c4:	2200      	movs	r2, #0
 80035c6:	701a      	strb	r2, [r3, #0]
		prev = now;
 80035c8:	4b13      	ldr	r3, [pc, #76]	; (8003618 <SBUS_Update+0x3a8>)
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	601a      	str	r2, [r3, #0]
	}

	// Check Failsafe
	if (dataSBUS.failsafe)
 80035ce:	4b11      	ldr	r3, [pc, #68]	; (8003614 <SBUS_Update+0x3a4>)
 80035d0:	789b      	ldrb	r3, [r3, #2]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d003      	beq.n	80035de <SBUS_Update+0x36e>
	{
		dataSBUS.inputLost = true;
 80035d6:	4b0f      	ldr	r3, [pc, #60]	; (8003614 <SBUS_Update+0x3a4>)
 80035d8:	2201      	movs	r2, #1
 80035da:	701a      	strb	r2, [r3, #0]
			memset(rxSBUS, 0, sizeof(rxSBUS));
		} else {
			dataSBUS.inputLost = false;
		}
	}
}
 80035dc:	e012      	b.n	8003604 <SBUS_Update+0x394>
		if (SBUS_TIMEOUT_FS <= (now - prev)) {
 80035de:	4b0e      	ldr	r3, [pc, #56]	; (8003618 <SBUS_Update+0x3a8>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	1ad3      	subs	r3, r2, r3
 80035e6:	2b29      	cmp	r3, #41	; 0x29
 80035e8:	d909      	bls.n	80035fe <SBUS_Update+0x38e>
			dataSBUS.inputLost = true;
 80035ea:	4b0a      	ldr	r3, [pc, #40]	; (8003614 <SBUS_Update+0x3a4>)
 80035ec:	2201      	movs	r2, #1
 80035ee:	701a      	strb	r2, [r3, #0]
			memset(rxSBUS, 0, sizeof(rxSBUS));
 80035f0:	4b07      	ldr	r3, [pc, #28]	; (8003610 <SBUS_Update+0x3a0>)
 80035f2:	2232      	movs	r2, #50	; 0x32
 80035f4:	2100      	movs	r1, #0
 80035f6:	0018      	movs	r0, r3
 80035f8:	f001 fc11 	bl	8004e1e <memset>
}
 80035fc:	e002      	b.n	8003604 <SBUS_Update+0x394>
			dataSBUS.inputLost = false;
 80035fe:	4b05      	ldr	r3, [pc, #20]	; (8003614 <SBUS_Update+0x3a4>)
 8003600:	2200      	movs	r2, #0
 8003602:	701a      	strb	r2, [r3, #0]
}
 8003604:	46c0      	nop			; (mov r8, r8)
 8003606:	46bd      	mov	sp, r7
 8003608:	b002      	add	sp, #8
 800360a:	bd80      	pop	{r7, pc}
 800360c:	2000041e 	.word	0x2000041e
 8003610:	200003ec 	.word	0x200003ec
 8003614:	20000420 	.word	0x20000420
 8003618:	20000448 	.word	0x20000448

0800361c <SBUS_GetDataPtr>:

SBUS_Data* SBUS_GetDataPtr (void)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	af00      	add	r7, sp, #0
	return &dataSBUS;
 8003620:	4b01      	ldr	r3, [pc, #4]	; (8003628 <SBUS_GetDataPtr+0xc>)
}
 8003622:	0018      	movs	r0, r3
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}
 8003628:	20000420 	.word	0x20000420

0800362c <SBUS_Transform>:
/*
 * PRIVATE FUNCTIONS
 */

uint16_t SBUS_Transform (uint16_t r)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	0002      	movs	r2, r0
 8003634:	1dbb      	adds	r3, r7, #6
 8003636:	801a      	strh	r2, [r3, #0]
	uint32_t retVal = 0;
 8003638:	2300      	movs	r3, #0
 800363a:	60fb      	str	r3, [r7, #12]

	if (r == 0) {
 800363c:	1dbb      	adds	r3, r7, #6
 800363e:	881b      	ldrh	r3, [r3, #0]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d102      	bne.n	800364a <SBUS_Transform+0x1e>
		retVal = 0;
 8003644:	2300      	movs	r3, #0
 8003646:	60fb      	str	r3, [r7, #12]
 8003648:	e019      	b.n	800367e <SBUS_Transform+0x52>
	} else if (r < (SBUS_MIN - SBUS_THRESHOLD)) {
		retVal = 0;
	} else if (r < SBUS_MIN) {
 800364a:	1dbb      	adds	r3, r7, #6
 800364c:	881b      	ldrh	r3, [r3, #0]
 800364e:	2bab      	cmp	r3, #171	; 0xab
 8003650:	d802      	bhi.n	8003658 <SBUS_Transform+0x2c>
		retVal = SBUS_MIN;
 8003652:	23ac      	movs	r3, #172	; 0xac
 8003654:	60fb      	str	r3, [r7, #12]
 8003656:	e012      	b.n	800367e <SBUS_Transform+0x52>
	} else if (r <= SBUS_MAX) {
 8003658:	1dbb      	adds	r3, r7, #6
 800365a:	881b      	ldrh	r3, [r3, #0]
 800365c:	4a18      	ldr	r2, [pc, #96]	; (80036c0 <SBUS_Transform+0x94>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d803      	bhi.n	800366a <SBUS_Transform+0x3e>
		retVal = r;
 8003662:	1dbb      	adds	r3, r7, #6
 8003664:	881b      	ldrh	r3, [r3, #0]
 8003666:	60fb      	str	r3, [r7, #12]
 8003668:	e009      	b.n	800367e <SBUS_Transform+0x52>
	} else if (r < (SBUS_MAX + SBUS_THRESHOLD))	{
 800366a:	1dbb      	adds	r3, r7, #6
 800366c:	881b      	ldrh	r3, [r3, #0]
 800366e:	4a15      	ldr	r2, [pc, #84]	; (80036c4 <SBUS_Transform+0x98>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d802      	bhi.n	800367a <SBUS_Transform+0x4e>
		retVal = SBUS_MAX;
 8003674:	4b12      	ldr	r3, [pc, #72]	; (80036c0 <SBUS_Transform+0x94>)
 8003676:	60fb      	str	r3, [r7, #12]
 8003678:	e001      	b.n	800367e <SBUS_Transform+0x52>
	} else {
		retVal = 0;
 800367a:	2300      	movs	r3, #0
 800367c:	60fb      	str	r3, [r7, #12]
	}

	if (retVal)
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d017      	beq.n	80036b4 <SBUS_Transform+0x88>
	{
		retVal *= SBUS_MAP_RANGE;
 8003684:	68fa      	ldr	r2, [r7, #12]
 8003686:	0013      	movs	r3, r2
 8003688:	015b      	lsls	r3, r3, #5
 800368a:	1a9b      	subs	r3, r3, r2
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	189b      	adds	r3, r3, r2
 8003690:	00db      	lsls	r3, r3, #3
 8003692:	60fb      	str	r3, [r7, #12]
		retVal /= SBUS_RANGE;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	490c      	ldr	r1, [pc, #48]	; (80036c8 <SBUS_Transform+0x9c>)
 8003698:	0018      	movs	r0, r3
 800369a:	f7fc fd35 	bl	8000108 <__udivsi3>
 800369e:	0003      	movs	r3, r0
 80036a0:	60fb      	str	r3, [r7, #12]
		retVal += SBUS_MAP_MIN;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	22fa      	movs	r2, #250	; 0xfa
 80036a6:	0092      	lsls	r2, r2, #2
 80036a8:	4694      	mov	ip, r2
 80036aa:	4463      	add	r3, ip
 80036ac:	60fb      	str	r3, [r7, #12]
		retVal -= (SBUS_MIN * SBUS_MAP_RANGE / SBUS_RANGE);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	3b68      	subs	r3, #104	; 0x68
 80036b2:	60fb      	str	r3, [r7, #12]
	}

	return (uint16_t)retVal;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	b29b      	uxth	r3, r3
}
 80036b8:	0018      	movs	r0, r3
 80036ba:	46bd      	mov	sp, r7
 80036bc:	b004      	add	sp, #16
 80036be:	bd80      	pop	{r7, pc}
 80036c0:	00000713 	.word	0x00000713
 80036c4:	00000906 	.word	0x00000906
 80036c8:	00000667 	.word	0x00000667

080036cc <SBUS_HandleUART>:


void SBUS_HandleUART (void)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b082      	sub	sp, #8
 80036d0:	af00      	add	r7, sp, #0
	uint32_t now = CORE_GetTick();
 80036d2:	f7ff fd77 	bl	80031c4 <CORE_GetTick>
 80036d6:	0003      	movs	r3, r0
 80036d8:	607b      	str	r3, [r7, #4]
	static uint32_t timeout = 0;
	static bool detH = false;

	// Check for Start of transmission (Header)
	if ( !detH )
 80036da:	4b25      	ldr	r3, [pc, #148]	; (8003770 <SBUS_HandleUART+0xa4>)
 80036dc:	781b      	ldrb	r3, [r3, #0]
 80036de:	2201      	movs	r2, #1
 80036e0:	4053      	eors	r3, r2
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d01a      	beq.n	800371e <SBUS_HandleUART+0x52>
	{
		// Process All Available Bytes in Buffer Until Header Detected
		while (UART_ReadCount(SBUS_UART) >= SBUS_HEADER_LEN)
 80036e8:	e012      	b.n	8003710 <SBUS_HandleUART+0x44>
		{
			// Read in Next Byte
			UART_Read(SBUS_UART, &rxSBUS[SBUS_HEADER_INDEX], SBUS_HEADER_LEN);
 80036ea:	4b22      	ldr	r3, [pc, #136]	; (8003774 <SBUS_HandleUART+0xa8>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4922      	ldr	r1, [pc, #136]	; (8003778 <SBUS_HandleUART+0xac>)
 80036f0:	2201      	movs	r2, #1
 80036f2:	0018      	movs	r0, r3
 80036f4:	f001 fa0b 	bl	8004b0e <UART_Read>
			// Check if the Byte is the Message Header1
			if ( rxSBUS[SBUS_HEADER_INDEX] == SBUS_HEADER )
 80036f8:	4b1f      	ldr	r3, [pc, #124]	; (8003778 <SBUS_HandleUART+0xac>)
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	2b0f      	cmp	r3, #15
 80036fe:	d107      	bne.n	8003710 <SBUS_HandleUART+0x44>
			{
				detH = true;
 8003700:	4b1b      	ldr	r3, [pc, #108]	; (8003770 <SBUS_HandleUART+0xa4>)
 8003702:	2201      	movs	r2, #1
 8003704:	701a      	strb	r2, [r3, #0]
				timeout = now + SBUS_TIMEOUT_IP;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	1d1a      	adds	r2, r3, #4
 800370a:	4b1c      	ldr	r3, [pc, #112]	; (800377c <SBUS_HandleUART+0xb0>)
 800370c:	601a      	str	r2, [r3, #0]
				break;
 800370e:	e006      	b.n	800371e <SBUS_HandleUART+0x52>
		while (UART_ReadCount(SBUS_UART) >= SBUS_HEADER_LEN)
 8003710:	4b18      	ldr	r3, [pc, #96]	; (8003774 <SBUS_HandleUART+0xa8>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	0018      	movs	r0, r3
 8003716:	f001 f9cd 	bl	8004ab4 <UART_ReadCount>
 800371a:	1e03      	subs	r3, r0, #0
 800371c:	d1e5      	bne.n	80036ea <SBUS_HandleUART+0x1e>
			}
		}
	}

	// Header Detected, Read Remaining Transmission
	if ( detH )
 800371e:	4b14      	ldr	r3, [pc, #80]	; (8003770 <SBUS_HandleUART+0xa4>)
 8003720:	781b      	ldrb	r3, [r3, #0]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d020      	beq.n	8003768 <SBUS_HandleUART+0x9c>
	{
		// Only Proceed When Full Message is Ready
		if ( UART_ReadCount(SBUS_UART) >= (SBUS_PAYLOAD_LEN - SBUS_HEADER_LEN) )
 8003726:	4b13      	ldr	r3, [pc, #76]	; (8003774 <SBUS_HandleUART+0xa8>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	0018      	movs	r0, r3
 800372c:	f001 f9c2 	bl	8004ab4 <UART_ReadCount>
 8003730:	0003      	movs	r3, r0
 8003732:	2b17      	cmp	r3, #23
 8003734:	d910      	bls.n	8003758 <SBUS_HandleUART+0x8c>
		{
			// Read in Remaining Message
			UART_Read(SBUS_UART, &rxSBUS[SBUS_DATA_INDEX], (SBUS_PAYLOAD_LEN - SBUS_HEADER_LEN));
 8003736:	4b0f      	ldr	r3, [pc, #60]	; (8003774 <SBUS_HandleUART+0xa8>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4911      	ldr	r1, [pc, #68]	; (8003780 <SBUS_HandleUART+0xb4>)
 800373c:	2218      	movs	r2, #24
 800373e:	0018      	movs	r0, r3
 8003740:	f001 f9e5 	bl	8004b0e <UART_Read>
			//
			if ( rxSBUS[SBUS_FOOTER_INDEX] == SBUS_FOOTER ) {
 8003744:	4b0c      	ldr	r3, [pc, #48]	; (8003778 <SBUS_HandleUART+0xac>)
 8003746:	7e1b      	ldrb	r3, [r3, #24]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d102      	bne.n	8003752 <SBUS_HandleUART+0x86>
				rxHeartbeatSBUS = true;
 800374c:	4b0d      	ldr	r3, [pc, #52]	; (8003784 <SBUS_HandleUART+0xb8>)
 800374e:	2201      	movs	r2, #1
 8003750:	701a      	strb	r2, [r3, #0]
			}
			// Reset the detected flag
			detH = false;
 8003752:	4b07      	ldr	r3, [pc, #28]	; (8003770 <SBUS_HandleUART+0xa4>)
 8003754:	2200      	movs	r2, #0
 8003756:	701a      	strb	r2, [r3, #0]
		}

		// Check for a timeout
		if ( now > timeout)
 8003758:	4b08      	ldr	r3, [pc, #32]	; (800377c <SBUS_HandleUART+0xb0>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	687a      	ldr	r2, [r7, #4]
 800375e:	429a      	cmp	r2, r3
 8003760:	d902      	bls.n	8003768 <SBUS_HandleUART+0x9c>
		{
			detH = false;
 8003762:	4b03      	ldr	r3, [pc, #12]	; (8003770 <SBUS_HandleUART+0xa4>)
 8003764:	2200      	movs	r2, #0
 8003766:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8003768:	46c0      	nop			; (mov r8, r8)
 800376a:	46bd      	mov	sp, r7
 800376c:	b002      	add	sp, #8
 800376e:	bd80      	pop	{r7, pc}
 8003770:	2000044c 	.word	0x2000044c
 8003774:	2000028c 	.word	0x2000028c
 8003778:	200003ec 	.word	0x200003ec
 800377c:	20000450 	.word	0x20000450
 8003780:	200003ed 	.word	0x200003ed
 8003784:	2000041e 	.word	0x2000041e

08003788 <ADC_Init>:
/*
 * PUBLIC FUNCTIONS
 */

void ADC_Init(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	af00      	add	r7, sp, #0
	CLK_EnableADCCLK();
 800378c:	f000 f992 	bl	8003ab4 <CLK_EnableADCCLK>
	__HAL_RCC_ADC1_CLK_ENABLE();
 8003790:	4b25      	ldr	r3, [pc, #148]	; (8003828 <ADC_Init+0xa0>)
 8003792:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003794:	4b24      	ldr	r3, [pc, #144]	; (8003828 <ADC_Init+0xa0>)
 8003796:	2180      	movs	r1, #128	; 0x80
 8003798:	0089      	lsls	r1, r1, #2
 800379a:	430a      	orrs	r2, r1
 800379c:	635a      	str	r2, [r3, #52]	; 0x34

	_ADC_CLOCK_PRESCALER(ADCx, ADC_CLOCK_PRESCALAR);
 800379e:	4b23      	ldr	r3, [pc, #140]	; (800382c <ADC_Init+0xa4>)
 80037a0:	691a      	ldr	r2, [r3, #16]
 80037a2:	4b22      	ldr	r3, [pc, #136]	; (800382c <ADC_Init+0xa4>)
 80037a4:	0092      	lsls	r2, r2, #2
 80037a6:	0892      	lsrs	r2, r2, #2
 80037a8:	611a      	str	r2, [r3, #16]
 80037aa:	4b21      	ldr	r3, [pc, #132]	; (8003830 <ADC_Init+0xa8>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a21      	ldr	r2, [pc, #132]	; (8003834 <ADC_Init+0xac>)
 80037b0:	401a      	ands	r2, r3
 80037b2:	4b1f      	ldr	r3, [pc, #124]	; (8003830 <ADC_Init+0xa8>)
 80037b4:	2180      	movs	r1, #128	; 0x80
 80037b6:	0309      	lsls	r1, r1, #12
 80037b8:	430a      	orrs	r2, r1
 80037ba:	601a      	str	r2, [r3, #0]

#ifdef ADC_CCR_LFMEN
	// Disable the low power mode
	MODIFY_REG(ADC->CCR, ADC_CCR_LFMEN, __HAL_ADC_CCR_LOWFREQUENCY(DISABLE));
 80037bc:	4b1c      	ldr	r3, [pc, #112]	; (8003830 <ADC_Init+0xa8>)
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	4b1b      	ldr	r3, [pc, #108]	; (8003830 <ADC_Init+0xa8>)
 80037c2:	491d      	ldr	r1, [pc, #116]	; (8003838 <ADC_Init+0xb0>)
 80037c4:	400a      	ands	r2, r1
 80037c6:	601a      	str	r2, [r3, #0]
#endif
#ifdef ADC_CR_ADVREGEN
	// Enable the voltage regulator
	if (HAL_IS_BIT_CLR(ADCx->CR, ADC_CR_ADVREGEN))
 80037c8:	4b18      	ldr	r3, [pc, #96]	; (800382c <ADC_Init+0xa4>)
 80037ca:	689a      	ldr	r2, [r3, #8]
 80037cc:	2380      	movs	r3, #128	; 0x80
 80037ce:	055b      	lsls	r3, r3, #21
 80037d0:	4013      	ands	r3, r2
 80037d2:	d109      	bne.n	80037e8 <ADC_Init+0x60>
	{
		ADCx->CR |= ADC_CR_ADVREGEN;
 80037d4:	4b15      	ldr	r3, [pc, #84]	; (800382c <ADC_Init+0xa4>)
 80037d6:	689a      	ldr	r2, [r3, #8]
 80037d8:	4b14      	ldr	r3, [pc, #80]	; (800382c <ADC_Init+0xa4>)
 80037da:	2180      	movs	r1, #128	; 0x80
 80037dc:	0549      	lsls	r1, r1, #21
 80037de:	430a      	orrs	r2, r1
 80037e0:	609a      	str	r2, [r3, #8]
		// Wait for regulator stability.
		US_Delay(20);
 80037e2:	2014      	movs	r0, #20
 80037e4:	f001 fadc 	bl	8004da0 <US_Delay>
	}
#endif

	ADCx->CFGR1 = ADC_DATAALIGN_RIGHT
 80037e8:	4b10      	ldr	r3, [pc, #64]	; (800382c <ADC_Init+0xa4>)
 80037ea:	2200      	movs	r2, #0
 80037ec:	60da      	str	r2, [r3, #12]
		| ADC_CFGR1_AUTOWAIT(DISABLE)
		| ADC_CFGR1_AUTOOFF(DISABLE)
		| ADC_OVR_DATA_PRESERVED
		| ADC_RESOLUTION_12B;

	ADCx->CFGR2 = 0;
 80037ee:	4b0f      	ldr	r3, [pc, #60]	; (800382c <ADC_Init+0xa4>)
 80037f0:	2200      	movs	r2, #0
 80037f2:	611a      	str	r2, [r3, #16]
	// Configure the default sampling rate
	MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMPR, ADC_SMPR_DEFAULT);
 80037f4:	4b0d      	ldr	r3, [pc, #52]	; (800382c <ADC_Init+0xa4>)
 80037f6:	695b      	ldr	r3, [r3, #20]
 80037f8:	2207      	movs	r2, #7
 80037fa:	4393      	bics	r3, r2
 80037fc:	001a      	movs	r2, r3
 80037fe:	4b0b      	ldr	r3, [pc, #44]	; (800382c <ADC_Init+0xa4>)
 8003800:	2106      	movs	r1, #6
 8003802:	430a      	orrs	r2, r1
 8003804:	615a      	str	r2, [r3, #20]

	ADC_Calibrate();
 8003806:	f000 f8c7 	bl	8003998 <ADC_Calibrate>
	__HAL_ADC_ENABLE(&gADC);
 800380a:	4b0c      	ldr	r3, [pc, #48]	; (800383c <ADC_Init+0xb4>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	689a      	ldr	r2, [r3, #8]
 8003810:	4b0a      	ldr	r3, [pc, #40]	; (800383c <ADC_Init+0xb4>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	2101      	movs	r1, #1
 8003816:	430a      	orrs	r2, r1
 8003818:	609a      	str	r2, [r3, #8]
	ADC_WaitForFlag(ADC_FLAG_RDY);
 800381a:	2001      	movs	r0, #1
 800381c:	f000 f8a8 	bl	8003970 <ADC_WaitForFlag>
}
 8003820:	46c0      	nop			; (mov r8, r8)
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
 8003826:	46c0      	nop			; (mov r8, r8)
 8003828:	40021000 	.word	0x40021000
 800382c:	40012400 	.word	0x40012400
 8003830:	40012708 	.word	0x40012708
 8003834:	ffc3ffff 	.word	0xffc3ffff
 8003838:	fdffffff 	.word	0xfdffffff
 800383c:	20000004 	.word	0x20000004

08003840 <ADC_Read>:
	}
}
#endif

uint32_t ADC_Read(ADC_Channel_t channel)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
	__HAL_ADC_CLEAR_FLAG(&gADC, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003848:	4b0d      	ldr	r3, [pc, #52]	; (8003880 <ADC_Read+0x40>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	221c      	movs	r2, #28
 800384e:	601a      	str	r2, [r3, #0]

	ADCx->CHSELR = channel;
 8003850:	4b0c      	ldr	r3, [pc, #48]	; (8003884 <ADC_Read+0x44>)
 8003852:	687a      	ldr	r2, [r7, #4]
 8003854:	629a      	str	r2, [r3, #40]	; 0x28

	// Put it back in single shot mode.
	MODIFY_REG( ADCx->CFGR1,
 8003856:	4b0b      	ldr	r3, [pc, #44]	; (8003884 <ADC_Read+0x44>)
 8003858:	68da      	ldr	r2, [r3, #12]
 800385a:	4b0a      	ldr	r3, [pc, #40]	; (8003884 <ADC_Read+0x44>)
 800385c:	490a      	ldr	r1, [pc, #40]	; (8003888 <ADC_Read+0x48>)
 800385e:	400a      	ands	r2, r1
 8003860:	60da      	str	r2, [r3, #12]
				ADC_CFGR1_DMACFG | ADC_CFGR1_CONT | ADC_CFGR1_DMAEN,
				ADC_CFGR1_CONTINUOUS(DISABLE) | ADC_CFGR1_DMACONTREQ(DISABLE)
			);

	ADCx->CR |= ADC_CR_ADSTART;
 8003862:	4b08      	ldr	r3, [pc, #32]	; (8003884 <ADC_Read+0x44>)
 8003864:	689a      	ldr	r2, [r3, #8]
 8003866:	4b07      	ldr	r3, [pc, #28]	; (8003884 <ADC_Read+0x44>)
 8003868:	2104      	movs	r1, #4
 800386a:	430a      	orrs	r2, r1
 800386c:	609a      	str	r2, [r3, #8]

	ADC_WaitForFlag(ADC_FLAG_EOC);
 800386e:	2004      	movs	r0, #4
 8003870:	f000 f87e 	bl	8003970 <ADC_WaitForFlag>

	return ADCx->DR;
 8003874:	4b03      	ldr	r3, [pc, #12]	; (8003884 <ADC_Read+0x44>)
 8003876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003878:	0018      	movs	r0, r3
 800387a:	46bd      	mov	sp, r7
 800387c:	b002      	add	sp, #8
 800387e:	bd80      	pop	{r7, pc}
 8003880:	20000004 	.word	0x20000004
 8003884:	40012400 	.word	0x40012400
 8003888:	ffffdffc 	.word	0xffffdffc

0800388c <AIN_AinToDivider>:
	__HAL_RCC_ADC1_CLK_DISABLE();
	CLK_DisableADCCLK();
}

uint32_t AIN_AinToDivider(uint32_t ain, uint32_t rlow, uint32_t rhigh)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b084      	sub	sp, #16
 8003890:	af00      	add	r7, sp, #0
 8003892:	60f8      	str	r0, [r7, #12]
 8003894:	60b9      	str	r1, [r7, #8]
 8003896:	607a      	str	r2, [r7, #4]
	return AIN_AinToMv(ain) * (rhigh + rlow) / rlow;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	0018      	movs	r0, r3
 800389c:	f000 f80e 	bl	80038bc <AIN_AinToMv>
 80038a0:	0001      	movs	r1, r0
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	18d3      	adds	r3, r2, r3
 80038a8:	434b      	muls	r3, r1
 80038aa:	68b9      	ldr	r1, [r7, #8]
 80038ac:	0018      	movs	r0, r3
 80038ae:	f7fc fc2b 	bl	8000108 <__udivsi3>
 80038b2:	0003      	movs	r3, r0
}
 80038b4:	0018      	movs	r0, r3
 80038b6:	46bd      	mov	sp, r7
 80038b8:	b004      	add	sp, #16
 80038ba:	bd80      	pop	{r7, pc}

080038bc <AIN_AinToMv>:

uint32_t AIN_AinToMv(uint32_t ain)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
	return (ain * ADC_VREF) / ADC_MAX;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	4a05      	ldr	r2, [pc, #20]	; (80038dc <AIN_AinToMv+0x20>)
 80038c8:	4353      	muls	r3, r2
 80038ca:	4905      	ldr	r1, [pc, #20]	; (80038e0 <AIN_AinToMv+0x24>)
 80038cc:	0018      	movs	r0, r3
 80038ce:	f7fc fc1b 	bl	8000108 <__udivsi3>
 80038d2:	0003      	movs	r3, r0
}
 80038d4:	0018      	movs	r0, r3
 80038d6:	46bd      	mov	sp, r7
 80038d8:	b002      	add	sp, #8
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	00000ce4 	.word	0x00000ce4
 80038e0:	00000fff 	.word	0x00000fff

080038e4 <ADC_ReadDieTemp>:

int32_t ADC_ReadDieTemp(void)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b082      	sub	sp, #8
 80038e8:	af00      	add	r7, sp, #0
	ADC->CCR |= ADC_CCR_TSEN;
 80038ea:	4b1b      	ldr	r3, [pc, #108]	; (8003958 <ADC_ReadDieTemp+0x74>)
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	4b1a      	ldr	r3, [pc, #104]	; (8003958 <ADC_ReadDieTemp+0x74>)
 80038f0:	2180      	movs	r1, #128	; 0x80
 80038f2:	0409      	lsls	r1, r1, #16
 80038f4:	430a      	orrs	r2, r1
 80038f6:	601a      	str	r2, [r3, #0]
	US_Delay(10);
 80038f8:	200a      	movs	r0, #10
 80038fa:	f001 fa51 	bl	8004da0 <US_Delay>
	int32_t ain = ADC_Read(ADC_Channel_Temp);
 80038fe:	2380      	movs	r3, #128	; 0x80
 8003900:	02db      	lsls	r3, r3, #11
 8003902:	0018      	movs	r0, r3
 8003904:	f7ff ff9c 	bl	8003840 <ADC_Read>
 8003908:	0003      	movs	r3, r0
 800390a:	607b      	str	r3, [r7, #4]
	ADC->CCR &= ~ADC_CCR_TSEN;
 800390c:	4b12      	ldr	r3, [pc, #72]	; (8003958 <ADC_ReadDieTemp+0x74>)
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	4b11      	ldr	r3, [pc, #68]	; (8003958 <ADC_ReadDieTemp+0x74>)
 8003912:	4912      	ldr	r1, [pc, #72]	; (800395c <ADC_ReadDieTemp+0x78>)
 8003914:	400a      	ands	r2, r1
 8003916:	601a      	str	r2, [r3, #0]

	// The temp sensor is not ratiometric, so the vref must be adjusted for.
	ain = ain * ADC_VREF / TS_CAL_VREF;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	4a11      	ldr	r2, [pc, #68]	; (8003960 <ADC_ReadDieTemp+0x7c>)
 800391c:	4353      	muls	r3, r2
 800391e:	4911      	ldr	r1, [pc, #68]	; (8003964 <ADC_ReadDieTemp+0x80>)
 8003920:	0018      	movs	r0, r3
 8003922:	f7fc fc7b 	bl	800021c <__divsi3>
 8003926:	0003      	movs	r3, r0
 8003928:	607b      	str	r3, [r7, #4]
	return ((ain - TS_CAL1_AIN) * (TS_CAL2_DEG - TS_CAL1_DEG) / (TS_CAL2_AIN - TS_CAL1_AIN)) + TS_CAL1_DEG;
 800392a:	4b0f      	ldr	r3, [pc, #60]	; (8003968 <ADC_ReadDieTemp+0x84>)
 800392c:	881b      	ldrh	r3, [r3, #0]
 800392e:	001a      	movs	r2, r3
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	1a9b      	subs	r3, r3, r2
 8003934:	2264      	movs	r2, #100	; 0x64
 8003936:	4353      	muls	r3, r2
 8003938:	4a0c      	ldr	r2, [pc, #48]	; (800396c <ADC_ReadDieTemp+0x88>)
 800393a:	8812      	ldrh	r2, [r2, #0]
 800393c:	0011      	movs	r1, r2
 800393e:	4a0a      	ldr	r2, [pc, #40]	; (8003968 <ADC_ReadDieTemp+0x84>)
 8003940:	8812      	ldrh	r2, [r2, #0]
 8003942:	1a8a      	subs	r2, r1, r2
 8003944:	0011      	movs	r1, r2
 8003946:	0018      	movs	r0, r3
 8003948:	f7fc fc68 	bl	800021c <__divsi3>
 800394c:	0003      	movs	r3, r0
 800394e:	331e      	adds	r3, #30
}
 8003950:	0018      	movs	r0, r3
 8003952:	46bd      	mov	sp, r7
 8003954:	b002      	add	sp, #8
 8003956:	bd80      	pop	{r7, pc}
 8003958:	40012708 	.word	0x40012708
 800395c:	ff7fffff 	.word	0xff7fffff
 8003960:	00000ce4 	.word	0x00000ce4
 8003964:	00000bb8 	.word	0x00000bb8
 8003968:	1ff8007a 	.word	0x1ff8007a
 800396c:	1ff8007e 	.word	0x1ff8007e

08003970 <ADC_WaitForFlag>:
		while(ADCx->CR & ADC_CR_ADSTART);
	}
}

static void ADC_WaitForFlag(uint32_t flag)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
	while (!__HAL_ADC_GET_FLAG(&gADC, flag));
 8003978:	46c0      	nop			; (mov r8, r8)
 800397a:	4b06      	ldr	r3, [pc, #24]	; (8003994 <ADC_WaitForFlag+0x24>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	687a      	ldr	r2, [r7, #4]
 8003982:	4013      	ands	r3, r2
 8003984:	687a      	ldr	r2, [r7, #4]
 8003986:	429a      	cmp	r2, r3
 8003988:	d1f7      	bne.n	800397a <ADC_WaitForFlag+0xa>
}
 800398a:	46c0      	nop			; (mov r8, r8)
 800398c:	46c0      	nop			; (mov r8, r8)
 800398e:	46bd      	mov	sp, r7
 8003990:	b002      	add	sp, #8
 8003992:	bd80      	pop	{r7, pc}
 8003994:	20000004 	.word	0x20000004

08003998 <ADC_Calibrate>:

static void ADC_Calibrate(void)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	af00      	add	r7, sp, #0
	// Note, ADC must be disabled for this to occurr
	ADCx->CR |= ADC_CR_ADCAL;
 800399c:	4b07      	ldr	r3, [pc, #28]	; (80039bc <ADC_Calibrate+0x24>)
 800399e:	689a      	ldr	r2, [r3, #8]
 80039a0:	4b06      	ldr	r3, [pc, #24]	; (80039bc <ADC_Calibrate+0x24>)
 80039a2:	2180      	movs	r1, #128	; 0x80
 80039a4:	0609      	lsls	r1, r1, #24
 80039a6:	430a      	orrs	r2, r1
 80039a8:	609a      	str	r2, [r3, #8]
	while(ADCx->CR & ADC_CR_ADCAL);
 80039aa:	46c0      	nop			; (mov r8, r8)
 80039ac:	4b03      	ldr	r3, [pc, #12]	; (80039bc <ADC_Calibrate+0x24>)
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	dbfb      	blt.n	80039ac <ADC_Calibrate+0x14>
}
 80039b4:	46c0      	nop			; (mov r8, r8)
 80039b6:	46c0      	nop			; (mov r8, r8)
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	40012400 	.word	0x40012400

080039c0 <CLK_InitSYSCLK>:
/*
 * PUBLIC FUNCTIONS
 */

void CLK_InitSYSCLK(void)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	af00      	add	r7, sp, #0
	__HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 80039c4:	4b33      	ldr	r3, [pc, #204]	; (8003a94 <CLK_InitSYSCLK+0xd4>)
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	4b32      	ldr	r3, [pc, #200]	; (8003a94 <CLK_InitSYSCLK+0xd4>)
 80039ca:	2101      	movs	r1, #1
 80039cc:	430a      	orrs	r2, r1
 80039ce:	601a      	str	r2, [r3, #0]
#ifdef CLK_USE_HSE
	__HAL_RCC_HSE_CONFIG(RCC_HSE_ON);
	while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U);
#endif
#ifdef CLK_USE_HSI
	__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_HSICALIBRATION_DEFAULT);
 80039d0:	4b31      	ldr	r3, [pc, #196]	; (8003a98 <CLK_InitSYSCLK+0xd8>)
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	4a31      	ldr	r2, [pc, #196]	; (8003a9c <CLK_InitSYSCLK+0xdc>)
 80039d6:	401a      	ands	r2, r3
 80039d8:	4b2f      	ldr	r3, [pc, #188]	; (8003a98 <CLK_InitSYSCLK+0xd8>)
 80039da:	2180      	movs	r1, #128	; 0x80
 80039dc:	0149      	lsls	r1, r1, #5
 80039de:	430a      	orrs	r2, r1
 80039e0:	605a      	str	r2, [r3, #4]
	__HAL_RCC_HSI_ENABLE();
 80039e2:	4b2d      	ldr	r3, [pc, #180]	; (8003a98 <CLK_InitSYSCLK+0xd8>)
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	4b2c      	ldr	r3, [pc, #176]	; (8003a98 <CLK_InitSYSCLK+0xd8>)
 80039e8:	2101      	movs	r1, #1
 80039ea:	430a      	orrs	r2, r1
 80039ec:	601a      	str	r2, [r3, #0]
	while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U);
 80039ee:	46c0      	nop			; (mov r8, r8)
 80039f0:	4b29      	ldr	r3, [pc, #164]	; (8003a98 <CLK_InitSYSCLK+0xd8>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	2204      	movs	r2, #4
 80039f6:	4013      	ands	r3, r2
 80039f8:	d0fa      	beq.n	80039f0 <CLK_InitSYSCLK+0x30>
	__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_MSICALIBRATION_DEFAULT);
#endif

#ifdef CLK_USE_PLL
	// PLL must be disables for configuration.
	__HAL_RCC_PLL_DISABLE();
 80039fa:	4b27      	ldr	r3, [pc, #156]	; (8003a98 <CLK_InitSYSCLK+0xd8>)
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	4b26      	ldr	r3, [pc, #152]	; (8003a98 <CLK_InitSYSCLK+0xd8>)
 8003a00:	4927      	ldr	r1, [pc, #156]	; (8003aa0 <CLK_InitSYSCLK+0xe0>)
 8003a02:	400a      	ands	r2, r1
 8003a04:	601a      	str	r2, [r3, #0]
	while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U);
 8003a06:	46c0      	nop			; (mov r8, r8)
 8003a08:	4b23      	ldr	r3, [pc, #140]	; (8003a98 <CLK_InitSYSCLK+0xd8>)
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	2380      	movs	r3, #128	; 0x80
 8003a0e:	049b      	lsls	r3, r3, #18
 8003a10:	4013      	ands	r3, r2
 8003a12:	d1f9      	bne.n	8003a08 <CLK_InitSYSCLK+0x48>
	__CLK_PLL_CONFIG(CLK_PLL_SRC, CLK_PLL_MUL_CFG, CLK_PLL_DIV_CFG);
 8003a14:	4b20      	ldr	r3, [pc, #128]	; (8003a98 <CLK_InitSYSCLK+0xd8>)
 8003a16:	68db      	ldr	r3, [r3, #12]
 8003a18:	4a22      	ldr	r2, [pc, #136]	; (8003aa4 <CLK_InitSYSCLK+0xe4>)
 8003a1a:	401a      	ands	r2, r3
 8003a1c:	4b1e      	ldr	r3, [pc, #120]	; (8003a98 <CLK_InitSYSCLK+0xd8>)
 8003a1e:	2188      	movs	r1, #136	; 0x88
 8003a20:	03c9      	lsls	r1, r1, #15
 8003a22:	430a      	orrs	r2, r1
 8003a24:	60da      	str	r2, [r3, #12]
	__HAL_RCC_PLL_ENABLE();
 8003a26:	4b1c      	ldr	r3, [pc, #112]	; (8003a98 <CLK_InitSYSCLK+0xd8>)
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	4b1b      	ldr	r3, [pc, #108]	; (8003a98 <CLK_InitSYSCLK+0xd8>)
 8003a2c:	2180      	movs	r1, #128	; 0x80
 8003a2e:	0449      	lsls	r1, r1, #17
 8003a30:	430a      	orrs	r2, r1
 8003a32:	601a      	str	r2, [r3, #0]
	while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U);
 8003a34:	46c0      	nop			; (mov r8, r8)
 8003a36:	4b18      	ldr	r3, [pc, #96]	; (8003a98 <CLK_InitSYSCLK+0xd8>)
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	2380      	movs	r3, #128	; 0x80
 8003a3c:	049b      	lsls	r3, r3, #18
 8003a3e:	4013      	ands	r3, r2
 8003a40:	d0f9      	beq.n	8003a36 <CLK_InitSYSCLK+0x76>
	 * CONFIGURE CLOCKS
	 * Select the sources and dividers for internal clocks
	 */

	// Configure AHBCLK divider
	MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003a42:	4b15      	ldr	r3, [pc, #84]	; (8003a98 <CLK_InitSYSCLK+0xd8>)
 8003a44:	68da      	ldr	r2, [r3, #12]
 8003a46:	4b14      	ldr	r3, [pc, #80]	; (8003a98 <CLK_InitSYSCLK+0xd8>)
 8003a48:	21f0      	movs	r1, #240	; 0xf0
 8003a4a:	438a      	bics	r2, r1
 8003a4c:	60da      	str	r2, [r3, #12]

	// Apply SYSCLK source
	__HAL_RCC_SYSCLK_CONFIG(CLK_SYSCLK_SRC);
 8003a4e:	4b12      	ldr	r3, [pc, #72]	; (8003a98 <CLK_InitSYSCLK+0xd8>)
 8003a50:	68da      	ldr	r2, [r3, #12]
 8003a52:	4b11      	ldr	r3, [pc, #68]	; (8003a98 <CLK_InitSYSCLK+0xd8>)
 8003a54:	2103      	movs	r1, #3
 8003a56:	430a      	orrs	r2, r1
 8003a58:	60da      	str	r2, [r3, #12]
#elif (CLK_SYSCLK_SRC == RCC_SYSCLKSOURCE_STATUS_HSI)
	while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI);
#elif (CLK_SYSCLK_SRC == RCC_SYSCLKSOURCE_STATUS_HSE)
	while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE);
#elif (CLK_SYSCLK_SRC == RCC_SYSCLKSOURCE_PLLCLK)
	while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK);
 8003a5a:	46c0      	nop			; (mov r8, r8)
 8003a5c:	4b0e      	ldr	r3, [pc, #56]	; (8003a98 <CLK_InitSYSCLK+0xd8>)
 8003a5e:	68db      	ldr	r3, [r3, #12]
 8003a60:	220c      	movs	r2, #12
 8003a62:	4013      	ands	r3, r2
 8003a64:	2b0c      	cmp	r3, #12
 8003a66:	d1f9      	bne.n	8003a5c <CLK_InitSYSCLK+0x9c>
	// Configure PCLK dividers (peripheral clock)


#if defined(STM32L0)
	// STM32L0's have a second PCLK. The shift by 3 is defined like this in the HAL.
	MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV1);
 8003a68:	4b0b      	ldr	r3, [pc, #44]	; (8003a98 <CLK_InitSYSCLK+0xd8>)
 8003a6a:	68da      	ldr	r2, [r3, #12]
 8003a6c:	4b0a      	ldr	r3, [pc, #40]	; (8003a98 <CLK_InitSYSCLK+0xd8>)
 8003a6e:	490e      	ldr	r1, [pc, #56]	; (8003aa8 <CLK_InitSYSCLK+0xe8>)
 8003a70:	400a      	ands	r2, r1
 8003a72:	60da      	str	r2, [r3, #12]
	MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV1 << 3);
 8003a74:	4b08      	ldr	r3, [pc, #32]	; (8003a98 <CLK_InitSYSCLK+0xd8>)
 8003a76:	68da      	ldr	r2, [r3, #12]
 8003a78:	4b07      	ldr	r3, [pc, #28]	; (8003a98 <CLK_InitSYSCLK+0xd8>)
 8003a7a:	490c      	ldr	r1, [pc, #48]	; (8003aac <CLK_InitSYSCLK+0xec>)
 8003a7c:	400a      	ands	r2, r1
 8003a7e:	60da      	str	r2, [r3, #12]

#ifndef CLK_USE_HSI
	__HAL_RCC_HSI_DISABLE();
#endif
#if (defined(RCC_SYSCLKSOURCE_MSI) && !defined(CLK_USE_MSI))
	__HAL_RCC_MSI_DISABLE();
 8003a80:	4b05      	ldr	r3, [pc, #20]	; (8003a98 <CLK_InitSYSCLK+0xd8>)
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	4b04      	ldr	r3, [pc, #16]	; (8003a98 <CLK_InitSYSCLK+0xd8>)
 8003a86:	490a      	ldr	r1, [pc, #40]	; (8003ab0 <CLK_InitSYSCLK+0xf0>)
 8003a88:	400a      	ands	r2, r1
 8003a8a:	601a      	str	r2, [r3, #0]
#endif
}
 8003a8c:	46c0      	nop			; (mov r8, r8)
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}
 8003a92:	46c0      	nop			; (mov r8, r8)
 8003a94:	40022000 	.word	0x40022000
 8003a98:	40021000 	.word	0x40021000
 8003a9c:	ffffe0ff 	.word	0xffffe0ff
 8003aa0:	feffffff 	.word	0xfeffffff
 8003aa4:	ff02ffff 	.word	0xff02ffff
 8003aa8:	fffff8ff 	.word	0xfffff8ff
 8003aac:	ffffc7ff 	.word	0xffffc7ff
 8003ab0:	fffffeff 	.word	0xfffffeff

08003ab4 <CLK_EnableADCCLK>:
	__HAL_RCC_LSI_DISABLE();
#endif
}

void CLK_EnableADCCLK(void)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	af00      	add	r7, sp, #0
	// ADC CLK is driven off the HSI on STM32L0
#if defined(STM32L0) && !defined(CLK_USE_HSI)
	__HAL_RCC_HSI_ENABLE();
	while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0);
#endif
}
 8003ab8:	46c0      	nop			; (mov r8, r8)
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
	...

08003ac0 <CORE_GetTick>:
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	af00      	add	r7, sp, #0
	return gTicks;
 8003ac4:	4b02      	ldr	r3, [pc, #8]	; (8003ad0 <CORE_GetTick+0x10>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
}
 8003ac8:	0018      	movs	r0, r3
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	46c0      	nop			; (mov r8, r8)
 8003ad0:	20000454 	.word	0x20000454

08003ad4 <GPIO_Deinit>:
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b082      	sub	sp, #8
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	6039      	str	r1, [r7, #0]
	GPIO_Init(gpio, pin, GPIO_Mode_Analog);
 8003ade:	6839      	ldr	r1, [r7, #0]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2203      	movs	r2, #3
 8003ae4:	0018      	movs	r0, r3
 8003ae6:	f000 f9f1 	bl	8003ecc <GPIO_Init>
}
 8003aea:	46c0      	nop			; (mov r8, r8)
 8003aec:	46bd      	mov	sp, r7
 8003aee:	b002      	add	sp, #8
 8003af0:	bd80      	pop	{r7, pc}
	...

08003af4 <CLK_GetHCLKFreq>:
/*
 * INLINE FUNCTION DEFINITIONS
 */

static inline uint32_t CLK_GetHCLKFreq(void)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	af00      	add	r7, sp, #0
	return CLK_SYSCLK_FREQ;
 8003af8:	4b01      	ldr	r3, [pc, #4]	; (8003b00 <CLK_GetHCLKFreq+0xc>)
}
 8003afa:	0018      	movs	r0, r3
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	01e84800 	.word	0x01e84800

08003b04 <CORE_Init>:
/*
 * PUBLIC FUNCTIONS
 */

void CORE_Init(void)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	af00      	add	r7, sp, #0
#if defined(STM32L0)
	__HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8003b08:	4b12      	ldr	r3, [pc, #72]	; (8003b54 <CORE_Init+0x50>)
 8003b0a:	681a      	ldr	r2, [r3, #0]
 8003b0c:	4b11      	ldr	r3, [pc, #68]	; (8003b54 <CORE_Init+0x50>)
 8003b0e:	2140      	movs	r1, #64	; 0x40
 8003b10:	430a      	orrs	r2, r1
 8003b12:	601a      	str	r2, [r3, #0]

#elif defined(STM32F0)
	__HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b14:	4b10      	ldr	r3, [pc, #64]	; (8003b58 <CORE_Init+0x54>)
 8003b16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b18:	4b0f      	ldr	r3, [pc, #60]	; (8003b58 <CORE_Init+0x54>)
 8003b1a:	2101      	movs	r1, #1
 8003b1c:	430a      	orrs	r2, r1
 8003b1e:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_RCC_PWR_CLK_ENABLE();
 8003b20:	4b0d      	ldr	r3, [pc, #52]	; (8003b58 <CORE_Init+0x54>)
 8003b22:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b24:	4b0c      	ldr	r3, [pc, #48]	; (8003b58 <CORE_Init+0x54>)
 8003b26:	2180      	movs	r1, #128	; 0x80
 8003b28:	0549      	lsls	r1, r1, #21
 8003b2a:	430a      	orrs	r2, r1
 8003b2c:	639a      	str	r2, [r3, #56]	; 0x38
#ifdef STM32L0
	__HAL_PWR_VOLTAGESCALING_CONFIG(CORE_VOLTAGE_RANGE);
 8003b2e:	4b0b      	ldr	r3, [pc, #44]	; (8003b5c <CORE_Init+0x58>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a0b      	ldr	r2, [pc, #44]	; (8003b60 <CORE_Init+0x5c>)
 8003b34:	401a      	ands	r2, r3
 8003b36:	4b09      	ldr	r3, [pc, #36]	; (8003b5c <CORE_Init+0x58>)
 8003b38:	2180      	movs	r1, #128	; 0x80
 8003b3a:	0109      	lsls	r1, r1, #4
 8003b3c:	430a      	orrs	r2, r1
 8003b3e:	601a      	str	r2, [r3, #0]
#endif

	CLK_InitSYSCLK();
 8003b40:	f7ff ff3e 	bl	80039c0 <CLK_InitSYSCLK>
	CORE_InitSysTick();
 8003b44:	f000 f82f 	bl	8003ba6 <CORE_InitSysTick>
	CORE_InitGPIO();
 8003b48:	f000 f846 	bl	8003bd8 <CORE_InitGPIO>
#ifdef	US_ENABLE
	US_Init();
#endif
}
 8003b4c:	46c0      	nop			; (mov r8, r8)
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	46c0      	nop			; (mov r8, r8)
 8003b54:	40022000 	.word	0x40022000
 8003b58:	40021000 	.word	0x40021000
 8003b5c:	40007000 	.word	0x40007000
 8003b60:	ffffe7ff 	.word	0xffffe7ff

08003b64 <CORE_Idle>:

void __attribute__ ((noinline)) CORE_Idle(void)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	af00      	add	r7, sp, #0
	// The push and pop of this function protects r0 from being clobbered during interrupt.
	// I do not understand why this is not preserved by the IRQ's push/pop.
	// If this function is inlined - then the usually pushed registers can get clobbered when returning from WFI.

	// As long as systick is on, this will at least return each millisecond.
	__WFI();
 8003b68:	bf30      	wfi
}
 8003b6a:	46c0      	nop			; (mov r8, r8)
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <CORE_Delay>:
	CLK_InitSYSCLK();
	HAL_ResumeTick();
}

void CORE_Delay(uint32_t ms)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b084      	sub	sp, #16
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
	ms += MS_PER_SYSTICK; // Add to guarantee a minimum delay
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	3301      	adds	r3, #1
 8003b7c:	607b      	str	r3, [r7, #4]
	uint32_t start = CORE_GetTick();
 8003b7e:	f7ff ff9f 	bl	8003ac0 <CORE_GetTick>
 8003b82:	0003      	movs	r3, r0
 8003b84:	60fb      	str	r3, [r7, #12]
	while (CORE_GetTick() - start < ms)
 8003b86:	e001      	b.n	8003b8c <CORE_Delay+0x1c>
	{
		CORE_Idle();
 8003b88:	f7ff ffec 	bl	8003b64 <CORE_Idle>
	while (CORE_GetTick() - start < ms)
 8003b8c:	f7ff ff98 	bl	8003ac0 <CORE_GetTick>
 8003b90:	0002      	movs	r2, r0
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d8f5      	bhi.n	8003b88 <CORE_Delay+0x18>
	}
}
 8003b9c:	46c0      	nop			; (mov r8, r8)
 8003b9e:	46c0      	nop			; (mov r8, r8)
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	b004      	add	sp, #16
 8003ba4:	bd80      	pop	{r7, pc}

08003ba6 <CORE_InitSysTick>:
/*
 * PRIVATE FUNCTIONS
 */

void CORE_InitSysTick(void)
{
 8003ba6:	b580      	push	{r7, lr}
 8003ba8:	af00      	add	r7, sp, #0
	HAL_SYSTICK_Config(CLK_GetHCLKFreq() / CORE_SYSTICK_FREQ);
 8003baa:	f7ff ffa3 	bl	8003af4 <CLK_GetHCLKFreq>
 8003bae:	0002      	movs	r2, r0
 8003bb0:	23fa      	movs	r3, #250	; 0xfa
 8003bb2:	0099      	lsls	r1, r3, #2
 8003bb4:	0010      	movs	r0, r2
 8003bb6:	f7fc faa7 	bl	8000108 <__udivsi3>
 8003bba:	0003      	movs	r3, r0
 8003bbc:	0018      	movs	r0, r3
 8003bbe:	f7fe fa56 	bl	800206e <HAL_SYSTICK_Config>
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	425b      	negs	r3, r3
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	2100      	movs	r1, #0
 8003bca:	0018      	movs	r0, r3
 8003bcc:	f7fe fa1a 	bl	8002004 <HAL_NVIC_SetPriority>
}
 8003bd0:	46c0      	nop			; (mov r8, r8)
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}
	...

08003bd8 <CORE_InitGPIO>:

void CORE_InitGPIO(void)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b084      	sub	sp, #16
 8003bdc:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8003bde:	4b26      	ldr	r3, [pc, #152]	; (8003c78 <CORE_InitGPIO+0xa0>)
 8003be0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003be2:	4b25      	ldr	r3, [pc, #148]	; (8003c78 <CORE_InitGPIO+0xa0>)
 8003be4:	2101      	movs	r1, #1
 8003be6:	430a      	orrs	r2, r1
 8003be8:	62da      	str	r2, [r3, #44]	; 0x2c
 8003bea:	4b23      	ldr	r3, [pc, #140]	; (8003c78 <CORE_InitGPIO+0xa0>)
 8003bec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bee:	2201      	movs	r2, #1
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	60fb      	str	r3, [r7, #12]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
#ifdef DEBUG
	// SWCLK and SWDIO on PA13, PA14
	GPIO_Deinit(GPIOA, GPIO_PIN_All & ~(GPIO_PIN_13 | GPIO_PIN_14));
 8003bf6:	4a21      	ldr	r2, [pc, #132]	; (8003c7c <CORE_InitGPIO+0xa4>)
 8003bf8:	23a0      	movs	r3, #160	; 0xa0
 8003bfa:	05db      	lsls	r3, r3, #23
 8003bfc:	0011      	movs	r1, r2
 8003bfe:	0018      	movs	r0, r3
 8003c00:	f7ff ff68 	bl	8003ad4 <GPIO_Deinit>
#else
	GPIO_Deinit(GPIOA, GPIO_PIN_All);
#endif

	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003c04:	4b1c      	ldr	r3, [pc, #112]	; (8003c78 <CORE_InitGPIO+0xa0>)
 8003c06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c08:	4b1b      	ldr	r3, [pc, #108]	; (8003c78 <CORE_InitGPIO+0xa0>)
 8003c0a:	2102      	movs	r1, #2
 8003c0c:	430a      	orrs	r2, r1
 8003c0e:	62da      	str	r2, [r3, #44]	; 0x2c
 8003c10:	4b19      	ldr	r3, [pc, #100]	; (8003c78 <CORE_InitGPIO+0xa0>)
 8003c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c14:	2202      	movs	r2, #2
 8003c16:	4013      	ands	r3, r2
 8003c18:	60bb      	str	r3, [r7, #8]
 8003c1a:	68bb      	ldr	r3, [r7, #8]
	GPIO_Deinit(GPIOB, GPIO_PIN_All);
 8003c1c:	4a18      	ldr	r2, [pc, #96]	; (8003c80 <CORE_InitGPIO+0xa8>)
 8003c1e:	4b19      	ldr	r3, [pc, #100]	; (8003c84 <CORE_InitGPIO+0xac>)
 8003c20:	0011      	movs	r1, r2
 8003c22:	0018      	movs	r0, r3
 8003c24:	f7ff ff56 	bl	8003ad4 <GPIO_Deinit>

	__HAL_RCC_GPIOC_CLK_ENABLE();
 8003c28:	4b13      	ldr	r3, [pc, #76]	; (8003c78 <CORE_InitGPIO+0xa0>)
 8003c2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c2c:	4b12      	ldr	r3, [pc, #72]	; (8003c78 <CORE_InitGPIO+0xa0>)
 8003c2e:	2104      	movs	r1, #4
 8003c30:	430a      	orrs	r2, r1
 8003c32:	62da      	str	r2, [r3, #44]	; 0x2c
 8003c34:	4b10      	ldr	r3, [pc, #64]	; (8003c78 <CORE_InitGPIO+0xa0>)
 8003c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c38:	2204      	movs	r2, #4
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	607b      	str	r3, [r7, #4]
 8003c3e:	687b      	ldr	r3, [r7, #4]
	GPIO_Deinit(GPIOC, GPIO_PIN_All);
 8003c40:	4a0f      	ldr	r2, [pc, #60]	; (8003c80 <CORE_InitGPIO+0xa8>)
 8003c42:	4b11      	ldr	r3, [pc, #68]	; (8003c88 <CORE_InitGPIO+0xb0>)
 8003c44:	0011      	movs	r1, r2
 8003c46:	0018      	movs	r0, r3
 8003c48:	f7ff ff44 	bl	8003ad4 <GPIO_Deinit>

#if defined(GPIOD)
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8003c4c:	4b0a      	ldr	r3, [pc, #40]	; (8003c78 <CORE_InitGPIO+0xa0>)
 8003c4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c50:	4b09      	ldr	r3, [pc, #36]	; (8003c78 <CORE_InitGPIO+0xa0>)
 8003c52:	2108      	movs	r1, #8
 8003c54:	430a      	orrs	r2, r1
 8003c56:	62da      	str	r2, [r3, #44]	; 0x2c
 8003c58:	4b07      	ldr	r3, [pc, #28]	; (8003c78 <CORE_InitGPIO+0xa0>)
 8003c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c5c:	2208      	movs	r2, #8
 8003c5e:	4013      	ands	r3, r2
 8003c60:	603b      	str	r3, [r7, #0]
 8003c62:	683b      	ldr	r3, [r7, #0]
	GPIO_Deinit(GPIOD, GPIO_PIN_All);
 8003c64:	4a06      	ldr	r2, [pc, #24]	; (8003c80 <CORE_InitGPIO+0xa8>)
 8003c66:	4b09      	ldr	r3, [pc, #36]	; (8003c8c <CORE_InitGPIO+0xb4>)
 8003c68:	0011      	movs	r1, r2
 8003c6a:	0018      	movs	r0, r3
 8003c6c:	f7ff ff32 	bl	8003ad4 <GPIO_Deinit>
#endif
}
 8003c70:	46c0      	nop			; (mov r8, r8)
 8003c72:	46bd      	mov	sp, r7
 8003c74:	b004      	add	sp, #16
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	40021000 	.word	0x40021000
 8003c7c:	00009fff 	.word	0x00009fff
 8003c80:	0000ffff 	.word	0x0000ffff
 8003c84:	50000400 	.word	0x50000400
 8003c88:	50000800 	.word	0x50000800
 8003c8c:	50000c00 	.word	0x50000c00

08003c90 <SysTick_Handler>:
/*
 * INTERRUPT ROUTINES
 */

void SysTick_Handler(void)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	af00      	add	r7, sp, #0
	gTicks += MS_PER_SYSTICK;
 8003c94:	4b03      	ldr	r3, [pc, #12]	; (8003ca4 <SysTick_Handler+0x14>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	1c5a      	adds	r2, r3, #1
 8003c9a:	4b02      	ldr	r3, [pc, #8]	; (8003ca4 <SysTick_Handler+0x14>)
 8003c9c:	601a      	str	r2, [r3, #0]
	if (gTickCallback != NULL)
	{
		gTickCallback();
	}
#endif
}
 8003c9e:	46c0      	nop			; (mov r8, r8)
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}
 8003ca4:	20000454 	.word	0x20000454

08003ca8 <EEPROM_Write>:
/*
 * PUBLIC FUNCTIONS
 */

void EEPROM_Write(uint32_t offset, const void * data, uint32_t size)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b088      	sub	sp, #32
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	60b9      	str	r1, [r7, #8]
 8003cb2:	607a      	str	r2, [r7, #4]
	uint8_t * bytes = (uint8_t *)data;
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	61bb      	str	r3, [r7, #24]
	uint8_t * eeprom = (uint8_t *)(DATA_EEPROM_BASE + offset);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	4a15      	ldr	r2, [pc, #84]	; (8003d10 <EEPROM_Write+0x68>)
 8003cbc:	4694      	mov	ip, r2
 8003cbe:	4463      	add	r3, ip
 8003cc0:	617b      	str	r3, [r7, #20]

	EEPROM_Unlock();
 8003cc2:	f000 f83f 	bl	8003d44 <EEPROM_Unlock>
	for (uint32_t i = 0; i < size; i++)
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	61fb      	str	r3, [r7, #28]
 8003cca:	e016      	b.n	8003cfa <EEPROM_Write+0x52>
	{
		if (bytes[i] != eeprom[i])
 8003ccc:	69ba      	ldr	r2, [r7, #24]
 8003cce:	69fb      	ldr	r3, [r7, #28]
 8003cd0:	18d3      	adds	r3, r2, r3
 8003cd2:	781a      	ldrb	r2, [r3, #0]
 8003cd4:	6979      	ldr	r1, [r7, #20]
 8003cd6:	69fb      	ldr	r3, [r7, #28]
 8003cd8:	18cb      	adds	r3, r1, r3
 8003cda:	781b      	ldrb	r3, [r3, #0]
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d009      	beq.n	8003cf4 <EEPROM_Write+0x4c>
		{
			eeprom[i] = bytes[i]; // This triggers an 8 bit write operation.
 8003ce0:	69ba      	ldr	r2, [r7, #24]
 8003ce2:	69fb      	ldr	r3, [r7, #28]
 8003ce4:	18d2      	adds	r2, r2, r3
 8003ce6:	6979      	ldr	r1, [r7, #20]
 8003ce8:	69fb      	ldr	r3, [r7, #28]
 8003cea:	18cb      	adds	r3, r1, r3
 8003cec:	7812      	ldrb	r2, [r2, #0]
 8003cee:	701a      	strb	r2, [r3, #0]
			EEPROM_WaitForOperation();
 8003cf0:	f000 f856 	bl	8003da0 <EEPROM_WaitForOperation>
	for (uint32_t i = 0; i < size; i++)
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	3301      	adds	r3, #1
 8003cf8:	61fb      	str	r3, [r7, #28]
 8003cfa:	69fa      	ldr	r2, [r7, #28]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d3e4      	bcc.n	8003ccc <EEPROM_Write+0x24>
		}
	}
	EEPROM_Lock();
 8003d02:	f000 f83f 	bl	8003d84 <EEPROM_Lock>
}
 8003d06:	46c0      	nop			; (mov r8, r8)
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	b008      	add	sp, #32
 8003d0c:	bd80      	pop	{r7, pc}
 8003d0e:	46c0      	nop			; (mov r8, r8)
 8003d10:	08080000 	.word	0x08080000

08003d14 <EEPROM_Read>:

void EEPROM_Read(uint32_t offset, void * data, uint32_t size)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b086      	sub	sp, #24
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	60b9      	str	r1, [r7, #8]
 8003d1e:	607a      	str	r2, [r7, #4]
	uint8_t * eeprom = (uint8_t *)(DATA_EEPROM_BASE + offset);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	4a07      	ldr	r2, [pc, #28]	; (8003d40 <EEPROM_Read+0x2c>)
 8003d24:	4694      	mov	ip, r2
 8003d26:	4463      	add	r3, ip
 8003d28:	617b      	str	r3, [r7, #20]
	memcpy(data, eeprom, size);
 8003d2a:	687a      	ldr	r2, [r7, #4]
 8003d2c:	6979      	ldr	r1, [r7, #20]
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	0018      	movs	r0, r3
 8003d32:	f001 f86b 	bl	8004e0c <memcpy>
}
 8003d36:	46c0      	nop			; (mov r8, r8)
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	b006      	add	sp, #24
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	46c0      	nop			; (mov r8, r8)
 8003d40:	08080000 	.word	0x08080000

08003d44 <EEPROM_Unlock>:
/*
 * PRIVATE FUNCTIONS
 */

static void EEPROM_Unlock(void)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d4a:	f3ef 8310 	mrs	r3, PRIMASK
 8003d4e:	607b      	str	r3, [r7, #4]
  return(result);
 8003d50:	687b      	ldr	r3, [r7, #4]
	// This sequence must not be interrupted.
	uint32_t primask_bit = __get_PRIMASK();
 8003d52:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8003d54:	b672      	cpsid	i
}
 8003d56:	46c0      	nop			; (mov r8, r8)
	__disable_irq();

	FLASH->PEKEYR = FLASH_PEKEY1;
 8003d58:	4b07      	ldr	r3, [pc, #28]	; (8003d78 <EEPROM_Unlock+0x34>)
 8003d5a:	4a08      	ldr	r2, [pc, #32]	; (8003d7c <EEPROM_Unlock+0x38>)
 8003d5c:	60da      	str	r2, [r3, #12]
	FLASH->PEKEYR = FLASH_PEKEY2;
 8003d5e:	4b06      	ldr	r3, [pc, #24]	; (8003d78 <EEPROM_Unlock+0x34>)
 8003d60:	4a07      	ldr	r2, [pc, #28]	; (8003d80 <EEPROM_Unlock+0x3c>)
 8003d62:	60da      	str	r2, [r3, #12]
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	f383 8810 	msr	PRIMASK, r3
}
 8003d6e:	46c0      	nop			; (mov r8, r8)

	__set_PRIMASK(primask_bit);
}
 8003d70:	46c0      	nop			; (mov r8, r8)
 8003d72:	46bd      	mov	sp, r7
 8003d74:	b004      	add	sp, #16
 8003d76:	bd80      	pop	{r7, pc}
 8003d78:	40022000 	.word	0x40022000
 8003d7c:	89abcdef 	.word	0x89abcdef
 8003d80:	02030405 	.word	0x02030405

08003d84 <EEPROM_Lock>:

static inline void EEPROM_Lock(void)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	af00      	add	r7, sp, #0
	SET_BIT(FLASH->PECR, FLASH_PECR_PELOCK);
 8003d88:	4b04      	ldr	r3, [pc, #16]	; (8003d9c <EEPROM_Lock+0x18>)
 8003d8a:	685a      	ldr	r2, [r3, #4]
 8003d8c:	4b03      	ldr	r3, [pc, #12]	; (8003d9c <EEPROM_Lock+0x18>)
 8003d8e:	2101      	movs	r1, #1
 8003d90:	430a      	orrs	r2, r1
 8003d92:	605a      	str	r2, [r3, #4]
}
 8003d94:	46c0      	nop			; (mov r8, r8)
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
 8003d9a:	46c0      	nop			; (mov r8, r8)
 8003d9c:	40022000 	.word	0x40022000

08003da0 <EEPROM_WaitForOperation>:

static void EEPROM_WaitForOperation(void)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	af00      	add	r7, sp, #0
	while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY));
 8003da4:	46c0      	nop			; (mov r8, r8)
 8003da6:	4b09      	ldr	r3, [pc, #36]	; (8003dcc <EEPROM_WaitForOperation+0x2c>)
 8003da8:	699b      	ldr	r3, [r3, #24]
 8003daa:	2201      	movs	r2, #1
 8003dac:	4013      	ands	r3, r2
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d0f9      	beq.n	8003da6 <EEPROM_WaitForOperation+0x6>
	if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8003db2:	4b06      	ldr	r3, [pc, #24]	; (8003dcc <EEPROM_WaitForOperation+0x2c>)
 8003db4:	699b      	ldr	r3, [r3, #24]
 8003db6:	2202      	movs	r2, #2
 8003db8:	4013      	ands	r3, r2
 8003dba:	2b02      	cmp	r3, #2
 8003dbc:	d102      	bne.n	8003dc4 <EEPROM_WaitForOperation+0x24>
	{
		__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003dbe:	4b03      	ldr	r3, [pc, #12]	; (8003dcc <EEPROM_WaitForOperation+0x2c>)
 8003dc0:	2202      	movs	r2, #2
 8003dc2:	619a      	str	r2, [r3, #24]
	}
}
 8003dc4:	46c0      	nop			; (mov r8, r8)
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
 8003dca:	46c0      	nop			; (mov r8, r8)
 8003dcc:	40022000 	.word	0x40022000

08003dd0 <GPIO_Set>:
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b082      	sub	sp, #8
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	6039      	str	r1, [r7, #0]
	gpio->BSRR = (uint32_t)pin;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	683a      	ldr	r2, [r7, #0]
 8003dde:	619a      	str	r2, [r3, #24]
}
 8003de0:	46c0      	nop			; (mov r8, r8)
 8003de2:	46bd      	mov	sp, r7
 8003de4:	b002      	add	sp, #8
 8003de6:	bd80      	pop	{r7, pc}

08003de8 <GPIO_Reset>:
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b082      	sub	sp, #8
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
 8003df0:	6039      	str	r1, [r7, #0]
	gpio->BRR = (uint32_t)pin;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	683a      	ldr	r2, [r7, #0]
 8003df6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003df8:	46c0      	nop			; (mov r8, r8)
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	b002      	add	sp, #8
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <GPIO_Write>:
/*
 * PUBLIC FUNCTIONS
 */

void GPIO_Write(GPIO_t * gpio, uint32_t pin, GPIO_State_t state)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	60b9      	str	r1, [r7, #8]
 8003e0a:	1dfb      	adds	r3, r7, #7
 8003e0c:	701a      	strb	r2, [r3, #0]
	if (state)
 8003e0e:	1dfb      	adds	r3, r7, #7
 8003e10:	781b      	ldrb	r3, [r3, #0]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d006      	beq.n	8003e24 <GPIO_Write+0x24>
	{
		GPIO_Set(gpio, pin);
 8003e16:	68ba      	ldr	r2, [r7, #8]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	0011      	movs	r1, r2
 8003e1c:	0018      	movs	r0, r3
 8003e1e:	f7ff ffd7 	bl	8003dd0 <GPIO_Set>
	}
	else
	{
		GPIO_Reset(gpio, pin);
	}
}
 8003e22:	e005      	b.n	8003e30 <GPIO_Write+0x30>
		GPIO_Reset(gpio, pin);
 8003e24:	68ba      	ldr	r2, [r7, #8]
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	0011      	movs	r1, r2
 8003e2a:	0018      	movs	r0, r3
 8003e2c:	f7ff ffdc 	bl	8003de8 <GPIO_Reset>
}
 8003e30:	46c0      	nop			; (mov r8, r8)
 8003e32:	46bd      	mov	sp, r7
 8003e34:	b004      	add	sp, #16
 8003e36:	bd80      	pop	{r7, pc}

08003e38 <GPIO_EnableAlternate>:

void GPIO_EnableAlternate(GPIO_t * gpio, uint32_t pin, GPIO_Flag_t flags, uint32_t af)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b084      	sub	sp, #16
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	60f8      	str	r0, [r7, #12]
 8003e40:	60b9      	str	r1, [r7, #8]
 8003e42:	603b      	str	r3, [r7, #0]
 8003e44:	1dbb      	adds	r3, r7, #6
 8003e46:	801a      	strh	r2, [r3, #0]
	GPIO_ConfigAlternate(gpio, pin, af);
 8003e48:	683a      	ldr	r2, [r7, #0]
 8003e4a:	68b9      	ldr	r1, [r7, #8]
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	0018      	movs	r0, r3
 8003e50:	f000 f8ab 	bl	8003faa <GPIO_ConfigAlternate>
	GPIO_Init(gpio, pin, GPIO_Mode_Alternate | GPIO_Speed_High | flags);
 8003e54:	1dbb      	adds	r3, r7, #6
 8003e56:	881b      	ldrh	r3, [r3, #0]
 8003e58:	4a05      	ldr	r2, [pc, #20]	; (8003e70 <GPIO_EnableAlternate+0x38>)
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	b29a      	uxth	r2, r3
 8003e5e:	68b9      	ldr	r1, [r7, #8]
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	0018      	movs	r0, r3
 8003e64:	f000 f832 	bl	8003ecc <GPIO_Init>
}
 8003e68:	46c0      	nop			; (mov r8, r8)
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	b004      	add	sp, #16
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	00000302 	.word	0x00000302

08003e74 <GPIO_OnChange>:

#ifdef GPIO_USE_IRQS
void GPIO_OnChange(GPIO_t * gpio, uint32_t pin, GPIO_IT_Dir_t dir, VoidFunction_t callback)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b086      	sub	sp, #24
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	60f8      	str	r0, [r7, #12]
 8003e7c:	60b9      	str	r1, [r7, #8]
 8003e7e:	603b      	str	r3, [r7, #0]
 8003e80:	1dfb      	adds	r3, r7, #7
 8003e82:	701a      	strb	r2, [r3, #0]
	int n = 0;
 8003e84:	2300      	movs	r3, #0
 8003e86:	617b      	str	r3, [r7, #20]
	while ((pin & (1 << n)) == 0) { n++; }
 8003e88:	e002      	b.n	8003e90 <GPIO_OnChange+0x1c>
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	3301      	adds	r3, #1
 8003e8e:	617b      	str	r3, [r7, #20]
 8003e90:	2201      	movs	r2, #1
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	409a      	lsls	r2, r3
 8003e96:	0013      	movs	r3, r2
 8003e98:	001a      	movs	r2, r3
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	d0f4      	beq.n	8003e8a <GPIO_OnChange+0x16>

	gCallback[n] = callback;
 8003ea0:	4b09      	ldr	r3, [pc, #36]	; (8003ec8 <GPIO_OnChange+0x54>)
 8003ea2:	697a      	ldr	r2, [r7, #20]
 8003ea4:	0092      	lsls	r2, r2, #2
 8003ea6:	6839      	ldr	r1, [r7, #0]
 8003ea8:	50d1      	str	r1, [r2, r3]

	GPIO_ConfigInterrupt(gpio, n, dir);
 8003eaa:	1dfb      	adds	r3, r7, #7
 8003eac:	781a      	ldrb	r2, [r3, #0]
 8003eae:	6979      	ldr	r1, [r7, #20]
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	0018      	movs	r0, r3
 8003eb4:	f000 f8b2 	bl	800401c <GPIO_ConfigInterrupt>

	EXTIx_EnableIRQn(n);
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	0018      	movs	r0, r3
 8003ebc:	f000 f99e 	bl	80041fc <EXTIx_EnableIRQn>
}
 8003ec0:	46c0      	nop			; (mov r8, r8)
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	b006      	add	sp, #24
 8003ec6:	bd80      	pop	{r7, pc}
 8003ec8:	20000458 	.word	0x20000458

08003ecc <GPIO_Init>:
#endif //GPIO_USE_IRQS

void GPIO_Init(GPIO_t * gpio, uint32_t pins, GPIO_Flag_t mode)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b088      	sub	sp, #32
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	60f8      	str	r0, [r7, #12]
 8003ed4:	60b9      	str	r1, [r7, #8]
 8003ed6:	1dbb      	adds	r3, r7, #6
 8003ed8:	801a      	strh	r2, [r3, #0]
	uint32_t pinmask = GPIO_SWARBitDouble(pins);
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	0018      	movs	r0, r3
 8003ede:	f000 f933 	bl	8004148 <GPIO_SWARBitDouble>
 8003ee2:	0003      	movs	r3, r0
 8003ee4:	61fb      	str	r3, [r7, #28]

	GPIO_Mode_t dir = mode & GPIO_Mode_MASK;
 8003ee6:	1dbb      	adds	r3, r7, #6
 8003ee8:	881b      	ldrh	r3, [r3, #0]
 8003eea:	b2da      	uxtb	r2, r3
 8003eec:	201b      	movs	r0, #27
 8003eee:	183b      	adds	r3, r7, r0
 8003ef0:	2103      	movs	r1, #3
 8003ef2:	400a      	ands	r2, r1
 8003ef4:	701a      	strb	r2, [r3, #0]

	if (dir == GPIO_Mode_Alternate || dir == GPIO_Mode_Output)
 8003ef6:	183b      	adds	r3, r7, r0
 8003ef8:	781b      	ldrb	r3, [r3, #0]
 8003efa:	2b02      	cmp	r3, #2
 8003efc:	d003      	beq.n	8003f06 <GPIO_Init+0x3a>
 8003efe:	183b      	adds	r3, r7, r0
 8003f00:	781b      	ldrb	r3, [r3, #0]
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d126      	bne.n	8003f54 <GPIO_Init+0x88>
	{
		uint32_t speed = (mode & GPIO_Speed_MASK) >> GPIOCFG_SPEED_POS;
 8003f06:	1dbb      	adds	r3, r7, #6
 8003f08:	881b      	ldrh	r3, [r3, #0]
 8003f0a:	121b      	asrs	r3, r3, #8
 8003f0c:	001a      	movs	r2, r3
 8003f0e:	2303      	movs	r3, #3
 8003f10:	4013      	ands	r3, r2
 8003f12:	617b      	str	r3, [r7, #20]
		MODIFY_REG( gpio->OSPEEDR, pinmask * GPIO_OSPEEDER_OSPEED0, pinmask * speed );
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	6899      	ldr	r1, [r3, #8]
 8003f18:	69fa      	ldr	r2, [r7, #28]
 8003f1a:	0013      	movs	r3, r2
 8003f1c:	005b      	lsls	r3, r3, #1
 8003f1e:	189b      	adds	r3, r3, r2
 8003f20:	43db      	mvns	r3, r3
 8003f22:	400b      	ands	r3, r1
 8003f24:	001a      	movs	r2, r3
 8003f26:	69fb      	ldr	r3, [r7, #28]
 8003f28:	6979      	ldr	r1, [r7, #20]
 8003f2a:	434b      	muls	r3, r1
 8003f2c:	431a      	orrs	r2, r3
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	609a      	str	r2, [r3, #8]
		MODIFY_REG( gpio->OTYPER, pins, (mode & GPIO_Flag_OpenDrain) ? pins : 0 );
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	68ba      	ldr	r2, [r7, #8]
 8003f38:	43d2      	mvns	r2, r2
 8003f3a:	401a      	ands	r2, r3
 8003f3c:	1dbb      	adds	r3, r7, #6
 8003f3e:	8819      	ldrh	r1, [r3, #0]
 8003f40:	2380      	movs	r3, #128	; 0x80
 8003f42:	015b      	lsls	r3, r3, #5
 8003f44:	400b      	ands	r3, r1
 8003f46:	d001      	beq.n	8003f4c <GPIO_Init+0x80>
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	e000      	b.n	8003f4e <GPIO_Init+0x82>
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	431a      	orrs	r2, r3
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	605a      	str	r2, [r3, #4]
	}

	MODIFY_REG( gpio->MODER, pinmask * GPIO_MODER_MODE0, pinmask * dir);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	6819      	ldr	r1, [r3, #0]
 8003f58:	69fa      	ldr	r2, [r7, #28]
 8003f5a:	0013      	movs	r3, r2
 8003f5c:	005b      	lsls	r3, r3, #1
 8003f5e:	189b      	adds	r3, r3, r2
 8003f60:	43db      	mvns	r3, r3
 8003f62:	400b      	ands	r3, r1
 8003f64:	001a      	movs	r2, r3
 8003f66:	231b      	movs	r3, #27
 8003f68:	18fb      	adds	r3, r7, r3
 8003f6a:	781b      	ldrb	r3, [r3, #0]
 8003f6c:	69f9      	ldr	r1, [r7, #28]
 8003f6e:	434b      	muls	r3, r1
 8003f70:	431a      	orrs	r2, r3
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	601a      	str	r2, [r3, #0]
	uint32_t pull = (mode & GPIO_Pull_MASK) >> GPIOCFG_PULL_POS;
 8003f76:	1dbb      	adds	r3, r7, #6
 8003f78:	881b      	ldrh	r3, [r3, #0]
 8003f7a:	111b      	asrs	r3, r3, #4
 8003f7c:	001a      	movs	r2, r3
 8003f7e:	2303      	movs	r3, #3
 8003f80:	4013      	ands	r3, r2
 8003f82:	613b      	str	r3, [r7, #16]
	MODIFY_REG( gpio->PUPDR, pinmask * GPIO_PUPDR_PUPD0, pinmask * pull);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	68d9      	ldr	r1, [r3, #12]
 8003f88:	69fa      	ldr	r2, [r7, #28]
 8003f8a:	0013      	movs	r3, r2
 8003f8c:	005b      	lsls	r3, r3, #1
 8003f8e:	189b      	adds	r3, r3, r2
 8003f90:	43db      	mvns	r3, r3
 8003f92:	400b      	ands	r3, r1
 8003f94:	001a      	movs	r2, r3
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	6939      	ldr	r1, [r7, #16]
 8003f9a:	434b      	muls	r3, r1
 8003f9c:	431a      	orrs	r2, r3
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	60da      	str	r2, [r3, #12]
}
 8003fa2:	46c0      	nop			; (mov r8, r8)
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	b008      	add	sp, #32
 8003fa8:	bd80      	pop	{r7, pc}

08003faa <GPIO_ConfigAlternate>:
/*
 * PRIVATE FUNCTIONS
 */

static void GPIO_ConfigAlternate( GPIO_t * gpio, uint32_t pins, uint32_t af)
{
 8003faa:	b580      	push	{r7, lr}
 8003fac:	b086      	sub	sp, #24
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	60f8      	str	r0, [r7, #12]
 8003fb2:	60b9      	str	r1, [r7, #8]
 8003fb4:	607a      	str	r2, [r7, #4]
	uint32_t pos = 0;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	617b      	str	r3, [r7, #20]
	while (pins)
 8003fba:	e026      	b.n	800400a <GPIO_ConfigAlternate+0x60>
	{
		if (pins & 0x1)
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	d01c      	beq.n	8003ffe <GPIO_ConfigAlternate+0x54>
		{
			uint32_t alt_offset = (pos & 0x7) * 4;
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	2207      	movs	r2, #7
 8003fc8:	4013      	ands	r3, r2
 8003fca:	009b      	lsls	r3, r3, #2
 8003fcc:	613b      	str	r3, [r7, #16]
			MODIFY_REG(gpio->AFR[pos >> 3], (0xF << alt_offset), (af << alt_offset));
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	08da      	lsrs	r2, r3, #3
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	3208      	adds	r2, #8
 8003fd6:	0092      	lsls	r2, r2, #2
 8003fd8:	58d3      	ldr	r3, [r2, r3]
 8003fda:	210f      	movs	r1, #15
 8003fdc:	693a      	ldr	r2, [r7, #16]
 8003fde:	4091      	lsls	r1, r2
 8003fe0:	000a      	movs	r2, r1
 8003fe2:	43d2      	mvns	r2, r2
 8003fe4:	401a      	ands	r2, r3
 8003fe6:	0011      	movs	r1, r2
 8003fe8:	687a      	ldr	r2, [r7, #4]
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	409a      	lsls	r2, r3
 8003fee:	0013      	movs	r3, r2
 8003ff0:	697a      	ldr	r2, [r7, #20]
 8003ff2:	08d2      	lsrs	r2, r2, #3
 8003ff4:	4319      	orrs	r1, r3
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	3208      	adds	r2, #8
 8003ffa:	0092      	lsls	r2, r2, #2
 8003ffc:	50d1      	str	r1, [r2, r3]
		}
		pins >>= 1;
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	085b      	lsrs	r3, r3, #1
 8004002:	60bb      	str	r3, [r7, #8]
		pos++;
 8004004:	697b      	ldr	r3, [r7, #20]
 8004006:	3301      	adds	r3, #1
 8004008:	617b      	str	r3, [r7, #20]
	while (pins)
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d1d5      	bne.n	8003fbc <GPIO_ConfigAlternate+0x12>
	}
}
 8004010:	46c0      	nop			; (mov r8, r8)
 8004012:	46c0      	nop			; (mov r8, r8)
 8004014:	46bd      	mov	sp, r7
 8004016:	b006      	add	sp, #24
 8004018:	bd80      	pop	{r7, pc}
	...

0800401c <GPIO_ConfigInterrupt>:

#ifdef GPIO_USE_IRQS
static void GPIO_ConfigInterrupt( GPIO_t * gpio, int n, GPIO_IT_Dir_t dir)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b088      	sub	sp, #32
 8004020:	af00      	add	r7, sp, #0
 8004022:	60f8      	str	r0, [r7, #12]
 8004024:	60b9      	str	r1, [r7, #8]
 8004026:	1dfb      	adds	r3, r7, #7
 8004028:	701a      	strb	r2, [r3, #0]
	uint32_t pin = 1 << n;
 800402a:	2201      	movs	r2, #1
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	409a      	lsls	r2, r3
 8004030:	0013      	movs	r3, r2
 8004032:	61fb      	str	r3, [r7, #28]
	if (dir == GPIO_IT_None)
 8004034:	1dfb      	adds	r3, r7, #7
 8004036:	781b      	ldrb	r3, [r3, #0]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d107      	bne.n	800404c <GPIO_ConfigInterrupt+0x30>
	{
		// Disable the EXTI channel.
		CLEAR_BIT(EXTI->IMR, pin);
 800403c:	4b3b      	ldr	r3, [pc, #236]	; (800412c <GPIO_ConfigInterrupt+0x110>)
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	43d9      	mvns	r1, r3
 8004044:	4b39      	ldr	r3, [pc, #228]	; (800412c <GPIO_ConfigInterrupt+0x110>)
 8004046:	400a      	ands	r2, r1
 8004048:	601a      	str	r2, [r3, #0]
		// Configure the EXTI channel
		SET_BIT(EXTI->IMR, pin);
		MODIFY_REG(EXTI->RTSR, pin, (dir & GPIO_IT_Rising) ? pin : 0);
		MODIFY_REG(EXTI->FTSR, pin, (dir & GPIO_IT_Falling) ? pin : 0);
	}
}
 800404a:	e06a      	b.n	8004122 <GPIO_ConfigInterrupt+0x106>
		__HAL_RCC_SYSCFG_CLK_ENABLE();
 800404c:	4b38      	ldr	r3, [pc, #224]	; (8004130 <GPIO_ConfigInterrupt+0x114>)
 800404e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004050:	4b37      	ldr	r3, [pc, #220]	; (8004130 <GPIO_ConfigInterrupt+0x114>)
 8004052:	2101      	movs	r1, #1
 8004054:	430a      	orrs	r2, r1
 8004056:	635a      	str	r2, [r3, #52]	; 0x34
		uint32_t gpio_index = GPIO_GET_INDEX(gpio);
 8004058:	68fa      	ldr	r2, [r7, #12]
 800405a:	23a0      	movs	r3, #160	; 0xa0
 800405c:	05db      	lsls	r3, r3, #23
 800405e:	429a      	cmp	r2, r3
 8004060:	d019      	beq.n	8004096 <GPIO_ConfigInterrupt+0x7a>
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	4a33      	ldr	r2, [pc, #204]	; (8004134 <GPIO_ConfigInterrupt+0x118>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d013      	beq.n	8004092 <GPIO_ConfigInterrupt+0x76>
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	4a32      	ldr	r2, [pc, #200]	; (8004138 <GPIO_ConfigInterrupt+0x11c>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d00d      	beq.n	800408e <GPIO_ConfigInterrupt+0x72>
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	4a31      	ldr	r2, [pc, #196]	; (800413c <GPIO_ConfigInterrupt+0x120>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d007      	beq.n	800408a <GPIO_ConfigInterrupt+0x6e>
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	4a30      	ldr	r2, [pc, #192]	; (8004140 <GPIO_ConfigInterrupt+0x124>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d101      	bne.n	8004086 <GPIO_ConfigInterrupt+0x6a>
 8004082:	2305      	movs	r3, #5
 8004084:	e008      	b.n	8004098 <GPIO_ConfigInterrupt+0x7c>
 8004086:	2306      	movs	r3, #6
 8004088:	e006      	b.n	8004098 <GPIO_ConfigInterrupt+0x7c>
 800408a:	2303      	movs	r3, #3
 800408c:	e004      	b.n	8004098 <GPIO_ConfigInterrupt+0x7c>
 800408e:	2302      	movs	r3, #2
 8004090:	e002      	b.n	8004098 <GPIO_ConfigInterrupt+0x7c>
 8004092:	2301      	movs	r3, #1
 8004094:	e000      	b.n	8004098 <GPIO_ConfigInterrupt+0x7c>
 8004096:	2300      	movs	r3, #0
 8004098:	61bb      	str	r3, [r7, #24]
		uint32_t offset = (n & 0x3) * 4;
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	2203      	movs	r2, #3
 800409e:	4013      	ands	r3, r2
 80040a0:	009b      	lsls	r3, r3, #2
 80040a2:	617b      	str	r3, [r7, #20]
		MODIFY_REG(SYSCFG->EXTICR[n >> 2], 0xF << offset, gpio_index << offset);
 80040a4:	4a27      	ldr	r2, [pc, #156]	; (8004144 <GPIO_ConfigInterrupt+0x128>)
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	109b      	asrs	r3, r3, #2
 80040aa:	3302      	adds	r3, #2
 80040ac:	009b      	lsls	r3, r3, #2
 80040ae:	589b      	ldr	r3, [r3, r2]
 80040b0:	210f      	movs	r1, #15
 80040b2:	697a      	ldr	r2, [r7, #20]
 80040b4:	4091      	lsls	r1, r2
 80040b6:	000a      	movs	r2, r1
 80040b8:	43d2      	mvns	r2, r2
 80040ba:	401a      	ands	r2, r3
 80040bc:	0011      	movs	r1, r2
 80040be:	69ba      	ldr	r2, [r7, #24]
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	409a      	lsls	r2, r3
 80040c4:	481f      	ldr	r0, [pc, #124]	; (8004144 <GPIO_ConfigInterrupt+0x128>)
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	109b      	asrs	r3, r3, #2
 80040ca:	430a      	orrs	r2, r1
 80040cc:	3302      	adds	r3, #2
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	501a      	str	r2, [r3, r0]
		SET_BIT(EXTI->IMR, pin);
 80040d2:	4b16      	ldr	r3, [pc, #88]	; (800412c <GPIO_ConfigInterrupt+0x110>)
 80040d4:	6819      	ldr	r1, [r3, #0]
 80040d6:	4b15      	ldr	r3, [pc, #84]	; (800412c <GPIO_ConfigInterrupt+0x110>)
 80040d8:	69fa      	ldr	r2, [r7, #28]
 80040da:	430a      	orrs	r2, r1
 80040dc:	601a      	str	r2, [r3, #0]
		MODIFY_REG(EXTI->RTSR, pin, (dir & GPIO_IT_Rising) ? pin : 0);
 80040de:	4b13      	ldr	r3, [pc, #76]	; (800412c <GPIO_ConfigInterrupt+0x110>)
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	69fa      	ldr	r2, [r7, #28]
 80040e4:	43d2      	mvns	r2, r2
 80040e6:	401a      	ands	r2, r3
 80040e8:	0011      	movs	r1, r2
 80040ea:	1dfb      	adds	r3, r7, #7
 80040ec:	781b      	ldrb	r3, [r3, #0]
 80040ee:	2201      	movs	r2, #1
 80040f0:	4013      	ands	r3, r2
 80040f2:	d001      	beq.n	80040f8 <GPIO_ConfigInterrupt+0xdc>
 80040f4:	69fa      	ldr	r2, [r7, #28]
 80040f6:	e000      	b.n	80040fa <GPIO_ConfigInterrupt+0xde>
 80040f8:	2200      	movs	r2, #0
 80040fa:	4b0c      	ldr	r3, [pc, #48]	; (800412c <GPIO_ConfigInterrupt+0x110>)
 80040fc:	430a      	orrs	r2, r1
 80040fe:	609a      	str	r2, [r3, #8]
		MODIFY_REG(EXTI->FTSR, pin, (dir & GPIO_IT_Falling) ? pin : 0);
 8004100:	4b0a      	ldr	r3, [pc, #40]	; (800412c <GPIO_ConfigInterrupt+0x110>)
 8004102:	68db      	ldr	r3, [r3, #12]
 8004104:	69fa      	ldr	r2, [r7, #28]
 8004106:	43d2      	mvns	r2, r2
 8004108:	401a      	ands	r2, r3
 800410a:	0011      	movs	r1, r2
 800410c:	1dfb      	adds	r3, r7, #7
 800410e:	781b      	ldrb	r3, [r3, #0]
 8004110:	2202      	movs	r2, #2
 8004112:	4013      	ands	r3, r2
 8004114:	d001      	beq.n	800411a <GPIO_ConfigInterrupt+0xfe>
 8004116:	69fa      	ldr	r2, [r7, #28]
 8004118:	e000      	b.n	800411c <GPIO_ConfigInterrupt+0x100>
 800411a:	2200      	movs	r2, #0
 800411c:	4b03      	ldr	r3, [pc, #12]	; (800412c <GPIO_ConfigInterrupt+0x110>)
 800411e:	430a      	orrs	r2, r1
 8004120:	60da      	str	r2, [r3, #12]
}
 8004122:	46c0      	nop			; (mov r8, r8)
 8004124:	46bd      	mov	sp, r7
 8004126:	b008      	add	sp, #32
 8004128:	bd80      	pop	{r7, pc}
 800412a:	46c0      	nop			; (mov r8, r8)
 800412c:	40010400 	.word	0x40010400
 8004130:	40021000 	.word	0x40021000
 8004134:	50000400 	.word	0x50000400
 8004138:	50000800 	.word	0x50000800
 800413c:	50000c00 	.word	0x50000c00
 8004140:	50001c00 	.word	0x50001c00
 8004144:	40010000 	.word	0x40010000

08004148 <GPIO_SWARBitDouble>:
#endif

static uint32_t GPIO_SWARBitDouble(uint32_t s)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b082      	sub	sp, #8
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
	s = (s & ~0xFF00FF00) | ((s & 0xFF00FF00) << 8);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	4a14      	ldr	r2, [pc, #80]	; (80041a4 <GPIO_SWARBitDouble+0x5c>)
 8004154:	401a      	ands	r2, r3
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	0219      	lsls	r1, r3, #8
 800415a:	23ff      	movs	r3, #255	; 0xff
 800415c:	041b      	lsls	r3, r3, #16
 800415e:	400b      	ands	r3, r1
 8004160:	4313      	orrs	r3, r2
 8004162:	607b      	str	r3, [r7, #4]
	s = (s & ~0xF0F0F0F0) | ((s & 0xF0F0F0F0) << 4);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	4a10      	ldr	r2, [pc, #64]	; (80041a8 <GPIO_SWARBitDouble+0x60>)
 8004168:	401a      	ands	r2, r3
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	011b      	lsls	r3, r3, #4
 800416e:	490f      	ldr	r1, [pc, #60]	; (80041ac <GPIO_SWARBitDouble+0x64>)
 8004170:	400b      	ands	r3, r1
 8004172:	4313      	orrs	r3, r2
 8004174:	607b      	str	r3, [r7, #4]
	s = (s & ~0xCCCCCCCC) | ((s & 0xCCCCCCCC) << 2);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	4a0d      	ldr	r2, [pc, #52]	; (80041b0 <GPIO_SWARBitDouble+0x68>)
 800417a:	401a      	ands	r2, r3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	490c      	ldr	r1, [pc, #48]	; (80041b4 <GPIO_SWARBitDouble+0x6c>)
 8004182:	400b      	ands	r3, r1
 8004184:	4313      	orrs	r3, r2
 8004186:	607b      	str	r3, [r7, #4]
	s = (s & ~0xAAAAAAAA) | ((s & 0xAAAAAAAA) << 1);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	4a0b      	ldr	r2, [pc, #44]	; (80041b8 <GPIO_SWARBitDouble+0x70>)
 800418c:	401a      	ands	r2, r3
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	005b      	lsls	r3, r3, #1
 8004192:	490a      	ldr	r1, [pc, #40]	; (80041bc <GPIO_SWARBitDouble+0x74>)
 8004194:	400b      	ands	r3, r1
 8004196:	4313      	orrs	r3, r2
 8004198:	607b      	str	r3, [r7, #4]
	return s;
 800419a:	687b      	ldr	r3, [r7, #4]
}
 800419c:	0018      	movs	r0, r3
 800419e:	46bd      	mov	sp, r7
 80041a0:	b002      	add	sp, #8
 80041a2:	bd80      	pop	{r7, pc}
 80041a4:	00ff00ff 	.word	0x00ff00ff
 80041a8:	0f0f0f0f 	.word	0x0f0f0f0f
 80041ac:	0f0f0f00 	.word	0x0f0f0f00
 80041b0:	33333333 	.word	0x33333333
 80041b4:	33333330 	.word	0x33333330
 80041b8:	55555555 	.word	0x55555555
 80041bc:	55555554 	.word	0x55555554

080041c0 <EXTIx_IRQHandler>:


#ifdef GPIO_USE_IRQS
static inline void EXTIx_IRQHandler(int n)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b082      	sub	sp, #8
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
	if (__HAL_GPIO_EXTI_GET_IT(1 << n) != RESET)
 80041c8:	4b0a      	ldr	r3, [pc, #40]	; (80041f4 <EXTIx_IRQHandler+0x34>)
 80041ca:	695b      	ldr	r3, [r3, #20]
 80041cc:	2101      	movs	r1, #1
 80041ce:	687a      	ldr	r2, [r7, #4]
 80041d0:	4091      	lsls	r1, r2
 80041d2:	000a      	movs	r2, r1
 80041d4:	4013      	ands	r3, r2
 80041d6:	d009      	beq.n	80041ec <EXTIx_IRQHandler+0x2c>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(1 << n);
 80041d8:	2201      	movs	r2, #1
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	409a      	lsls	r2, r3
 80041de:	4b05      	ldr	r3, [pc, #20]	; (80041f4 <EXTIx_IRQHandler+0x34>)
 80041e0:	615a      	str	r2, [r3, #20]
		gCallback[n]();
 80041e2:	4b05      	ldr	r3, [pc, #20]	; (80041f8 <EXTIx_IRQHandler+0x38>)
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	0092      	lsls	r2, r2, #2
 80041e8:	58d3      	ldr	r3, [r2, r3]
 80041ea:	4798      	blx	r3
	}
}
 80041ec:	46c0      	nop			; (mov r8, r8)
 80041ee:	46bd      	mov	sp, r7
 80041f0:	b002      	add	sp, #8
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	40010400 	.word	0x40010400
 80041f8:	20000458 	.word	0x20000458

080041fc <EXTIx_EnableIRQn>:

static void EXTIx_EnableIRQn(int n)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b082      	sub	sp, #8
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
	if (n <= 1)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2b01      	cmp	r3, #1
 8004208:	dc03      	bgt.n	8004212 <EXTIx_EnableIRQn+0x16>
	{
		HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 800420a:	2005      	movs	r0, #5
 800420c:	f7fd ff0f 	bl	800202e <HAL_NVIC_EnableIRQ>
	}
	else
	{
		HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
	}
}
 8004210:	e009      	b.n	8004226 <EXTIx_EnableIRQn+0x2a>
	else if (n <= 3)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2b03      	cmp	r3, #3
 8004216:	dc03      	bgt.n	8004220 <EXTIx_EnableIRQn+0x24>
		HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8004218:	2006      	movs	r0, #6
 800421a:	f7fd ff08 	bl	800202e <HAL_NVIC_EnableIRQ>
}
 800421e:	e002      	b.n	8004226 <EXTIx_EnableIRQn+0x2a>
		HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8004220:	2007      	movs	r0, #7
 8004222:	f7fd ff04 	bl	800202e <HAL_NVIC_EnableIRQ>
}
 8004226:	46c0      	nop			; (mov r8, r8)
 8004228:	46bd      	mov	sp, r7
 800422a:	b002      	add	sp, #8
 800422c:	bd80      	pop	{r7, pc}

0800422e <EXTI2_3_IRQHandler>:
}
#endif

#if defined(GPIO_IRQ2_ENABLE) || defined(GPIO_IRQ3_ENABLE)
void EXTI2_3_IRQHandler(void)
{
 800422e:	b580      	push	{r7, lr}
 8004230:	af00      	add	r7, sp, #0
#ifdef GPIO_IRQ2_ENABLE
	EXTIx_IRQHandler(2);
 8004232:	2002      	movs	r0, #2
 8004234:	f7ff ffc4 	bl	80041c0 <EXTIx_IRQHandler>
#endif
#ifdef GPIO_IRQ3_ENABLE
	EXTIx_IRQHandler(3);
#endif
}
 8004238:	46c0      	nop			; (mov r8, r8)
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}

0800423e <EXTI4_15_IRQHandler>:
#if    defined(GPIO_IRQ4_ENABLE) || defined(GPIO_IRQ5_ENABLE) || defined(GPIO_IRQ6_ENABLE)   \
    || defined(GPIO_IRQ7_ENABLE) || defined(GPIO_IRQ8_ENABLE) || defined(GPIO_IRQ9_ENABLE)   \
	|| defined(GPIO_IRQ10_ENABLE) || defined(GPIO_IRQ11_ENABLE) || defined(GPIO_IRQ12_ENABLE)\
	|| defined(GPIO_IRQ13_ENABLE) || defined(GPIO_IRQ14_ENABLE) || defined(GPIO_IRQ15_ENABLE)
void EXTI4_15_IRQHandler(void)
{
 800423e:	b580      	push	{r7, lr}
 8004240:	af00      	add	r7, sp, #0
#ifdef GPIO_IRQ4_ENABLE
	EXTIx_IRQHandler(4);
#endif
#ifdef GPIO_IRQ5_ENABLE
	EXTIx_IRQHandler(5);
 8004242:	2005      	movs	r0, #5
 8004244:	f7ff ffbc 	bl	80041c0 <EXTIx_IRQHandler>
#endif
#ifdef GPIO_IRQ6_ENABLE
	EXTIx_IRQHandler(6);
 8004248:	2006      	movs	r0, #6
 800424a:	f7ff ffb9 	bl	80041c0 <EXTIx_IRQHandler>
#endif
#ifdef GPIO_IRQ9_ENABLE
	EXTIx_IRQHandler(9);
#endif
#ifdef GPIO_IRQ10_ENABLE
	EXTIx_IRQHandler(10);
 800424e:	200a      	movs	r0, #10
 8004250:	f7ff ffb6 	bl	80041c0 <EXTIx_IRQHandler>
#endif
#ifdef GPIO_IRQ11_ENABLE
	EXTIx_IRQHandler(11);
 8004254:	200b      	movs	r0, #11
 8004256:	f7ff ffb3 	bl	80041c0 <EXTIx_IRQHandler>
	EXTIx_IRQHandler(14);
#endif
#ifdef GPIO_IRQ15_ENABLE
	EXTIx_IRQHandler(15);
#endif
}
 800425a:	46c0      	nop			; (mov r8, r8)
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}

08004260 <CLK_GetPCLKFreq>:

static inline uint32_t CLK_GetPCLKFreq(void)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	af00      	add	r7, sp, #0
	return CLK_SYSCLK_FREQ;
 8004264:	4b01      	ldr	r3, [pc, #4]	; (800426c <CLK_GetPCLKFreq+0xc>)
}
 8004266:	0018      	movs	r0, r3
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}
 800426c:	01e84800 	.word	0x01e84800

08004270 <TIM_Init>:
/*
 * PUBLIC FUNCTIONS
 */

void TIM_Init(TIM_t * tim, uint32_t freq, uint32_t reload)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b086      	sub	sp, #24
 8004274:	af00      	add	r7, sp, #0
 8004276:	60f8      	str	r0, [r7, #12]
 8004278:	60b9      	str	r1, [r7, #8]
 800427a:	607a      	str	r2, [r7, #4]
	TIMx_Init(tim);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	0018      	movs	r0, r3
 8004280:	f000 f9c6 	bl	8004610 <TIMx_Init>

	uint32_t cr1 = tim->Instance->CR1;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	617b      	str	r3, [r7, #20]
	cr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS | TIM_CR1_CKD | TIM_CR1_ARPE);
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	4a0d      	ldr	r2, [pc, #52]	; (80042c4 <TIM_Init+0x54>)
 8004290:	4013      	ands	r3, r2
 8004292:	617b      	str	r3, [r7, #20]
	cr1 |= TIM_AUTORELOAD_PRELOAD_ENABLE | TIM_CLOCKDIVISION_DIV1 | TIM_COUNTERMODE_UP;
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	2280      	movs	r2, #128	; 0x80
 8004298:	4313      	orrs	r3, r2
 800429a:	617b      	str	r3, [r7, #20]
	tim->Instance->CR1 = cr1;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	697a      	ldr	r2, [r7, #20]
 80042a2:	601a      	str	r2, [r3, #0]

	TIM_SetFreq(tim, freq);
 80042a4:	68ba      	ldr	r2, [r7, #8]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	0011      	movs	r1, r2
 80042aa:	0018      	movs	r0, r3
 80042ac:	f000 f80c 	bl	80042c8 <TIM_SetFreq>
	TIM_SetReload(tim, reload);
 80042b0:	687a      	ldr	r2, [r7, #4]
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	0011      	movs	r1, r2
 80042b6:	0018      	movs	r0, r3
 80042b8:	f000 f81d 	bl	80042f6 <TIM_SetReload>
}
 80042bc:	46c0      	nop			; (mov r8, r8)
 80042be:	46bd      	mov	sp, r7
 80042c0:	b006      	add	sp, #24
 80042c2:	bd80      	pop	{r7, pc}
 80042c4:	fffffc0f 	.word	0xfffffc0f

080042c8 <TIM_SetFreq>:

void TIM_SetFreq(TIM_t * tim, uint32_t freq)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b084      	sub	sp, #16
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
 80042d0:	6039      	str	r1, [r7, #0]
	uint32_t clk = CLK_GetPCLKFreq();
 80042d2:	f7ff ffc5 	bl	8004260 <CLK_GetPCLKFreq>
 80042d6:	0003      	movs	r3, r0
 80042d8:	60fb      	str	r3, [r7, #12]
	tim->Instance->PSC = (clk / freq) - 1;
 80042da:	6839      	ldr	r1, [r7, #0]
 80042dc:	68f8      	ldr	r0, [r7, #12]
 80042de:	f7fb ff13 	bl	8000108 <__udivsi3>
 80042e2:	0003      	movs	r3, r0
 80042e4:	001a      	movs	r2, r3
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	3a01      	subs	r2, #1
 80042ec:	629a      	str	r2, [r3, #40]	; 0x28
}
 80042ee:	46c0      	nop			; (mov r8, r8)
 80042f0:	46bd      	mov	sp, r7
 80042f2:	b004      	add	sp, #16
 80042f4:	bd80      	pop	{r7, pc}

080042f6 <TIM_SetReload>:

void TIM_SetReload(TIM_t * tim, uint32_t reload)
{
 80042f6:	b580      	push	{r7, lr}
 80042f8:	b082      	sub	sp, #8
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	6078      	str	r0, [r7, #4]
 80042fe:	6039      	str	r1, [r7, #0]
	tim->Instance->ARR = reload;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	683a      	ldr	r2, [r7, #0]
 8004306:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004308:	46c0      	nop			; (mov r8, r8)
 800430a:	46bd      	mov	sp, r7
 800430c:	b002      	add	sp, #8
 800430e:	bd80      	pop	{r7, pc}

08004310 <TIM_OnReload>:

#ifdef TIM_USE_IRQS
void TIM_OnReload(TIM_t * tim, VoidFunction_t callback)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b082      	sub	sp, #8
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	6039      	str	r1, [r7, #0]
	__HAL_TIM_ENABLE_IT(tim, TIM_IT_UPDATE);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	68da      	ldr	r2, [r3, #12]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	2101      	movs	r1, #1
 8004326:	430a      	orrs	r2, r1
 8004328:	60da      	str	r2, [r3, #12]
	tim->ReloadCallback = callback;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	683a      	ldr	r2, [r7, #0]
 800432e:	605a      	str	r2, [r3, #4]
}
 8004330:	46c0      	nop			; (mov r8, r8)
 8004332:	46bd      	mov	sp, r7
 8004334:	b002      	add	sp, #8
 8004336:	bd80      	pop	{r7, pc}

08004338 <TIM_OnPulse>:

void TIM_OnPulse(TIM_t * tim, TIM_Channel_t ch, VoidFunction_t callback)
{
 8004338:	b590      	push	{r4, r7, lr}
 800433a:	b085      	sub	sp, #20
 800433c:	af00      	add	r7, sp, #0
 800433e:	60f8      	str	r0, [r7, #12]
 8004340:	607a      	str	r2, [r7, #4]
 8004342:	240b      	movs	r4, #11
 8004344:	193b      	adds	r3, r7, r4
 8004346:	1c0a      	adds	r2, r1, #0
 8004348:	701a      	strb	r2, [r3, #0]
	// WARN: This will fail horribly if ch is greater than 4.
	TIM_EnableOCx(tim, ch, TIM_OCMODE_ACTIVE);
 800434a:	193b      	adds	r3, r7, r4
 800434c:	7819      	ldrb	r1, [r3, #0]
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2210      	movs	r2, #16
 8004352:	0018      	movs	r0, r3
 8004354:	f000 f8b0 	bl	80044b8 <TIM_EnableOCx>
	// Note that the channels IT's are 1 << 1 through 1 << 4
	__HAL_TIM_ENABLE_IT(tim, TIM_IT_CC1 << ch);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	68d9      	ldr	r1, [r3, #12]
 800435e:	0020      	movs	r0, r4
 8004360:	183b      	adds	r3, r7, r0
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	2202      	movs	r2, #2
 8004366:	409a      	lsls	r2, r3
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	430a      	orrs	r2, r1
 800436e:	60da      	str	r2, [r3, #12]
	tim->PulseCallback[ch] = callback;
 8004370:	183b      	adds	r3, r7, r0
 8004372:	781a      	ldrb	r2, [r3, #0]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	3202      	adds	r2, #2
 8004378:	0092      	lsls	r2, r2, #2
 800437a:	6879      	ldr	r1, [r7, #4]
 800437c:	50d1      	str	r1, [r2, r3]
}
 800437e:	46c0      	nop			; (mov r8, r8)
 8004380:	46bd      	mov	sp, r7
 8004382:	b005      	add	sp, #20
 8004384:	bd90      	pop	{r4, r7, pc}

08004386 <TIM_EnablePwm>:
#endif //TIM_USE_IRQS

void TIM_EnablePwm(TIM_t * tim, TIM_Channel_t ch, GPIO_t * gpio, uint32_t pin, uint32_t af)
{
 8004386:	b580      	push	{r7, lr}
 8004388:	b084      	sub	sp, #16
 800438a:	af00      	add	r7, sp, #0
 800438c:	60f8      	str	r0, [r7, #12]
 800438e:	607a      	str	r2, [r7, #4]
 8004390:	603b      	str	r3, [r7, #0]
 8004392:	200b      	movs	r0, #11
 8004394:	183b      	adds	r3, r7, r0
 8004396:	1c0a      	adds	r2, r1, #0
 8004398:	701a      	strb	r2, [r3, #0]
	// TIM_CCMR1_OC1PE is the output compare preload
	TIM_EnableOCx(tim, ch, TIM_OCMODE_PWM1 | TIM_CCMR1_OC1PE | TIM_OCFAST_ENABLE);
 800439a:	183b      	adds	r3, r7, r0
 800439c:	7819      	ldrb	r1, [r3, #0]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	226c      	movs	r2, #108	; 0x6c
 80043a2:	0018      	movs	r0, r3
 80043a4:	f000 f888 	bl	80044b8 <TIM_EnableOCx>
	GPIO_EnableAlternate(gpio, pin, 0, af);
 80043a8:	69bb      	ldr	r3, [r7, #24]
 80043aa:	6839      	ldr	r1, [r7, #0]
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	2200      	movs	r2, #0
 80043b0:	f7ff fd42 	bl	8003e38 <GPIO_EnableAlternate>
}
 80043b4:	46c0      	nop			; (mov r8, r8)
 80043b6:	46bd      	mov	sp, r7
 80043b8:	b004      	add	sp, #16
 80043ba:	bd80      	pop	{r7, pc}

080043bc <TIM_SetPulse>:


void TIM_SetPulse(TIM_t * tim, TIM_Channel_t ch, uint32_t pulse)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b084      	sub	sp, #16
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	607a      	str	r2, [r7, #4]
 80043c6:	200b      	movs	r0, #11
 80043c8:	183b      	adds	r3, r7, r0
 80043ca:	1c0a      	adds	r2, r1, #0
 80043cc:	701a      	strb	r2, [r3, #0]
	switch (ch)
 80043ce:	183b      	adds	r3, r7, r0
 80043d0:	781b      	ldrb	r3, [r3, #0]
 80043d2:	2b03      	cmp	r3, #3
 80043d4:	d017      	beq.n	8004406 <TIM_SetPulse+0x4a>
 80043d6:	dc1b      	bgt.n	8004410 <TIM_SetPulse+0x54>
 80043d8:	2b02      	cmp	r3, #2
 80043da:	d00f      	beq.n	80043fc <TIM_SetPulse+0x40>
 80043dc:	dc18      	bgt.n	8004410 <TIM_SetPulse+0x54>
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d002      	beq.n	80043e8 <TIM_SetPulse+0x2c>
 80043e2:	2b01      	cmp	r3, #1
 80043e4:	d005      	beq.n	80043f2 <TIM_SetPulse+0x36>
	case TIM_CH4:
		tim->Instance->CCR4 = pulse;
		break;
	}

}
 80043e6:	e013      	b.n	8004410 <TIM_SetPulse+0x54>
		tim->Instance->CCR1 = pulse;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 80043f0:	e00e      	b.n	8004410 <TIM_SetPulse+0x54>
		tim->Instance->CCR2 = pulse;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	639a      	str	r2, [r3, #56]	; 0x38
		break;
 80043fa:	e009      	b.n	8004410 <TIM_SetPulse+0x54>
		tim->Instance->CCR3 = pulse;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
 8004404:	e004      	b.n	8004410 <TIM_SetPulse+0x54>
		tim->Instance->CCR4 = pulse;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	641a      	str	r2, [r3, #64]	; 0x40
		break;
 800440e:	46c0      	nop			; (mov r8, r8)
}
 8004410:	46c0      	nop			; (mov r8, r8)
 8004412:	46bd      	mov	sp, r7
 8004414:	b004      	add	sp, #16
 8004416:	bd80      	pop	{r7, pc}

08004418 <TIM_Start>:

void TIM_Start(TIM_t * tim)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b082      	sub	sp, #8
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
	TIM_Reload(tim);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	0018      	movs	r0, r3
 8004424:	f000 f8d6 	bl	80045d4 <TIM_Reload>
	__HAL_TIM_ENABLE(tim);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	681a      	ldr	r2, [r3, #0]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	2101      	movs	r1, #1
 8004434:	430a      	orrs	r2, r1
 8004436:	601a      	str	r2, [r3, #0]
}
 8004438:	46c0      	nop			; (mov r8, r8)
 800443a:	46bd      	mov	sp, r7
 800443c:	b002      	add	sp, #8
 800443e:	bd80      	pop	{r7, pc}

08004440 <TIM_Stop>:

void TIM_Stop(TIM_t * tim)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b082      	sub	sp, #8
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
	__HAL_TIM_DISABLE(tim);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	6a1b      	ldr	r3, [r3, #32]
 800444e:	4a07      	ldr	r2, [pc, #28]	; (800446c <TIM_Stop+0x2c>)
 8004450:	4013      	ands	r3, r2
 8004452:	d107      	bne.n	8004464 <TIM_Stop+0x24>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	2101      	movs	r1, #1
 8004460:	438a      	bics	r2, r1
 8004462:	601a      	str	r2, [r3, #0]
}
 8004464:	46c0      	nop			; (mov r8, r8)
 8004466:	46bd      	mov	sp, r7
 8004468:	b002      	add	sp, #8
 800446a:	bd80      	pop	{r7, pc}
 800446c:	00001111 	.word	0x00001111

08004470 <TIM_Deinit>:

void TIM_Deinit(TIM_t * tim)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b082      	sub	sp, #8
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
	__HAL_TIM_DISABLE(tim);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	6a1b      	ldr	r3, [r3, #32]
 800447e:	4a0d      	ldr	r2, [pc, #52]	; (80044b4 <TIM_Deinit+0x44>)
 8004480:	4013      	ands	r3, r2
 8004482:	d107      	bne.n	8004494 <TIM_Deinit+0x24>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	2101      	movs	r1, #1
 8004490:	438a      	bics	r2, r1
 8004492:	601a      	str	r2, [r3, #0]
	__HAL_TIM_DISABLE_IT(tim, TIM_IT_UPDATE | TIM_IT_CC1 | TIM_IT_CC2 | TIM_IT_CC3 | TIM_IT_CC4);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	68da      	ldr	r2, [r3, #12]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	211f      	movs	r1, #31
 80044a0:	438a      	bics	r2, r1
 80044a2:	60da      	str	r2, [r3, #12]
	TIMx_Deinit(tim);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	0018      	movs	r0, r3
 80044a8:	f000 f8fc 	bl	80046a4 <TIMx_Deinit>
}
 80044ac:	46c0      	nop			; (mov r8, r8)
 80044ae:	46bd      	mov	sp, r7
 80044b0:	b002      	add	sp, #8
 80044b2:	bd80      	pop	{r7, pc}
 80044b4:	00001111 	.word	0x00001111

080044b8 <TIM_EnableOCx>:
/*
 * PRIVATE FUNCTIONS
 */

static void TIM_EnableOCx(TIM_t * tim, uint32_t oc, uint32_t mode)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	60f8      	str	r0, [r7, #12]
 80044c0:	60b9      	str	r1, [r7, #8]
 80044c2:	607a      	str	r2, [r7, #4]
	// Disable the channel during the update.
	TIM_DISABLE_CCx(tim, oc);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	6a1a      	ldr	r2, [r3, #32]
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	009b      	lsls	r3, r3, #2
 80044ce:	2101      	movs	r1, #1
 80044d0:	4099      	lsls	r1, r3
 80044d2:	000b      	movs	r3, r1
 80044d4:	43d9      	mvns	r1, r3
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	400a      	ands	r2, r1
 80044dc:	621a      	str	r2, [r3, #32]
	switch (oc)
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	2b03      	cmp	r3, #3
 80044e2:	d04c      	beq.n	800457e <TIM_EnableOCx+0xc6>
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	2b03      	cmp	r3, #3
 80044e8:	d85e      	bhi.n	80045a8 <TIM_EnableOCx+0xf0>
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	2b02      	cmp	r3, #2
 80044ee:	d032      	beq.n	8004556 <TIM_EnableOCx+0x9e>
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	2b02      	cmp	r3, #2
 80044f4:	d858      	bhi.n	80045a8 <TIM_EnableOCx+0xf0>
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d003      	beq.n	8004504 <TIM_EnableOCx+0x4c>
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d014      	beq.n	800452c <TIM_EnableOCx+0x74>
 8004502:	e051      	b.n	80045a8 <TIM_EnableOCx+0xf0>
	{
	case 0:
		MODIFY_REG(tim->Instance->CCMR1, TIM_CCMRx_MSK, mode);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	699b      	ldr	r3, [r3, #24]
 800450a:	227f      	movs	r2, #127	; 0x7f
 800450c:	4393      	bics	r3, r2
 800450e:	0019      	movs	r1, r3
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	687a      	ldr	r2, [r7, #4]
 8004516:	430a      	orrs	r2, r1
 8004518:	619a      	str	r2, [r3, #24]
		MODIFY_REG(tim->Instance->CCER, TIM_CCER_CC1P, TIM_OCPOLARITY_HIGH);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	6a1a      	ldr	r2, [r3, #32]
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	2102      	movs	r1, #2
 8004526:	438a      	bics	r2, r1
 8004528:	621a      	str	r2, [r3, #32]
		break;
 800452a:	e03d      	b.n	80045a8 <TIM_EnableOCx+0xf0>
	case 1:
		MODIFY_REG(tim->Instance->CCMR1, TIM_CCMRx_MSK << 8, mode << 8);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	699b      	ldr	r3, [r3, #24]
 8004532:	4a25      	ldr	r2, [pc, #148]	; (80045c8 <TIM_EnableOCx+0x110>)
 8004534:	4013      	ands	r3, r2
 8004536:	0019      	movs	r1, r3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	021a      	lsls	r2, r3, #8
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	430a      	orrs	r2, r1
 8004542:	619a      	str	r2, [r3, #24]
		MODIFY_REG(tim->Instance->CCER, TIM_CCER_CC2P, TIM_OCPOLARITY_HIGH << 4);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	6a1a      	ldr	r2, [r3, #32]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	2120      	movs	r1, #32
 8004550:	438a      	bics	r2, r1
 8004552:	621a      	str	r2, [r3, #32]
		break;
 8004554:	e028      	b.n	80045a8 <TIM_EnableOCx+0xf0>
	case 2:
		MODIFY_REG(tim->Instance->CCMR2, TIM_CCMRx_MSK, mode);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	69db      	ldr	r3, [r3, #28]
 800455c:	227f      	movs	r2, #127	; 0x7f
 800455e:	4393      	bics	r3, r2
 8004560:	0019      	movs	r1, r3
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	687a      	ldr	r2, [r7, #4]
 8004568:	430a      	orrs	r2, r1
 800456a:	61da      	str	r2, [r3, #28]
		MODIFY_REG(tim->Instance->CCER, TIM_CCER_CC3P, TIM_OCPOLARITY_HIGH << 8);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	6a1a      	ldr	r2, [r3, #32]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4915      	ldr	r1, [pc, #84]	; (80045cc <TIM_EnableOCx+0x114>)
 8004578:	400a      	ands	r2, r1
 800457a:	621a      	str	r2, [r3, #32]
		break;
 800457c:	e014      	b.n	80045a8 <TIM_EnableOCx+0xf0>
	case 3:
		MODIFY_REG(tim->Instance->CCMR2, TIM_CCMRx_MSK << 8, mode << 8);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	69db      	ldr	r3, [r3, #28]
 8004584:	4a10      	ldr	r2, [pc, #64]	; (80045c8 <TIM_EnableOCx+0x110>)
 8004586:	4013      	ands	r3, r2
 8004588:	0019      	movs	r1, r3
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	021a      	lsls	r2, r3, #8
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	430a      	orrs	r2, r1
 8004594:	61da      	str	r2, [r3, #28]
		MODIFY_REG(tim->Instance->CCER, TIM_CCER_CC4P, TIM_OCPOLARITY_HIGH << 12);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	6a1a      	ldr	r2, [r3, #32]
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	490b      	ldr	r1, [pc, #44]	; (80045d0 <TIM_EnableOCx+0x118>)
 80045a2:	400a      	ands	r2, r1
 80045a4:	621a      	str	r2, [r3, #32]
		break;
 80045a6:	46c0      	nop			; (mov r8, r8)
	}
	TIM_ENABLE_CCx(tim, oc);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	6a19      	ldr	r1, [r3, #32]
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	2201      	movs	r2, #1
 80045b4:	409a      	lsls	r2, r3
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	430a      	orrs	r2, r1
 80045bc:	621a      	str	r2, [r3, #32]
	//	MODIFY_REG(tmpcr2, TIM_CR2_OIS1 | TIM_CR2_OIS1N, TIM_OCIDLESTATE_SET | TIM_OCNIDLESTATE_SET);
	//	TIMx->CR2 = tmpcr2;
	//}


}
 80045be:	46c0      	nop			; (mov r8, r8)
 80045c0:	46bd      	mov	sp, r7
 80045c2:	b004      	add	sp, #16
 80045c4:	bd80      	pop	{r7, pc}
 80045c6:	46c0      	nop			; (mov r8, r8)
 80045c8:	ffff80ff 	.word	0xffff80ff
 80045cc:	fffffdff 	.word	0xfffffdff
 80045d0:	ffffdfff 	.word	0xffffdfff

080045d4 <TIM_Reload>:

static void TIM_Reload(TIM_t * tim)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b084      	sub	sp, #16
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
	// Disable all timer event sources.
	uint32_t itSources = tim->Instance->DIER;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	60fb      	str	r3, [r7, #12]
	tim->Instance->DIER = 0;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	2200      	movs	r2, #0
 80045ea:	60da      	str	r2, [r3, #12]

	// Update the prescalar
	tim->Instance->EGR = TIM_EGR_UG;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2201      	movs	r2, #1
 80045f2:	615a      	str	r2, [r3, #20]

	// Clear the event before it occurrs.
	__HAL_TIM_CLEAR_IT(tim, TIM_IT_UPDATE);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	2202      	movs	r2, #2
 80045fa:	4252      	negs	r2, r2
 80045fc:	611a      	str	r2, [r3, #16]
	tim->Instance->DIER = itSources;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68fa      	ldr	r2, [r7, #12]
 8004604:	60da      	str	r2, [r3, #12]
}
 8004606:	46c0      	nop			; (mov r8, r8)
 8004608:	46bd      	mov	sp, r7
 800460a:	b004      	add	sp, #16
 800460c:	bd80      	pop	{r7, pc}
	...

08004610 <TIMx_Init>:

static void TIMx_Init(TIM_t * tim)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b082      	sub	sp, #8
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
		__HAL_RCC_TIM1_CLK_ENABLE();
	}

#endif
#ifdef TIM2_ENABLE
	if (tim == TIM_2)
 8004618:	4b1d      	ldr	r3, [pc, #116]	; (8004690 <TIMx_Init+0x80>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	687a      	ldr	r2, [r7, #4]
 800461e:	429a      	cmp	r2, r3
 8004620:	d108      	bne.n	8004634 <TIMx_Init+0x24>
	{
		HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004622:	200f      	movs	r0, #15
 8004624:	f7fd fd03 	bl	800202e <HAL_NVIC_EnableIRQ>
		__HAL_RCC_TIM2_CLK_ENABLE();
 8004628:	4b1a      	ldr	r3, [pc, #104]	; (8004694 <TIMx_Init+0x84>)
 800462a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800462c:	4b19      	ldr	r3, [pc, #100]	; (8004694 <TIMx_Init+0x84>)
 800462e:	2101      	movs	r1, #1
 8004630:	430a      	orrs	r2, r1
 8004632:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_NVIC_EnableIRQ(TIM5_IRQn);
		__HAL_RCC_TIM5_CLK_ENABLE();
	}
#endif
#ifdef TIM6_ENABLE
	if (tim == TIM_6)
 8004634:	4b18      	ldr	r3, [pc, #96]	; (8004698 <TIMx_Init+0x88>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	687a      	ldr	r2, [r7, #4]
 800463a:	429a      	cmp	r2, r3
 800463c:	d108      	bne.n	8004650 <TIMx_Init+0x40>
	{
		HAL_NVIC_EnableIRQ(TIM6_IRQn);
 800463e:	2011      	movs	r0, #17
 8004640:	f7fd fcf5 	bl	800202e <HAL_NVIC_EnableIRQ>
		__HAL_RCC_TIM6_CLK_ENABLE();
 8004644:	4b13      	ldr	r3, [pc, #76]	; (8004694 <TIMx_Init+0x84>)
 8004646:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004648:	4b12      	ldr	r3, [pc, #72]	; (8004694 <TIMx_Init+0x84>)
 800464a:	2110      	movs	r1, #16
 800464c:	430a      	orrs	r2, r1
 800464e:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_NVIC_EnableIRQ(TIM17_IRQn);
		__HAL_RCC_TIM17_CLK_ENABLE();
	}
#endif
#ifdef TIM21_ENABLE
	if (tim == TIM_21)
 8004650:	4b12      	ldr	r3, [pc, #72]	; (800469c <TIMx_Init+0x8c>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	687a      	ldr	r2, [r7, #4]
 8004656:	429a      	cmp	r2, r3
 8004658:	d108      	bne.n	800466c <TIMx_Init+0x5c>
	{
		HAL_NVIC_EnableIRQ(TIM21_IRQn);
 800465a:	2014      	movs	r0, #20
 800465c:	f7fd fce7 	bl	800202e <HAL_NVIC_EnableIRQ>
		__HAL_RCC_TIM21_CLK_ENABLE();
 8004660:	4b0c      	ldr	r3, [pc, #48]	; (8004694 <TIMx_Init+0x84>)
 8004662:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004664:	4b0b      	ldr	r3, [pc, #44]	; (8004694 <TIMx_Init+0x84>)
 8004666:	2104      	movs	r1, #4
 8004668:	430a      	orrs	r2, r1
 800466a:	635a      	str	r2, [r3, #52]	; 0x34
	}
#endif
#ifdef TIM22_ENABLE
	if (tim == TIM_22)
 800466c:	4b0c      	ldr	r3, [pc, #48]	; (80046a0 <TIMx_Init+0x90>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	429a      	cmp	r2, r3
 8004674:	d108      	bne.n	8004688 <TIMx_Init+0x78>
	{
		HAL_NVIC_EnableIRQ(TIM22_IRQn);
 8004676:	2016      	movs	r0, #22
 8004678:	f7fd fcd9 	bl	800202e <HAL_NVIC_EnableIRQ>
		__HAL_RCC_TIM22_CLK_ENABLE();
 800467c:	4b05      	ldr	r3, [pc, #20]	; (8004694 <TIMx_Init+0x84>)
 800467e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004680:	4b04      	ldr	r3, [pc, #16]	; (8004694 <TIMx_Init+0x84>)
 8004682:	2120      	movs	r1, #32
 8004684:	430a      	orrs	r2, r1
 8004686:	635a      	str	r2, [r3, #52]	; 0x34
	}
#endif
}
 8004688:	46c0      	nop			; (mov r8, r8)
 800468a:	46bd      	mov	sp, r7
 800468c:	b002      	add	sp, #8
 800468e:	bd80      	pop	{r7, pc}
 8004690:	20000020 	.word	0x20000020
 8004694:	40021000 	.word	0x40021000
 8004698:	2000003c 	.word	0x2000003c
 800469c:	20000058 	.word	0x20000058
 80046a0:	20000074 	.word	0x20000074

080046a4 <TIMx_Deinit>:


static void TIMx_Deinit(TIM_t * tim)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b082      	sub	sp, #8
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
		HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
		__HAL_RCC_TIM1_CLK_DISABLE();
	}
#endif
#ifdef TIM2_ENABLE
	if (tim == TIM_2)
 80046ac:	4b1d      	ldr	r3, [pc, #116]	; (8004724 <TIMx_Deinit+0x80>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	687a      	ldr	r2, [r7, #4]
 80046b2:	429a      	cmp	r2, r3
 80046b4:	d108      	bne.n	80046c8 <TIMx_Deinit+0x24>
	{
		HAL_NVIC_DisableIRQ(TIM2_IRQn);
 80046b6:	200f      	movs	r0, #15
 80046b8:	f7fd fcc9 	bl	800204e <HAL_NVIC_DisableIRQ>
		__HAL_RCC_TIM2_CLK_DISABLE();
 80046bc:	4b1a      	ldr	r3, [pc, #104]	; (8004728 <TIMx_Deinit+0x84>)
 80046be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046c0:	4b19      	ldr	r3, [pc, #100]	; (8004728 <TIMx_Deinit+0x84>)
 80046c2:	2101      	movs	r1, #1
 80046c4:	438a      	bics	r2, r1
 80046c6:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_NVIC_DisableIRQ(TIM5_IRQn);
		__HAL_RCC_TIM5_CLK_DISABLE();
	}
#endif
#ifdef TIM6_ENABLE
	if (tim == TIM_6)
 80046c8:	4b18      	ldr	r3, [pc, #96]	; (800472c <TIMx_Deinit+0x88>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	687a      	ldr	r2, [r7, #4]
 80046ce:	429a      	cmp	r2, r3
 80046d0:	d108      	bne.n	80046e4 <TIMx_Deinit+0x40>
	{
		HAL_NVIC_DisableIRQ(TIM6_IRQn);
 80046d2:	2011      	movs	r0, #17
 80046d4:	f7fd fcbb 	bl	800204e <HAL_NVIC_DisableIRQ>
		__HAL_RCC_TIM6_CLK_DISABLE();
 80046d8:	4b13      	ldr	r3, [pc, #76]	; (8004728 <TIMx_Deinit+0x84>)
 80046da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046dc:	4b12      	ldr	r3, [pc, #72]	; (8004728 <TIMx_Deinit+0x84>)
 80046de:	2110      	movs	r1, #16
 80046e0:	438a      	bics	r2, r1
 80046e2:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_NVIC_DisableIRQ(TIM17_IRQn);
		__HAL_RCC_TIM17_CLK_DISABLE();
	}
#endif
#ifdef TIM21_ENABLE
	if (tim == TIM_21)
 80046e4:	4b12      	ldr	r3, [pc, #72]	; (8004730 <TIMx_Deinit+0x8c>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	687a      	ldr	r2, [r7, #4]
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d108      	bne.n	8004700 <TIMx_Deinit+0x5c>
	{
		HAL_NVIC_DisableIRQ(TIM21_IRQn);
 80046ee:	2014      	movs	r0, #20
 80046f0:	f7fd fcad 	bl	800204e <HAL_NVIC_DisableIRQ>
		__HAL_RCC_TIM21_CLK_DISABLE();
 80046f4:	4b0c      	ldr	r3, [pc, #48]	; (8004728 <TIMx_Deinit+0x84>)
 80046f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80046f8:	4b0b      	ldr	r3, [pc, #44]	; (8004728 <TIMx_Deinit+0x84>)
 80046fa:	2104      	movs	r1, #4
 80046fc:	438a      	bics	r2, r1
 80046fe:	635a      	str	r2, [r3, #52]	; 0x34
	}
#endif
#ifdef TIM22_ENABLE
	if (tim == TIM_22)
 8004700:	4b0c      	ldr	r3, [pc, #48]	; (8004734 <TIMx_Deinit+0x90>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	687a      	ldr	r2, [r7, #4]
 8004706:	429a      	cmp	r2, r3
 8004708:	d108      	bne.n	800471c <TIMx_Deinit+0x78>
	{
		HAL_NVIC_DisableIRQ(TIM22_IRQn);
 800470a:	2016      	movs	r0, #22
 800470c:	f7fd fc9f 	bl	800204e <HAL_NVIC_DisableIRQ>
		__HAL_RCC_TIM22_CLK_DISABLE();
 8004710:	4b05      	ldr	r3, [pc, #20]	; (8004728 <TIMx_Deinit+0x84>)
 8004712:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004714:	4b04      	ldr	r3, [pc, #16]	; (8004728 <TIMx_Deinit+0x84>)
 8004716:	2120      	movs	r1, #32
 8004718:	438a      	bics	r2, r1
 800471a:	635a      	str	r2, [r3, #52]	; 0x34
	}
#endif
}
 800471c:	46c0      	nop			; (mov r8, r8)
 800471e:	46bd      	mov	sp, r7
 8004720:	b002      	add	sp, #8
 8004722:	bd80      	pop	{r7, pc}
 8004724:	20000020 	.word	0x20000020
 8004728:	40021000 	.word	0x40021000
 800472c:	2000003c 	.word	0x2000003c
 8004730:	20000058 	.word	0x20000058
 8004734:	20000074 	.word	0x20000074

08004738 <TIM_IRQHandler>:
 */

#ifdef TIM_USE_IRQS

static void TIM_IRQHandler(TIM_t * tim)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b084      	sub	sp, #16
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
	uint32_t irqs = TIM_GET_IRQ_SOURCES(tim);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	691a      	ldr	r2, [r3, #16]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	68db      	ldr	r3, [r3, #12]
 800474c:	4013      	ands	r3, r2
 800474e:	60fb      	str	r3, [r7, #12]
	if(irqs & TIM_FLAG_CC1)
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2202      	movs	r2, #2
 8004754:	4013      	ands	r3, r2
 8004756:	d007      	beq.n	8004768 <TIM_IRQHandler+0x30>
	{
		__HAL_TIM_CLEAR_IT(tim, TIM_IT_CC1);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	2203      	movs	r2, #3
 800475e:	4252      	negs	r2, r2
 8004760:	611a      	str	r2, [r3, #16]
		tim->PulseCallback[0]();
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	4798      	blx	r3
	}
	if(irqs & TIM_FLAG_CC2)
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2204      	movs	r2, #4
 800476c:	4013      	ands	r3, r2
 800476e:	d007      	beq.n	8004780 <TIM_IRQHandler+0x48>
	{
		__HAL_TIM_CLEAR_IT(tim, TIM_IT_CC2);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	2205      	movs	r2, #5
 8004776:	4252      	negs	r2, r2
 8004778:	611a      	str	r2, [r3, #16]
		tim->PulseCallback[1]();
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	68db      	ldr	r3, [r3, #12]
 800477e:	4798      	blx	r3
	}
	if(irqs & TIM_FLAG_CC3)
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2208      	movs	r2, #8
 8004784:	4013      	ands	r3, r2
 8004786:	d007      	beq.n	8004798 <TIM_IRQHandler+0x60>
	{
		__HAL_TIM_CLEAR_IT(tim, TIM_IT_CC3);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	2209      	movs	r2, #9
 800478e:	4252      	negs	r2, r2
 8004790:	611a      	str	r2, [r3, #16]
		tim->PulseCallback[2]();
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	691b      	ldr	r3, [r3, #16]
 8004796:	4798      	blx	r3
	}
	if(irqs & TIM_FLAG_CC4)
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2210      	movs	r2, #16
 800479c:	4013      	ands	r3, r2
 800479e:	d007      	beq.n	80047b0 <TIM_IRQHandler+0x78>
	{
		__HAL_TIM_CLEAR_IT(tim, TIM_IT_CC4);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	2211      	movs	r2, #17
 80047a6:	4252      	negs	r2, r2
 80047a8:	611a      	str	r2, [r3, #16]
		tim->PulseCallback[3]();
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	695b      	ldr	r3, [r3, #20]
 80047ae:	4798      	blx	r3
	}
	if(irqs & TIM_FLAG_UPDATE)
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2201      	movs	r2, #1
 80047b4:	4013      	ands	r3, r2
 80047b6:	d007      	beq.n	80047c8 <TIM_IRQHandler+0x90>
	{
		__HAL_TIM_CLEAR_IT(tim, TIM_IT_UPDATE);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	2202      	movs	r2, #2
 80047be:	4252      	negs	r2, r2
 80047c0:	611a      	str	r2, [r3, #16]
		tim->ReloadCallback();
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	4798      	blx	r3
	}
}
 80047c8:	46c0      	nop			; (mov r8, r8)
 80047ca:	46bd      	mov	sp, r7
 80047cc:	b004      	add	sp, #16
 80047ce:	bd80      	pop	{r7, pc}

080047d0 <TIM2_IRQHandler>:
	TIM_IRQHandler(TIM_1);
}
#endif
#ifdef TIM2_ENABLE
void TIM2_IRQHandler(void)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	af00      	add	r7, sp, #0
	TIM_IRQHandler(TIM_2);
 80047d4:	4b03      	ldr	r3, [pc, #12]	; (80047e4 <TIM2_IRQHandler+0x14>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	0018      	movs	r0, r3
 80047da:	f7ff ffad 	bl	8004738 <TIM_IRQHandler>
}
 80047de:	46c0      	nop			; (mov r8, r8)
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bd80      	pop	{r7, pc}
 80047e4:	20000020 	.word	0x20000020

080047e8 <TIM6_IRQHandler>:
	TIM_IRQHandler(TIM_5);
}
#endif
#ifdef TIM6_ENABLE
void TIM6_IRQHandler(void)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	af00      	add	r7, sp, #0
	TIM_IRQHandler(TIM_6);
 80047ec:	4b03      	ldr	r3, [pc, #12]	; (80047fc <TIM6_IRQHandler+0x14>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	0018      	movs	r0, r3
 80047f2:	f7ff ffa1 	bl	8004738 <TIM_IRQHandler>
}
 80047f6:	46c0      	nop			; (mov r8, r8)
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}
 80047fc:	2000003c 	.word	0x2000003c

08004800 <TIM21_IRQHandler>:
	TIM_IRQHandler(TIM_17);
}
#endif
#ifdef TIM21_ENABLE
void TIM21_IRQHandler(void)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	af00      	add	r7, sp, #0
	TIM_IRQHandler(TIM_21);
 8004804:	4b03      	ldr	r3, [pc, #12]	; (8004814 <TIM21_IRQHandler+0x14>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	0018      	movs	r0, r3
 800480a:	f7ff ff95 	bl	8004738 <TIM_IRQHandler>
}
 800480e:	46c0      	nop			; (mov r8, r8)
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}
 8004814:	20000058 	.word	0x20000058

08004818 <TIM22_IRQHandler>:
#endif
#ifdef TIM22_ENABLE
void TIM22_IRQHandler(void)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	af00      	add	r7, sp, #0
	TIM_IRQHandler(TIM_22);
 800481c:	4b03      	ldr	r3, [pc, #12]	; (800482c <TIM22_IRQHandler+0x14>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	0018      	movs	r0, r3
 8004822:	f7ff ff89 	bl	8004738 <TIM_IRQHandler>
}
 8004826:	46c0      	nop			; (mov r8, r8)
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}
 800482c:	20000074 	.word	0x20000074

08004830 <GPIO_Deinit>:
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b082      	sub	sp, #8
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	6039      	str	r1, [r7, #0]
	GPIO_Init(gpio, pin, GPIO_Mode_Analog);
 800483a:	6839      	ldr	r1, [r7, #0]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2203      	movs	r2, #3
 8004840:	0018      	movs	r0, r3
 8004842:	f7ff fb43 	bl	8003ecc <GPIO_Init>
}
 8004846:	46c0      	nop			; (mov r8, r8)
 8004848:	46bd      	mov	sp, r7
 800484a:	b002      	add	sp, #8
 800484c:	bd80      	pop	{r7, pc}
	...

08004850 <CLK_GetPCLKFreq>:
{
 8004850:	b580      	push	{r7, lr}
 8004852:	af00      	add	r7, sp, #0
	return CLK_SYSCLK_FREQ;
 8004854:	4b01      	ldr	r3, [pc, #4]	; (800485c <CLK_GetPCLKFreq+0xc>)
}
 8004856:	0018      	movs	r0, r3
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}
 800485c:	01e84800 	.word	0x01e84800

08004860 <UART_Init>:
 * PUBLIC FUNCTIONS
 */


void UART_Init(UART_t * uart, uint32_t baud, UART_Mode_t mode)
{
 8004860:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004862:	b093      	sub	sp, #76	; 0x4c
 8004864:	af00      	add	r7, sp, #0
 8004866:	6278      	str	r0, [r7, #36]	; 0x24
 8004868:	6239      	str	r1, [r7, #32]
 800486a:	261f      	movs	r6, #31
 800486c:	19bb      	adds	r3, r7, r6
 800486e:	701a      	strb	r2, [r3, #0]
	uart->tx.head = uart->tx.tail = 0;
 8004870:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004872:	2382      	movs	r3, #130	; 0x82
 8004874:	005b      	lsls	r3, r3, #1
 8004876:	2100      	movs	r1, #0
 8004878:	50d1      	str	r1, [r2, r3]
 800487a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800487c:	2382      	movs	r3, #130	; 0x82
 800487e:	005b      	lsls	r3, r3, #1
 8004880:	58d1      	ldr	r1, [r2, r3]
 8004882:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004884:	2380      	movs	r3, #128	; 0x80
 8004886:	005b      	lsls	r3, r3, #1
 8004888:	50d1      	str	r1, [r2, r3]
	uart->rx.head = uart->rx.tail = 0;
 800488a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800488c:	2383      	movs	r3, #131	; 0x83
 800488e:	009b      	lsls	r3, r3, #2
 8004890:	2100      	movs	r1, #0
 8004892:	50d1      	str	r1, [r2, r3]
 8004894:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004896:	2383      	movs	r3, #131	; 0x83
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	58d1      	ldr	r1, [r2, r3]
 800489c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800489e:	2382      	movs	r3, #130	; 0x82
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	50d1      	str	r1, [r2, r3]

	// Enable the uart specific GPIO and clocks.
	UARTx_Init(uart);
 80048a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a6:	0018      	movs	r0, r3
 80048a8:	f000 f994 	bl	8004bd4 <UARTx_Init>

	__HAL_UART_DISABLE(uart);
 80048ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048ae:	2384      	movs	r3, #132	; 0x84
 80048b0:	009b      	lsls	r3, r3, #2
 80048b2:	58d3      	ldr	r3, [r2, r3]
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80048b8:	2384      	movs	r3, #132	; 0x84
 80048ba:	009b      	lsls	r3, r3, #2
 80048bc:	58cb      	ldr	r3, [r1, r3]
 80048be:	2101      	movs	r1, #1
 80048c0:	438a      	bics	r2, r1
 80048c2:	601a      	str	r2, [r3, #0]
	// Configure to standard settings: 8N1, no flow control.
	uint32_t cr1 = (uint32_t)UART_WORDLENGTH_8B | UART_PARITY_NONE | UART_MODE_TX_RX | UART_OVERSAMPLING_16;
 80048c4:	230c      	movs	r3, #12
 80048c6:	643b      	str	r3, [r7, #64]	; 0x40
	const uint32_t cr1msk = USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8;
 80048c8:	4b56      	ldr	r3, [pc, #344]	; (8004a24 <UART_Init+0x1c4>)
 80048ca:	63fb      	str	r3, [r7, #60]	; 0x3c
	MODIFY_REG(uart->Instance->CR1, cr1msk,	cr1);
 80048cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048ce:	2384      	movs	r3, #132	; 0x84
 80048d0:	009b      	lsls	r3, r3, #2
 80048d2:	58d3      	ldr	r3, [r2, r3]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80048d8:	43d2      	mvns	r2, r2
 80048da:	401a      	ands	r2, r3
 80048dc:	0011      	movs	r1, r2
 80048de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048e0:	2384      	movs	r3, #132	; 0x84
 80048e2:	009b      	lsls	r3, r3, #2
 80048e4:	58d3      	ldr	r3, [r2, r3]
 80048e6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80048e8:	430a      	orrs	r2, r1
 80048ea:	601a      	str	r2, [r3, #0]

	uint32_t cr2 = UART_STOPBITS_1;
 80048ec:	2300      	movs	r3, #0
 80048ee:	647b      	str	r3, [r7, #68]	; 0x44
	if (mode & UART_Mode_Inverted) 	{ cr2 |= USART_CR2_RXINV | USART_CR2_TXINV; }
 80048f0:	19bb      	adds	r3, r7, r6
 80048f2:	781b      	ldrb	r3, [r3, #0]
 80048f4:	2201      	movs	r2, #1
 80048f6:	4013      	ands	r3, r2
 80048f8:	d004      	beq.n	8004904 <UART_Init+0xa4>
 80048fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80048fc:	22c0      	movs	r2, #192	; 0xc0
 80048fe:	0292      	lsls	r2, r2, #10
 8004900:	4313      	orrs	r3, r2
 8004902:	647b      	str	r3, [r7, #68]	; 0x44
	if (mode & UART_Mode_Swap) 		{ cr2 |= USART_CR2_SWAP; }
 8004904:	231f      	movs	r3, #31
 8004906:	18fb      	adds	r3, r7, r3
 8004908:	781b      	ldrb	r3, [r3, #0]
 800490a:	2202      	movs	r2, #2
 800490c:	4013      	ands	r3, r2
 800490e:	d004      	beq.n	800491a <UART_Init+0xba>
 8004910:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004912:	2280      	movs	r2, #128	; 0x80
 8004914:	0212      	lsls	r2, r2, #8
 8004916:	4313      	orrs	r3, r2
 8004918:	647b      	str	r3, [r7, #68]	; 0x44
	const uint32_t cr2msk = USART_CR2_STOP | USART_CR2_RXINV | USART_CR2_TXINV | USART_CR2_SWAP | USART_CR2_LINEN | USART_CR2_CLKEN;
 800491a:	23fe      	movs	r3, #254	; 0xfe
 800491c:	029b      	lsls	r3, r3, #10
 800491e:	63bb      	str	r3, [r7, #56]	; 0x38
	MODIFY_REG(uart->Instance->CR2, cr2msk, cr2);
 8004920:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004922:	2384      	movs	r3, #132	; 0x84
 8004924:	009b      	lsls	r3, r3, #2
 8004926:	58d3      	ldr	r3, [r2, r3]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800492c:	43d2      	mvns	r2, r2
 800492e:	401a      	ands	r2, r3
 8004930:	0011      	movs	r1, r2
 8004932:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004934:	2384      	movs	r3, #132	; 0x84
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	58d3      	ldr	r3, [r2, r3]
 800493a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800493c:	430a      	orrs	r2, r1
 800493e:	605a      	str	r2, [r3, #4]

	uint32_t cr3 = (uint32_t)UART_HWCONTROL_NONE | UART_ONE_BIT_SAMPLE_DISABLE;
 8004940:	2300      	movs	r3, #0
 8004942:	637b      	str	r3, [r7, #52]	; 0x34
	const uint32_t cr3msk = USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT | USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN;
 8004944:	4b38      	ldr	r3, [pc, #224]	; (8004a28 <UART_Init+0x1c8>)
 8004946:	633b      	str	r3, [r7, #48]	; 0x30
	MODIFY_REG(uart->Instance->CR3, cr3msk, cr3);
 8004948:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800494a:	2384      	movs	r3, #132	; 0x84
 800494c:	009b      	lsls	r3, r3, #2
 800494e:	58d3      	ldr	r3, [r2, r3]
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004954:	43d2      	mvns	r2, r2
 8004956:	401a      	ands	r2, r3
 8004958:	0011      	movs	r1, r2
 800495a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800495c:	2384      	movs	r3, #132	; 0x84
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	58d3      	ldr	r3, [r2, r3]
 8004962:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004964:	430a      	orrs	r2, r1
 8004966:	609a      	str	r2, [r3, #8]

	// Calculate baud rate.
	uint32_t pclk = CLK_GetPCLKFreq();
 8004968:	f7ff ff72 	bl	8004850 <CLK_GetPCLKFreq>
 800496c:	0003      	movs	r3, r0
 800496e:	62fb      	str	r3, [r7, #44]	; 0x2c

#ifdef UARTLP_GPIO
	if (UART_INSTANCE_LOWPOWER(uart))
 8004970:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004972:	2384      	movs	r3, #132	; 0x84
 8004974:	009b      	lsls	r3, r3, #2
 8004976:	58d3      	ldr	r3, [r2, r3]
 8004978:	4a2c      	ldr	r2, [pc, #176]	; (8004a2c <UART_Init+0x1cc>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d128      	bne.n	80049d0 <UART_Init+0x170>
	{
		uart->Instance->BRR = UART_DIV_LPUART(pclk, baud);
 800497e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004980:	613b      	str	r3, [r7, #16]
 8004982:	2300      	movs	r3, #0
 8004984:	617b      	str	r3, [r7, #20]
 8004986:	6939      	ldr	r1, [r7, #16]
 8004988:	697a      	ldr	r2, [r7, #20]
 800498a:	000b      	movs	r3, r1
 800498c:	0e1b      	lsrs	r3, r3, #24
 800498e:	0010      	movs	r0, r2
 8004990:	0205      	lsls	r5, r0, #8
 8004992:	431d      	orrs	r5, r3
 8004994:	000b      	movs	r3, r1
 8004996:	021c      	lsls	r4, r3, #8
 8004998:	6a3b      	ldr	r3, [r7, #32]
 800499a:	085b      	lsrs	r3, r3, #1
 800499c:	60bb      	str	r3, [r7, #8]
 800499e:	2300      	movs	r3, #0
 80049a0:	60fb      	str	r3, [r7, #12]
 80049a2:	68b8      	ldr	r0, [r7, #8]
 80049a4:	68f9      	ldr	r1, [r7, #12]
 80049a6:	1900      	adds	r0, r0, r4
 80049a8:	4169      	adcs	r1, r5
 80049aa:	6a3b      	ldr	r3, [r7, #32]
 80049ac:	603b      	str	r3, [r7, #0]
 80049ae:	2300      	movs	r3, #0
 80049b0:	607b      	str	r3, [r7, #4]
 80049b2:	683a      	ldr	r2, [r7, #0]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	f7fb fd1d 	bl	80003f4 <__aeabi_uldivmod>
 80049ba:	0002      	movs	r2, r0
 80049bc:	000b      	movs	r3, r1
 80049be:	0010      	movs	r0, r2
 80049c0:	0019      	movs	r1, r3
 80049c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049c4:	2384      	movs	r3, #132	; 0x84
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	58d3      	ldr	r3, [r2, r3]
 80049ca:	0002      	movs	r2, r0
 80049cc:	60da      	str	r2, [r3, #12]
 80049ce:	e00c      	b.n	80049ea <UART_Init+0x18a>
	}
	else
#endif
	{
		uart->Instance->BRR = UART_DIV_SAMPLING16(pclk, baud);
 80049d0:	6a3b      	ldr	r3, [r7, #32]
 80049d2:	085a      	lsrs	r2, r3, #1
 80049d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049d6:	18d0      	adds	r0, r2, r3
 80049d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049da:	2384      	movs	r3, #132	; 0x84
 80049dc:	009b      	lsls	r3, r3, #2
 80049de:	58d4      	ldr	r4, [r2, r3]
 80049e0:	6a39      	ldr	r1, [r7, #32]
 80049e2:	f7fb fb91 	bl	8000108 <__udivsi3>
 80049e6:	0003      	movs	r3, r0
 80049e8:	60e3      	str	r3, [r4, #12]
	}
	__HAL_UART_ENABLE(uart);
 80049ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049ec:	2384      	movs	r3, #132	; 0x84
 80049ee:	009b      	lsls	r3, r3, #2
 80049f0:	58d3      	ldr	r3, [r2, r3]
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80049f6:	2384      	movs	r3, #132	; 0x84
 80049f8:	009b      	lsls	r3, r3, #2
 80049fa:	58cb      	ldr	r3, [r1, r3]
 80049fc:	2101      	movs	r1, #1
 80049fe:	430a      	orrs	r2, r1
 8004a00:	601a      	str	r2, [r3, #0]

	// Enable RX IRQ.
	__UART_RX_ENABLE(uart);
 8004a02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a04:	2384      	movs	r3, #132	; 0x84
 8004a06:	009b      	lsls	r3, r3, #2
 8004a08:	58d3      	ldr	r3, [r2, r3]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004a0e:	2384      	movs	r3, #132	; 0x84
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	58cb      	ldr	r3, [r1, r3]
 8004a14:	2120      	movs	r1, #32
 8004a16:	430a      	orrs	r2, r1
 8004a18:	601a      	str	r2, [r3, #0]
}
 8004a1a:	46c0      	nop			; (mov r8, r8)
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	b013      	add	sp, #76	; 0x4c
 8004a20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a22:	46c0      	nop			; (mov r8, r8)
 8004a24:	1000960c 	.word	0x1000960c
 8004a28:	00000b2a 	.word	0x00000b2a
 8004a2c:	40004800 	.word	0x40004800

08004a30 <UART_Deinit>:

void UART_Deinit(UART_t * uart)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b082      	sub	sp, #8
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
	// Disable RX IRQ, and TX IRQ in case a tx is underway.
	__UART_RX_DISABLE(uart);
 8004a38:	687a      	ldr	r2, [r7, #4]
 8004a3a:	2384      	movs	r3, #132	; 0x84
 8004a3c:	009b      	lsls	r3, r3, #2
 8004a3e:	58d3      	ldr	r3, [r2, r3]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	6879      	ldr	r1, [r7, #4]
 8004a44:	2384      	movs	r3, #132	; 0x84
 8004a46:	009b      	lsls	r3, r3, #2
 8004a48:	58cb      	ldr	r3, [r1, r3]
 8004a4a:	2120      	movs	r1, #32
 8004a4c:	438a      	bics	r2, r1
 8004a4e:	601a      	str	r2, [r3, #0]
	__UART_TX_DISABLE(uart);
 8004a50:	687a      	ldr	r2, [r7, #4]
 8004a52:	2384      	movs	r3, #132	; 0x84
 8004a54:	009b      	lsls	r3, r3, #2
 8004a56:	58d3      	ldr	r3, [r2, r3]
 8004a58:	681a      	ldr	r2, [r3, #0]
 8004a5a:	6879      	ldr	r1, [r7, #4]
 8004a5c:	2384      	movs	r3, #132	; 0x84
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	58cb      	ldr	r3, [r1, r3]
 8004a62:	2180      	movs	r1, #128	; 0x80
 8004a64:	438a      	bics	r2, r1
 8004a66:	601a      	str	r2, [r3, #0]

	__HAL_UART_DISABLE(uart);
 8004a68:	687a      	ldr	r2, [r7, #4]
 8004a6a:	2384      	movs	r3, #132	; 0x84
 8004a6c:	009b      	lsls	r3, r3, #2
 8004a6e:	58d3      	ldr	r3, [r2, r3]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	6879      	ldr	r1, [r7, #4]
 8004a74:	2384      	movs	r3, #132	; 0x84
 8004a76:	009b      	lsls	r3, r3, #2
 8004a78:	58cb      	ldr	r3, [r1, r3]
 8004a7a:	2101      	movs	r1, #1
 8004a7c:	438a      	bics	r2, r1
 8004a7e:	601a      	str	r2, [r3, #0]
	// Clear all control registers.
	uart->Instance->CR1 = 0x0U;
 8004a80:	687a      	ldr	r2, [r7, #4]
 8004a82:	2384      	movs	r3, #132	; 0x84
 8004a84:	009b      	lsls	r3, r3, #2
 8004a86:	58d3      	ldr	r3, [r2, r3]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	601a      	str	r2, [r3, #0]
	uart->Instance->CR2 = 0x0U;
 8004a8c:	687a      	ldr	r2, [r7, #4]
 8004a8e:	2384      	movs	r3, #132	; 0x84
 8004a90:	009b      	lsls	r3, r3, #2
 8004a92:	58d3      	ldr	r3, [r2, r3]
 8004a94:	2200      	movs	r2, #0
 8004a96:	605a      	str	r2, [r3, #4]
	uart->Instance->CR3 = 0x0U;
 8004a98:	687a      	ldr	r2, [r7, #4]
 8004a9a:	2384      	movs	r3, #132	; 0x84
 8004a9c:	009b      	lsls	r3, r3, #2
 8004a9e:	58d3      	ldr	r3, [r2, r3]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	609a      	str	r2, [r3, #8]

	// Disable uart specific GPIO and clocks.
	UARTx_Deinit(uart);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	0018      	movs	r0, r3
 8004aa8:	f000 f8b8 	bl	8004c1c <UARTx_Deinit>
}
 8004aac:	46c0      	nop			; (mov r8, r8)
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	b002      	add	sp, #8
 8004ab2:	bd80      	pop	{r7, pc}

08004ab4 <UART_ReadCount>:
{
	UART_Write(uart, (const uint8_t *)str, strlen(str));
}

uint32_t UART_ReadCount(UART_t * uart)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b084      	sub	sp, #16
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
	__UART_RX_DISABLE(uart);
 8004abc:	687a      	ldr	r2, [r7, #4]
 8004abe:	2384      	movs	r3, #132	; 0x84
 8004ac0:	009b      	lsls	r3, r3, #2
 8004ac2:	58d3      	ldr	r3, [r2, r3]
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	6879      	ldr	r1, [r7, #4]
 8004ac8:	2384      	movs	r3, #132	; 0x84
 8004aca:	009b      	lsls	r3, r3, #2
 8004acc:	58cb      	ldr	r3, [r1, r3]
 8004ace:	2120      	movs	r1, #32
 8004ad0:	438a      	bics	r2, r1
 8004ad2:	601a      	str	r2, [r3, #0]
	// We have to disable the IRQs, as the IRQ may bump the tail.
	uint32_t count = UART_BFR_WRAP(uart->rx.head - uart->rx.tail);
 8004ad4:	687a      	ldr	r2, [r7, #4]
 8004ad6:	2382      	movs	r3, #130	; 0x82
 8004ad8:	009b      	lsls	r3, r3, #2
 8004ada:	58d2      	ldr	r2, [r2, r3]
 8004adc:	6879      	ldr	r1, [r7, #4]
 8004ade:	2383      	movs	r3, #131	; 0x83
 8004ae0:	009b      	lsls	r3, r3, #2
 8004ae2:	58cb      	ldr	r3, [r1, r3]
 8004ae4:	1ad3      	subs	r3, r2, r3
 8004ae6:	22ff      	movs	r2, #255	; 0xff
 8004ae8:	4013      	ands	r3, r2
 8004aea:	60fb      	str	r3, [r7, #12]
	__UART_RX_ENABLE(uart);
 8004aec:	687a      	ldr	r2, [r7, #4]
 8004aee:	2384      	movs	r3, #132	; 0x84
 8004af0:	009b      	lsls	r3, r3, #2
 8004af2:	58d3      	ldr	r3, [r2, r3]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	6879      	ldr	r1, [r7, #4]
 8004af8:	2384      	movs	r3, #132	; 0x84
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	58cb      	ldr	r3, [r1, r3]
 8004afe:	2120      	movs	r1, #32
 8004b00:	430a      	orrs	r2, r1
 8004b02:	601a      	str	r2, [r3, #0]
	return count;
 8004b04:	68fb      	ldr	r3, [r7, #12]
}
 8004b06:	0018      	movs	r0, r3
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	b004      	add	sp, #16
 8004b0c:	bd80      	pop	{r7, pc}

08004b0e <UART_Read>:

uint32_t UART_Read(UART_t * uart, uint8_t * data, uint32_t count)
{
 8004b0e:	b580      	push	{r7, lr}
 8004b10:	b088      	sub	sp, #32
 8004b12:	af00      	add	r7, sp, #0
 8004b14:	60f8      	str	r0, [r7, #12]
 8004b16:	60b9      	str	r1, [r7, #8]
 8004b18:	607a      	str	r2, [r7, #4]
	uint32_t available = UART_ReadCount(uart);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	0018      	movs	r0, r3
 8004b1e:	f7ff ffc9 	bl	8004ab4 <UART_ReadCount>
 8004b22:	0003      	movs	r3, r0
 8004b24:	617b      	str	r3, [r7, #20]
	if (available < count)
 8004b26:	697a      	ldr	r2, [r7, #20]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	429a      	cmp	r2, r3
 8004b2c:	d201      	bcs.n	8004b32 <UART_Read+0x24>
	{
		count = available;
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	607b      	str	r3, [r7, #4]
	}

	// As long as we read faster than the tail is nudged, we should be fine.
	uint32_t tail = uart->rx.tail;
 8004b32:	68fa      	ldr	r2, [r7, #12]
 8004b34:	2383      	movs	r3, #131	; 0x83
 8004b36:	009b      	lsls	r3, r3, #2
 8004b38:	58d3      	ldr	r3, [r2, r3]
 8004b3a:	61fb      	str	r3, [r7, #28]
	for (uint32_t i = 0; i < count; i++)
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	61bb      	str	r3, [r7, #24]
 8004b40:	e012      	b.n	8004b68 <UART_Read+0x5a>
	{
		*data++ = uart->rx.buffer[tail];
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	1c5a      	adds	r2, r3, #1
 8004b46:	60ba      	str	r2, [r7, #8]
 8004b48:	68f8      	ldr	r0, [r7, #12]
 8004b4a:	2284      	movs	r2, #132	; 0x84
 8004b4c:	0052      	lsls	r2, r2, #1
 8004b4e:	69f9      	ldr	r1, [r7, #28]
 8004b50:	1841      	adds	r1, r0, r1
 8004b52:	188a      	adds	r2, r1, r2
 8004b54:	7812      	ldrb	r2, [r2, #0]
 8004b56:	701a      	strb	r2, [r3, #0]
		tail = UART_BFR_WRAP(tail + 1);
 8004b58:	69fb      	ldr	r3, [r7, #28]
 8004b5a:	3301      	adds	r3, #1
 8004b5c:	22ff      	movs	r2, #255	; 0xff
 8004b5e:	4013      	ands	r3, r2
 8004b60:	61fb      	str	r3, [r7, #28]
	for (uint32_t i = 0; i < count; i++)
 8004b62:	69bb      	ldr	r3, [r7, #24]
 8004b64:	3301      	adds	r3, #1
 8004b66:	61bb      	str	r3, [r7, #24]
 8004b68:	69ba      	ldr	r2, [r7, #24]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	429a      	cmp	r2, r3
 8004b6e:	d3e8      	bcc.n	8004b42 <UART_Read+0x34>
	}
	uart->rx.tail = tail;
 8004b70:	68fa      	ldr	r2, [r7, #12]
 8004b72:	2383      	movs	r3, #131	; 0x83
 8004b74:	009b      	lsls	r3, r3, #2
 8004b76:	69f9      	ldr	r1, [r7, #28]
 8004b78:	50d1      	str	r1, [r2, r3]

	return count;
 8004b7a:	687b      	ldr	r3, [r7, #4]
}
 8004b7c:	0018      	movs	r0, r3
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	b008      	add	sp, #32
 8004b82:	bd80      	pop	{r7, pc}

08004b84 <UART_ReadFlush>:
	uart->rx.tail = UART_BFR_WRAP(tail + 1);
	return b;
}

void UART_ReadFlush(UART_t * uart)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b082      	sub	sp, #8
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
	__UART_RX_DISABLE(uart);
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	2384      	movs	r3, #132	; 0x84
 8004b90:	009b      	lsls	r3, r3, #2
 8004b92:	58d3      	ldr	r3, [r2, r3]
 8004b94:	681a      	ldr	r2, [r3, #0]
 8004b96:	6879      	ldr	r1, [r7, #4]
 8004b98:	2384      	movs	r3, #132	; 0x84
 8004b9a:	009b      	lsls	r3, r3, #2
 8004b9c:	58cb      	ldr	r3, [r1, r3]
 8004b9e:	2120      	movs	r1, #32
 8004ba0:	438a      	bics	r2, r1
 8004ba2:	601a      	str	r2, [r3, #0]
	uart->rx.tail = uart->rx.head;
 8004ba4:	687a      	ldr	r2, [r7, #4]
 8004ba6:	2382      	movs	r3, #130	; 0x82
 8004ba8:	009b      	lsls	r3, r3, #2
 8004baa:	58d1      	ldr	r1, [r2, r3]
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	2383      	movs	r3, #131	; 0x83
 8004bb0:	009b      	lsls	r3, r3, #2
 8004bb2:	50d1      	str	r1, [r2, r3]
	__UART_RX_ENABLE(uart);
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	2384      	movs	r3, #132	; 0x84
 8004bb8:	009b      	lsls	r3, r3, #2
 8004bba:	58d3      	ldr	r3, [r2, r3]
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	6879      	ldr	r1, [r7, #4]
 8004bc0:	2384      	movs	r3, #132	; 0x84
 8004bc2:	009b      	lsls	r3, r3, #2
 8004bc4:	58cb      	ldr	r3, [r1, r3]
 8004bc6:	2120      	movs	r1, #32
 8004bc8:	430a      	orrs	r2, r1
 8004bca:	601a      	str	r2, [r3, #0]
}
 8004bcc:	46c0      	nop			; (mov r8, r8)
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	b002      	add	sp, #8
 8004bd2:	bd80      	pop	{r7, pc}

08004bd4 <UARTx_Init>:
/*
 * PRIVATE FUNCTIONS
 */

static void UARTx_Init(UART_t * uart)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b082      	sub	sp, #8
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
#ifdef UARTLP_GPIO
	if (uart == UART_LP)
 8004bdc:	4b0c      	ldr	r3, [pc, #48]	; (8004c10 <UARTx_Init+0x3c>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	687a      	ldr	r2, [r7, #4]
 8004be2:	429a      	cmp	r2, r3
 8004be4:	d110      	bne.n	8004c08 <UARTx_Init+0x34>
	{
		__HAL_RCC_LPUART1_CLK_ENABLE();
 8004be6:	4b0b      	ldr	r3, [pc, #44]	; (8004c14 <UARTx_Init+0x40>)
 8004be8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004bea:	4b0a      	ldr	r3, [pc, #40]	; (8004c14 <UARTx_Init+0x40>)
 8004bec:	2180      	movs	r1, #128	; 0x80
 8004bee:	02c9      	lsls	r1, r1, #11
 8004bf0:	430a      	orrs	r2, r1
 8004bf2:	639a      	str	r2, [r3, #56]	; 0x38
		GPIO_EnableAlternate(UARTLP_GPIO, UARTLP_PINS, 0, UARTLP_AF);
 8004bf4:	2380      	movs	r3, #128	; 0x80
 8004bf6:	0119      	lsls	r1, r3, #4
 8004bf8:	4807      	ldr	r0, [pc, #28]	; (8004c18 <UARTx_Init+0x44>)
 8004bfa:	2304      	movs	r3, #4
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	f7ff f91b 	bl	8003e38 <GPIO_EnableAlternate>
		HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8004c02:	201d      	movs	r0, #29
 8004c04:	f7fd fa13 	bl	800202e <HAL_NVIC_EnableIRQ>
		__HAL_RCC_USART5_CLK_ENABLE();
		GPIO_EnableAlternate(UART5_GPIO, UART5_PINS, 0, UART5_AF);
		HAL_NVIC_EnableIRQ(USART4_5_IRQn);
	}
#endif
}
 8004c08:	46c0      	nop			; (mov r8, r8)
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	b002      	add	sp, #8
 8004c0e:	bd80      	pop	{r7, pc}
 8004c10:	2000028c 	.word	0x2000028c
 8004c14:	40021000 	.word	0x40021000
 8004c18:	50000400 	.word	0x50000400

08004c1c <UARTx_Deinit>:

static void UARTx_Deinit(UART_t * uart)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b082      	sub	sp, #8
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
#ifdef UARTLP_GPIO
	if (uart == UART_LP)
 8004c24:	4b0c      	ldr	r3, [pc, #48]	; (8004c58 <UARTx_Deinit+0x3c>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	687a      	ldr	r2, [r7, #4]
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	d10f      	bne.n	8004c4e <UARTx_Deinit+0x32>
	{
		HAL_NVIC_DisableIRQ(LPUART1_IRQn);
 8004c2e:	201d      	movs	r0, #29
 8004c30:	f7fd fa0d 	bl	800204e <HAL_NVIC_DisableIRQ>
		__HAL_RCC_LPUART1_CLK_DISABLE();
 8004c34:	4b09      	ldr	r3, [pc, #36]	; (8004c5c <UARTx_Deinit+0x40>)
 8004c36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c38:	4b08      	ldr	r3, [pc, #32]	; (8004c5c <UARTx_Deinit+0x40>)
 8004c3a:	4909      	ldr	r1, [pc, #36]	; (8004c60 <UARTx_Deinit+0x44>)
 8004c3c:	400a      	ands	r2, r1
 8004c3e:	639a      	str	r2, [r3, #56]	; 0x38
		GPIO_Deinit(UARTLP_GPIO, UARTLP_PINS);
 8004c40:	2380      	movs	r3, #128	; 0x80
 8004c42:	011b      	lsls	r3, r3, #4
 8004c44:	4a07      	ldr	r2, [pc, #28]	; (8004c64 <UARTx_Deinit+0x48>)
 8004c46:	0019      	movs	r1, r3
 8004c48:	0010      	movs	r0, r2
 8004c4a:	f7ff fdf1 	bl	8004830 <GPIO_Deinit>
		HAL_NVIC_DisableIRQ(USART4_5_IRQn);
		__HAL_RCC_USART5_CLK_DISABLE();
		GPIO_Deinit(UART5_GPIO, UART5_PINS);
	}
#endif
}
 8004c4e:	46c0      	nop			; (mov r8, r8)
 8004c50:	46bd      	mov	sp, r7
 8004c52:	b002      	add	sp, #8
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	46c0      	nop			; (mov r8, r8)
 8004c58:	2000028c 	.word	0x2000028c
 8004c5c:	40021000 	.word	0x40021000
 8004c60:	fffbffff 	.word	0xfffbffff
 8004c64:	50000400 	.word	0x50000400

08004c68 <UART_IRQHandler>:
 * INTERRUPT ROUTINES
 */


void UART_IRQHandler(UART_t *uart)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b084      	sub	sp, #16
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
	uint32_t flags = uart->Instance->ISR;
 8004c70:	687a      	ldr	r2, [r7, #4]
 8004c72:	2384      	movs	r3, #132	; 0x84
 8004c74:	009b      	lsls	r3, r3, #2
 8004c76:	58d3      	ldr	r3, [r2, r3]
 8004c78:	69db      	ldr	r3, [r3, #28]
 8004c7a:	60fb      	str	r3, [r7, #12]

	if (flags & USART_ISR_RXNE)
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2220      	movs	r2, #32
 8004c80:	4013      	ands	r3, r2
 8004c82:	d032      	beq.n	8004cea <UART_IRQHandler+0x82>
	{
		// New RX data. Put it in the RX buffer.
		uart->rx.buffer[uart->rx.head] = uart->Instance->RDR;
 8004c84:	687a      	ldr	r2, [r7, #4]
 8004c86:	2384      	movs	r3, #132	; 0x84
 8004c88:	009b      	lsls	r3, r3, #2
 8004c8a:	58d3      	ldr	r3, [r2, r3]
 8004c8c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	2382      	movs	r3, #130	; 0x82
 8004c92:	009b      	lsls	r3, r3, #2
 8004c94:	58d2      	ldr	r2, [r2, r3]
 8004c96:	b2c8      	uxtb	r0, r1
 8004c98:	6879      	ldr	r1, [r7, #4]
 8004c9a:	2384      	movs	r3, #132	; 0x84
 8004c9c:	005b      	lsls	r3, r3, #1
 8004c9e:	188a      	adds	r2, r1, r2
 8004ca0:	18d3      	adds	r3, r2, r3
 8004ca2:	1c02      	adds	r2, r0, #0
 8004ca4:	701a      	strb	r2, [r3, #0]
		uart->rx.head = UART_BFR_WRAP(uart->rx.head + 1);
 8004ca6:	687a      	ldr	r2, [r7, #4]
 8004ca8:	2382      	movs	r3, #130	; 0x82
 8004caa:	009b      	lsls	r3, r3, #2
 8004cac:	58d3      	ldr	r3, [r2, r3]
 8004cae:	3301      	adds	r3, #1
 8004cb0:	22ff      	movs	r2, #255	; 0xff
 8004cb2:	4013      	ands	r3, r2
 8004cb4:	0019      	movs	r1, r3
 8004cb6:	687a      	ldr	r2, [r7, #4]
 8004cb8:	2382      	movs	r3, #130	; 0x82
 8004cba:	009b      	lsls	r3, r3, #2
 8004cbc:	50d1      	str	r1, [r2, r3]
		if (uart->rx.head == uart->rx.tail) {
 8004cbe:	687a      	ldr	r2, [r7, #4]
 8004cc0:	2382      	movs	r3, #130	; 0x82
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	58d2      	ldr	r2, [r2, r3]
 8004cc6:	6879      	ldr	r1, [r7, #4]
 8004cc8:	2383      	movs	r3, #131	; 0x83
 8004cca:	009b      	lsls	r3, r3, #2
 8004ccc:	58cb      	ldr	r3, [r1, r3]
 8004cce:	429a      	cmp	r2, r3
 8004cd0:	d10b      	bne.n	8004cea <UART_IRQHandler+0x82>
			// The head just caught up with the tail. Uh oh. Increment the tail.
			// Note, this causes flaming huge issues.
			uart->rx.tail = UART_BFR_WRAP(uart->rx.tail + 1);
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	2383      	movs	r3, #131	; 0x83
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	58d3      	ldr	r3, [r2, r3]
 8004cda:	3301      	adds	r3, #1
 8004cdc:	22ff      	movs	r2, #255	; 0xff
 8004cde:	4013      	ands	r3, r2
 8004ce0:	0019      	movs	r1, r3
 8004ce2:	687a      	ldr	r2, [r7, #4]
 8004ce4:	2383      	movs	r3, #131	; 0x83
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	50d1      	str	r1, [r2, r3]
		}
	}

	if (flags & USART_ISR_TXE)
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2280      	movs	r2, #128	; 0x80
 8004cee:	4013      	ands	r3, r2
 8004cf0:	d02e      	beq.n	8004d50 <UART_IRQHandler+0xe8>
	{
		// No byte being transmitted..
		if (uart->tx.head != uart->tx.tail)
 8004cf2:	687a      	ldr	r2, [r7, #4]
 8004cf4:	2380      	movs	r3, #128	; 0x80
 8004cf6:	005b      	lsls	r3, r3, #1
 8004cf8:	58d2      	ldr	r2, [r2, r3]
 8004cfa:	6879      	ldr	r1, [r7, #4]
 8004cfc:	2382      	movs	r3, #130	; 0x82
 8004cfe:	005b      	lsls	r3, r3, #1
 8004d00:	58cb      	ldr	r3, [r1, r3]
 8004d02:	429a      	cmp	r2, r3
 8004d04:	d018      	beq.n	8004d38 <UART_IRQHandler+0xd0>
		{
			// Send a byte out.
			uart->Instance->TDR = uart->tx.buffer[uart->tx.tail];
 8004d06:	687a      	ldr	r2, [r7, #4]
 8004d08:	2382      	movs	r3, #130	; 0x82
 8004d0a:	005b      	lsls	r3, r3, #1
 8004d0c:	58d3      	ldr	r3, [r2, r3]
 8004d0e:	687a      	ldr	r2, [r7, #4]
 8004d10:	5cd1      	ldrb	r1, [r2, r3]
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	2384      	movs	r3, #132	; 0x84
 8004d16:	009b      	lsls	r3, r3, #2
 8004d18:	58d3      	ldr	r3, [r2, r3]
 8004d1a:	000a      	movs	r2, r1
 8004d1c:	629a      	str	r2, [r3, #40]	; 0x28
			uart->tx.tail = UART_BFR_WRAP(uart->tx.tail + 1);
 8004d1e:	687a      	ldr	r2, [r7, #4]
 8004d20:	2382      	movs	r3, #130	; 0x82
 8004d22:	005b      	lsls	r3, r3, #1
 8004d24:	58d3      	ldr	r3, [r2, r3]
 8004d26:	3301      	adds	r3, #1
 8004d28:	22ff      	movs	r2, #255	; 0xff
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	0019      	movs	r1, r3
 8004d2e:	687a      	ldr	r2, [r7, #4]
 8004d30:	2382      	movs	r3, #130	; 0x82
 8004d32:	005b      	lsls	r3, r3, #1
 8004d34:	50d1      	str	r1, [r2, r3]
 8004d36:	e00b      	b.n	8004d50 <UART_IRQHandler+0xe8>
		}
		else
		{
			// Tail caught up with head: no bytes remain.
			// Disable the TX IRQ.
			__UART_TX_DISABLE(uart);
 8004d38:	687a      	ldr	r2, [r7, #4]
 8004d3a:	2384      	movs	r3, #132	; 0x84
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	58d3      	ldr	r3, [r2, r3]
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	6879      	ldr	r1, [r7, #4]
 8004d44:	2384      	movs	r3, #132	; 0x84
 8004d46:	009b      	lsls	r3, r3, #2
 8004d48:	58cb      	ldr	r3, [r1, r3]
 8004d4a:	2180      	movs	r1, #128	; 0x80
 8004d4c:	438a      	bics	r2, r1
 8004d4e:	601a      	str	r2, [r3, #0]
		}
	}

	if (flags & (USART_ISR_ORE | USART_ISR_PE | USART_ISR_NE | USART_ISR_FE))
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	220f      	movs	r2, #15
 8004d54:	4013      	ands	r3, r2
 8004d56:	d00b      	beq.n	8004d70 <UART_IRQHandler+0x108>
	{
		__UART_CLEAR_FLAGS(uart, (UART_CLEAR_PEF | UART_CLEAR_FEF | UART_CLEAR_NEF | UART_CLEAR_OREF));
 8004d58:	687a      	ldr	r2, [r7, #4]
 8004d5a:	2384      	movs	r3, #132	; 0x84
 8004d5c:	009b      	lsls	r3, r3, #2
 8004d5e:	58d3      	ldr	r3, [r2, r3]
 8004d60:	6a1a      	ldr	r2, [r3, #32]
 8004d62:	6879      	ldr	r1, [r7, #4]
 8004d64:	2384      	movs	r3, #132	; 0x84
 8004d66:	009b      	lsls	r3, r3, #2
 8004d68:	58cb      	ldr	r3, [r1, r3]
 8004d6a:	210f      	movs	r1, #15
 8004d6c:	430a      	orrs	r2, r1
 8004d6e:	621a      	str	r2, [r3, #32]
	}
}
 8004d70:	46c0      	nop			; (mov r8, r8)
 8004d72:	46bd      	mov	sp, r7
 8004d74:	b004      	add	sp, #16
 8004d76:	bd80      	pop	{r7, pc}

08004d78 <LPUART1_IRQHandler>:


#ifdef UARTLP_GPIO
void LPUART1_IRQHandler(void)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	af00      	add	r7, sp, #0
	UART_IRQHandler(UART_LP);
 8004d7c:	4b03      	ldr	r3, [pc, #12]	; (8004d8c <LPUART1_IRQHandler+0x14>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	0018      	movs	r0, r3
 8004d82:	f7ff ff71 	bl	8004c68 <UART_IRQHandler>
}
 8004d86:	46c0      	nop			; (mov r8, r8)
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	2000028c 	.word	0x2000028c

08004d90 <CLK_GetHCLKFreq>:
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	af00      	add	r7, sp, #0
	return CLK_SYSCLK_FREQ;
 8004d94:	4b01      	ldr	r3, [pc, #4]	; (8004d9c <CLK_GetHCLKFreq+0xc>)
}
 8004d96:	0018      	movs	r0, r3
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}
 8004d9c:	01e84800 	.word	0x01e84800

08004da0 <US_Delay>:
}

#else //US_ENABLE

void __attribute__((optimize("-Os"))) US_Delay(uint32_t us)
{
 8004da0:	b513      	push	{r0, r1, r4, lr}
 8004da2:	0004      	movs	r4, r0
	// -Os will generate a straight forward output.
	// 11225 is our tuned factor.
	volatile uint32_t i = (us * (CLK_GetHCLKFreq() >> 10)) / 11225;
 8004da4:	f7ff fff4 	bl	8004d90 <CLK_GetHCLKFreq>
 8004da8:	0a80      	lsrs	r0, r0, #10
 8004daa:	4360      	muls	r0, r4
 8004dac:	4904      	ldr	r1, [pc, #16]	; (8004dc0 <US_Delay+0x20>)
 8004dae:	f7fb f9ab 	bl	8000108 <__udivsi3>
 8004db2:	9001      	str	r0, [sp, #4]
	while(i--);
 8004db4:	9b01      	ldr	r3, [sp, #4]
 8004db6:	1e5a      	subs	r2, r3, #1
 8004db8:	9201      	str	r2, [sp, #4]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d1fa      	bne.n	8004db4 <US_Delay+0x14>
}
 8004dbe:	bd13      	pop	{r0, r1, r4, pc}
 8004dc0:	00002bd9 	.word	0x00002bd9

08004dc4 <__libc_init_array>:
 8004dc4:	b570      	push	{r4, r5, r6, lr}
 8004dc6:	2600      	movs	r6, #0
 8004dc8:	4d0c      	ldr	r5, [pc, #48]	; (8004dfc <__libc_init_array+0x38>)
 8004dca:	4c0d      	ldr	r4, [pc, #52]	; (8004e00 <__libc_init_array+0x3c>)
 8004dcc:	1b64      	subs	r4, r4, r5
 8004dce:	10a4      	asrs	r4, r4, #2
 8004dd0:	42a6      	cmp	r6, r4
 8004dd2:	d109      	bne.n	8004de8 <__libc_init_array+0x24>
 8004dd4:	2600      	movs	r6, #0
 8004dd6:	f000 f82b 	bl	8004e30 <_init>
 8004dda:	4d0a      	ldr	r5, [pc, #40]	; (8004e04 <__libc_init_array+0x40>)
 8004ddc:	4c0a      	ldr	r4, [pc, #40]	; (8004e08 <__libc_init_array+0x44>)
 8004dde:	1b64      	subs	r4, r4, r5
 8004de0:	10a4      	asrs	r4, r4, #2
 8004de2:	42a6      	cmp	r6, r4
 8004de4:	d105      	bne.n	8004df2 <__libc_init_array+0x2e>
 8004de6:	bd70      	pop	{r4, r5, r6, pc}
 8004de8:	00b3      	lsls	r3, r6, #2
 8004dea:	58eb      	ldr	r3, [r5, r3]
 8004dec:	4798      	blx	r3
 8004dee:	3601      	adds	r6, #1
 8004df0:	e7ee      	b.n	8004dd0 <__libc_init_array+0xc>
 8004df2:	00b3      	lsls	r3, r6, #2
 8004df4:	58eb      	ldr	r3, [r5, r3]
 8004df6:	4798      	blx	r3
 8004df8:	3601      	adds	r6, #1
 8004dfa:	e7f2      	b.n	8004de2 <__libc_init_array+0x1e>
 8004dfc:	08004e50 	.word	0x08004e50
 8004e00:	08004e50 	.word	0x08004e50
 8004e04:	08004e50 	.word	0x08004e50
 8004e08:	08004e54 	.word	0x08004e54

08004e0c <memcpy>:
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	b510      	push	{r4, lr}
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d100      	bne.n	8004e16 <memcpy+0xa>
 8004e14:	bd10      	pop	{r4, pc}
 8004e16:	5ccc      	ldrb	r4, [r1, r3]
 8004e18:	54c4      	strb	r4, [r0, r3]
 8004e1a:	3301      	adds	r3, #1
 8004e1c:	e7f8      	b.n	8004e10 <memcpy+0x4>

08004e1e <memset>:
 8004e1e:	0003      	movs	r3, r0
 8004e20:	1882      	adds	r2, r0, r2
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d100      	bne.n	8004e28 <memset+0xa>
 8004e26:	4770      	bx	lr
 8004e28:	7019      	strb	r1, [r3, #0]
 8004e2a:	3301      	adds	r3, #1
 8004e2c:	e7f9      	b.n	8004e22 <memset+0x4>
	...

08004e30 <_init>:
 8004e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e32:	46c0      	nop			; (mov r8, r8)
 8004e34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e36:	bc08      	pop	{r3}
 8004e38:	469e      	mov	lr, r3
 8004e3a:	4770      	bx	lr

08004e3c <_fini>:
 8004e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e3e:	46c0      	nop			; (mov r8, r8)
 8004e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e42:	bc08      	pop	{r3}
 8004e44:	469e      	mov	lr, r3
 8004e46:	4770      	bx	lr
