/* FlexCAN.c              (c) 2016 NXP
 * Descriptions: S32K144 CAN 2.0 A/B example..
 * 2016 Jul 16 S. Mihalik: Initial version
 * 2016 Sep 12 SM: Updated with SBC init, Node A - B communication
 * 2016 Oct 31 SM: Updated for new header symbols for PCCn
 * 2017 Jul 03 SM: Removed code for 33903 on obsolete EVB
 */
//test

#include "S32K144.h" /* include peripheral declarations S32K144 */
#include "FlexCAN.h"

uint32_t  RxCODE;              /* Received message buffer code */
uint32_t  RxID;                /* Received message ID */
uint32_t  RxLENGTH;            /* Recieved message number of data bytes */
uint32_t  RxTIMESTAMP;         /* Received message time */

void FLEXCAN0_init(void) {
#define MSG_BUF_SIZE  4    /* Msg Buffer Size. (CAN 2.0AB: 2 hdr +  2 data= 4 words) */
	uint32_t   i=0;

	PCC->PCCn[PCC_FlexCAN0_INDEX] |= PCC_PCCn_CGC_MASK; /* CGC=1: enable clock to FlexCAN0 */
	CAN0->MCR |= CAN_MCR_MDIS_MASK;         /* MDIS=1: Disable module before selecting clock */
	CAN0->CTRL1 &= ~CAN_CTRL1_CLKSRC_MASK;  /* CLKSRC=0: Clock Source = oscillator (8 MHz) */
	CAN0->MCR &= ~CAN_MCR_MDIS_MASK;        /* MDIS=0; Enable module config. (Sets FRZ, HALT)*/
	while (!((CAN0->MCR & CAN_MCR_FRZACK_MASK) >> CAN_MCR_FRZACK_SHIFT))  {}
	/* Good practice: wait for FRZACK=1 on freeze mode entry/exit */
	CAN0->CTRL1 = 0x00DB0006; /* Configure for 500 KHz bit time */
	/* Time quanta freq = 16 time quanta x 500 KHz bit time= 8MHz */
	/* PRESDIV+1 = Fclksrc/Ftq = 8 MHz/8 MHz = 1 */
	/*    so PRESDIV = 0 */
	/* PSEG2 = Phase_Seg2 - 1 = 4 - 1 = 3 */
	/* PSEG1 = PSEG2 = 3 */
	/* PROPSEG= Prop_Seg - 1 = 7 - 1 = 6 */
	/* RJW: since Phase_Seg2 >=4, RJW+1=4 so RJW=3. */
	/* SMP = 1: use 3 bits per CAN sample */
	/* CLKSRC=0 (unchanged): Fcanclk= Fosc= 8 MHz */
	for(i=0; i<128; i++ ) {   /* CAN0: clear 32 msg bufs x 4 words/msg buf = 128 words*/
		CAN0->RAMn[i] = 0;      /* Clear msg buf word */
	}
	for(i=0; i<16; i++ ) {          /* In FRZ mode, init CAN0 16 msg buf filters */
		CAN0->RXIMR[i] = 0xFFFFFFFF;  /* Check all ID bits for incoming messages */
	}
	CAN0->RXMGMASK = 0x1FFFFFFF;  /* Global acceptance mask: check all ID bits */

  CAN0->RAMn[ 0*MSG_BUF_SIZE + 0] = 0x04000000; /* Msg Buf 4, word 0: Enable for reception */
	/* EDL,BRS,ESI=0: CANFD not used */
	/* CODE=4: MB set to RX inactive */
	/* IDE=0: Standard ID */
	/* SRR, RTR, TIME STAMP = 0: not applicable */
	/* Node A receives msg with std ID 0x511 */
	CAN0->RAMn[ 0*MSG_BUF_SIZE + 1] = (0x05<<2)<<16; /* Msg Buf 4, word 1: Standard ID = 0x511 */

  CAN0->RAMn[ 1*MSG_BUF_SIZE + 0] = 0x04000000; /* Msg Buf 4, word 0: Enable for reception */
	/* EDL,BRS,ESI=0: CANFD not used */
	/* CODE=4: MB set to RX inactive */
	/* IDE=0: Standard ID */
	/* SRR, RTR, TIME STAMP = 0: not applicable */
	/* Node A receives msg with std ID 0x511 */
	CAN0->RAMn[ 1*MSG_BUF_SIZE + 1] = (0x04<<2)<<16; /* Msg Buf 4, word 1: Standard ID = 0x511 */

  CAN0->RAMn[ 2*MSG_BUF_SIZE + 0] = 0x04000000; /* Msg Buf 4, word 0: Enable for reception */
	/* EDL,BRS,ESI=0: CANFD not used */
	/* CODE=4: MB set to RX inactive */
	/* IDE=0: Standard ID */
	/* SRR, RTR, TIME STAMP = 0: not applicable */
	/* Node A receives msg with std ID 0x511 */
	CAN0->RAMn[ 2*MSG_BUF_SIZE + 1] = (0x03<<2)<<16; /* Msg Buf 4, word 1: Standard ID = 0x511 */

  CAN0->RAMn[ 3*MSG_BUF_SIZE + 0] = 0x04000000; /* Msg Buf 1, word 0: Enable for reception */
	/* EDL,BRS,ESI=0: CANFD not used */
	/* CODE=4: MB set to RX inactive */
	/* IDE=0: Standard ID */
	/* SRR, RTR, TIME STAMP = 0: not applicable */

	CAN0->RAMn[ 3*MSG_BUF_SIZE + 1] = (0x02<<2)<<16; /* Msg Buf 1, word 1: Standard ID = 0x320 */

  CAN0->RAMn[ 4*MSG_BUF_SIZE + 0] = 0x04000000; /* Msg Buf 4, word 0: Enable for reception */
	/* EDL,BRS,ESI=0: CANFD not used */
	/* CODE=4: MB set to RX inactive */
	/* IDE=0: Standard ID */
	/* SRR, RTR, TIME STAMP = 0: not applicable */
	/* Node A receives msg with std ID 0x511 */
	CAN0->RAMn[ 4*MSG_BUF_SIZE + 1] = (0x01<<2)<<16; /* Msg Buf 4, word 1: Standard ID = 0x511 */
	//= (0x01<<2)<<16;


	/* PRIO = 0: CANFD not used */
	CAN0->MCR = 0x0000001F;       /* Negate FlexCAN 1 halt state for 32 MBs */
	while ((CAN0->MCR && CAN_MCR_FRZACK_MASK) >> CAN_MCR_FRZACK_SHIFT)  {}
	/* Good practice: wait for FRZACK to clear (not in freeze mode) */
	while ((CAN0->MCR && CAN_MCR_NOTRDY_MASK) >> CAN_MCR_NOTRDY_SHIFT)  {}
	/* Good practice: wait for NOTRDY to clear (module ready)  */
}

void FLEXCAN0_transmit_msg(const uint8_t can_mb, const uint32_t CAN_Id, uint32_t *TxDATA) { /* Assumption:  Message buffer CODE is INACTIVE */
	CAN0->IFLAG1 = (0x00000001 << can_mb);       /* Clear CAN can_mb MB  flag without clearing others*/

	CAN0->RAMn[ can_mb*MSG_BUF_SIZE + 2] = TxDATA[0]; /* MB word 2: data word 0 */
	CAN0->RAMn[ can_mb*MSG_BUF_SIZE + 3] = TxDATA[1]; /* MB word 3: data word 1 */

	CAN0->RAMn[ can_mb*MSG_BUF_SIZE + 1] = CAN_Id;

	CAN0->RAMn[ can_mb*MSG_BUF_SIZE + 0] = 0x0C400000 | 8 <<CAN_WMBn_CS_DLC_SHIFT; /* MB0 word 0: */
	/* EDL,BRS,ESI=0: CANFD not used */
	/* CODE=0xC: Activate msg buf to transmit */
	/* IDE=0: Standard ID */
	/* SRR=1 Tx frame (not req'd for std ID) */
	/* RTR = 0: data, not remote tx request frame*/
	/* DLC = 8 bytes */
}

void FLEXCAN0_receive_msg(const uint8_t can_mb, uint32_t  *RxDATA ) {  /* Receive msg from msg buffer set in the parameter */
	uint8_t j;
	uint32_t dummy;

	RxCODE   = (CAN0->RAMn[ can_mb*MSG_BUF_SIZE + 0] & 0x07000000) >> 24;  /* Read CODE field */
	RxID     = (CAN0->RAMn[ can_mb*MSG_BUF_SIZE + 1] & CAN_WMBn_ID_ID_MASK)  >> CAN_WMBn_ID_ID_SHIFT ;
	RxLENGTH = (CAN0->RAMn[ can_mb*MSG_BUF_SIZE + 0] & CAN_WMBn_CS_DLC_MASK) >> CAN_WMBn_CS_DLC_SHIFT;
	for (j=0; j<2; j++) {  /* Read two words of data (8 bytes) */
		RxDATA[j] = CAN0->RAMn[ can_mb*MSG_BUF_SIZE + 2 + j];
	}
	RxTIMESTAMP = (CAN0->RAMn[ 0*MSG_BUF_SIZE + 0] & 0x000FFFF);
	dummy = CAN0->TIMER;             /* Read TIMER to unlock message buffers */
	CAN0->IFLAG1 = (0x00000001 << can_mb);       /* Clear CAN 0 MB 4 flag without clearing others*/
}
