{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574751748992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574751749012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 01:02:28 2019 " "Processing started: Tue Nov 26 01:02:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574751749012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751749012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751749012 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574751750199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574751750199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch-Behavioral " "Found design unit 1: branch-Behavioral" {  } { { "branch.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/branch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751766927 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "branch.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/branch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751766927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751766927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ccr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ccr-Behavioral " "Found design unit 1: ccr-Behavioral" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751766934 ""} { "Info" "ISGN_ENTITY_NAME" "1 ccr " "Found entity 1: ccr" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751766934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751766934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_regw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco_regw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco_regw-Behavioral " "Found design unit 1: deco_regw-Behavioral" {  } { { "deco_regw.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/deco_regw.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751766934 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco_regw " "Found entity 1: deco_regw" {  } { { "deco_regw.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/deco_regw.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751766934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751766934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-Behavioral " "Found design unit 1: divisor-Behavioral" {  } { { "divisor.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/divisor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751766950 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/divisor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751766950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751766950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext_signo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ext_signo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ext_signo-Behavioral " "Found design unit 1: ext_signo-Behavioral" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751766950 ""} { "Info" "ISGN_ENTITY_NAME" "1 ext_signo " "Found entity 1: ext_signo" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751766950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751766950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-Behavioral " "Found design unit 1: incrementador-Behavioral" {  } { { "incrementador.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/incrementador.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751766965 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/incrementador.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751766965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751766965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_datos-Behavioral " "Found design unit 1: memoria_datos-Behavioral" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751766965 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_datos " "Found entity 1: memoria_datos" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751766965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751766965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_inst-Behavioral " "Found design unit 1: memoria_inst-Behavioral" {  } { { "memoria_inst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_inst.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751766965 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_inst " "Found entity 1: memoria_inst" {  } { { "memoria_inst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_inst.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751766965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751766965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_1-Behavioral " "Found design unit 1: mux_1-Behavioral" {  } { { "mux_1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751766981 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1 " "Found entity 1: mux_1" {  } { { "mux_1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751766981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751766981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_detencion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_detencion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_detencion-Behavioral " "Found design unit 1: mux_detencion-Behavioral" {  } { { "mux_detencion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_detencion.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751766981 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_detencion " "Found entity 1: mux_detencion" {  } { { "mux_detencion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_detencion.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751766981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751766981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_dir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_dir-Behavioral " "Found design unit 1: mux_dir-Behavioral" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751766996 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_dir " "Found entity 1: mux_dir" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751766996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751766996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dirw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_dirw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_dirw-Behavioral " "Found design unit 1: mux_dirw-Behavioral" {  } { { "mux_dirw.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dirw.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751766996 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_dirw " "Found entity 1: mux_dirw" {  } { { "mux_dirw.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dirw.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751766996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751766996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_pc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_pc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_pc-Behavioral " "Found design unit 1: mux_pc-Behavioral" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767012 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_pc " "Found entity 1: mux_pc" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_regs-Behavioral " "Found design unit 1: mux_regs-Behavioral" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767012 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_regs " "Found entity 1: mux_regs" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_result.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_result.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_result-Behavioral " "Found design unit 1: mux_result-Behavioral" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767034 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_result " "Found entity 1: mux_result" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_src.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_src.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_src-Behavioral " "Found design unit 1: mux_src-Behavioral" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767034 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_src " "Found entity 1: mux_src" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_acoplo_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_acoplo_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_acoplo_3-Behavioral " "Found design unit 1: reg_acoplo_3-Behavioral" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767034 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_acoplo_3 " "Found entity 1: reg_acoplo_3" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_acoplo_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_acoplo_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_acoplo_4-Behavioral " "Found design unit 1: reg_acoplo_4-Behavioral" {  } { { "reg_acoplo_4.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767050 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_acoplo_4 " "Found entity 1: reg_acoplo_4" {  } { { "reg_acoplo_4.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_1-Behavioral " "Found design unit 1: registro_1-Behavioral" {  } { { "registro_1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registro_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767050 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_1 " "Found entity 1: registro_1" {  } { { "registro_1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registro_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_esp.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registro_esp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_esp-Behavioral " "Found design unit 1: registro_esp-Behavioral" {  } { { "registro_esp.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registro_esp.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767065 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_esp " "Found entity 1: registro_esp" {  } { { "registro_esp.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registro_esp.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_inst-Behavioral " "Found design unit 1: registro_inst-Behavioral" {  } { { "registro_inst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registro_inst.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767065 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_inst " "Found entity 1: registro_inst" {  } { { "registro_inst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registro_inst.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_pc-Behavioral " "Found design unit 1: registro_pc-Behavioral" {  } { { "registro_pc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registro_pc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767081 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_pc " "Found entity 1: registro_pc" {  } { { "registro_pc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registro_pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-Behavioral " "Found design unit 1: sumador-Behavioral" {  } { { "sumador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/sumador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767081 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/sumador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_control-Behavioral " "Found design unit 1: u_control-Behavioral" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767097 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_control " "Found entity 1: u_control" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_detencion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_detencion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_detencion-Behavioral " "Found design unit 1: u_detencion-Behavioral" {  } { { "u_detencion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_detencion.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767097 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_detencion " "Found entity 1: u_detencion" {  } { { "u_detencion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_detencion.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upa-Behavioral " "Found design unit 1: upa-Behavioral" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767112 ""} { "Info" "ISGN_ENTITY_NAME" "1 upa " "Found entity 1: upa" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etapa1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file etapa1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 etapa1 " "Found entity 1: etapa1" {  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etapa2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file etapa2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 etapa2 " "Found entity 1: etapa2" {  } { { "etapa2.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etapa3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file etapa3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 etapa3 " "Found entity 1: etapa3" {  } { { "etapa3.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registros.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registros.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registros " "Found entity 1: registros" {  } { { "registros.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registros.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_anticipacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_anticipacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_anticipacion-Behavioral " "Found design unit 1: u_anticipacion-Behavioral" {  } { { "u_anticipacion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_anticipacion.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767150 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_anticipacion " "Found entity 1: u_anticipacion" {  } { { "u_anticipacion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_anticipacion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/sensa_boton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/sensa_boton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensa_boton-Behavioral " "Found design unit 1: sensa_boton-Behavioral" {  } { { "output_files/sensa_boton.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/output_files/sensa_boton.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767166 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensa_boton " "Found entity 1: sensa_boton" {  } { { "output_files/sensa_boton.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/output_files/sensa_boton.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodisp_regcontent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodisp_regcontent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoDisp_regContent-Behavioral " "Found design unit 1: decoDisp_regContent-Behavioral" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/decoDisp_regContent.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767166 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoDisp_regContent " "Found entity 1: decoDisp_regContent" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/decoDisp_regContent.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodisp_instr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodisp_instr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoDisp_Instr-Behavioral " "Found design unit 1: decoDisp_Instr-Behavioral" {  } { { "decoDisp_Instr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/decoDisp_Instr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767181 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoDisp_Instr " "Found entity 1: decoDisp_Instr" {  } { { "decoDisp_Instr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/decoDisp_Instr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767181 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipeline " "Elaborating entity \"pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574751767328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etapa3 etapa3:inst2 " "Elaborating entity \"etapa3\" for hierarchy \"etapa3:inst2\"" {  } { { "pipeline.bdf" "inst2" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 304 1320 1544 624 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_1 etapa3:inst2\|registro_1:inst100 " "Elaborating entity \"registro_1\" for hierarchy \"etapa3:inst2\|registro_1:inst100\"" {  } { { "etapa3.bdf" "inst100" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 384 1304 1496 496 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch etapa3:inst2\|branch:inst4 " "Elaborating entity \"branch\" for hierarchy \"etapa3:inst2\|branch:inst4\"" {  } { { "etapa3.bdf" "inst4" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 336 1032 1216 480 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "branch branch.vhd(18) " "VHDL Process Statement warning at branch.vhd(18): inferring latch(es) for signal or variable \"branch\", which holds its previous value in one or more paths through the process" {  } { { "branch.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/branch.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|branch:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch branch.vhd(18) " "Inferred latch for \"branch\" at branch.vhd(18)" {  } { { "branch.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/branch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|branch:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccr etapa3:inst2\|ccr:inst3 " "Elaborating entity \"ccr\" for hierarchy \"etapa3:inst2\|ccr:inst3\"" {  } { { "etapa3.bdf" "inst3" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 352 744 904 528 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ni ccr.vhd(30) " "VHDL Process Statement warning at ccr.vhd(30): inferring latch(es) for signal or variable \"ni\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zi ccr.vhd(30) " "VHDL Process Statement warning at ccr.vhd(30): inferring latch(es) for signal or variable \"zi\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vi ccr.vhd(30) " "VHDL Process Statement warning at ccr.vhd(30): inferring latch(es) for signal or variable \"vi\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ci ccr.vhd(30) " "VHDL Process Statement warning at ccr.vhd(30): inferring latch(es) for signal or variable \"ci\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hi ccr.vhd(30) " "VHDL Process Statement warning at ccr.vhd(30): inferring latch(es) for signal or variable \"hi\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ii ccr.vhd(30) " "VHDL Process Statement warning at ccr.vhd(30): inferring latch(es) for signal or variable \"ii\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ii ccr.vhd(30) " "Inferred latch for \"ii\" at ccr.vhd(30)" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi ccr.vhd(30) " "Inferred latch for \"hi\" at ccr.vhd(30)" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ci ccr.vhd(30) " "Inferred latch for \"ci\" at ccr.vhd(30)" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vi ccr.vhd(30) " "Inferred latch for \"vi\" at ccr.vhd(30)" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zi ccr.vhd(30) " "Inferred latch for \"zi\" at ccr.vhd(30)" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ni ccr.vhd(30) " "Inferred latch for \"ni\" at ccr.vhd(30)" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upa etapa3:inst2\|upa:inst " "Elaborating entity \"upa\" for hierarchy \"etapa3:inst2\|upa:inst\"" {  } { { "etapa3.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 128 400 584 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opres upa.vhd(23) " "VHDL Process Statement warning at upa.vhd(23): inferring latch(es) for signal or variable \"opres\", which holds its previous value in one or more paths through the process" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[0\] upa.vhd(23) " "Inferred latch for \"opres\[0\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[1\] upa.vhd(23) " "Inferred latch for \"opres\[1\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[2\] upa.vhd(23) " "Inferred latch for \"opres\[2\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[3\] upa.vhd(23) " "Inferred latch for \"opres\[3\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[4\] upa.vhd(23) " "Inferred latch for \"opres\[4\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[5\] upa.vhd(23) " "Inferred latch for \"opres\[5\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[6\] upa.vhd(23) " "Inferred latch for \"opres\[6\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[7\] upa.vhd(23) " "Inferred latch for \"opres\[7\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[8\] upa.vhd(23) " "Inferred latch for \"opres\[8\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[9\] upa.vhd(23) " "Inferred latch for \"opres\[9\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[10\] upa.vhd(23) " "Inferred latch for \"opres\[10\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[11\] upa.vhd(23) " "Inferred latch for \"opres\[11\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[12\] upa.vhd(23) " "Inferred latch for \"opres\[12\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[13\] upa.vhd(23) " "Inferred latch for \"opres\[13\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[14\] upa.vhd(23) " "Inferred latch for \"opres\[14\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[15\] upa.vhd(23) " "Inferred latch for \"opres\[15\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[16\] upa.vhd(23) " "Inferred latch for \"opres\[16\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767366 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1 etapa3:inst2\|mux_1:inst1 " "Elaborating entity \"mux_1\" for hierarchy \"etapa3:inst2\|mux_1:inst1\"" {  } { { "etapa3.bdf" "inst1" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 392 192 312 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767382 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sal mux_1.vhd(13) " "VHDL Process Statement warning at mux_1.vhd(13): inferring latch(es) for signal or variable \"sal\", which holds its previous value in one or more paths through the process" {  } { { "mux_1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_1.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767382 "|pipeline|etapa3:inst2|mux_1:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal mux_1.vhd(13) " "Inferred latch for \"sal\" at mux_1.vhd(13)" {  } { { "mux_1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767382 "|pipeline|etapa3:inst2|mux_1:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX etapa3:inst2\|BUSMUX:inst8 " "Elaborating entity \"BUSMUX\" for hierarchy \"etapa3:inst2\|BUSMUX:inst8\"" {  } { { "etapa3.bdf" "inst8" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 80 24 136 168 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "etapa3:inst2\|BUSMUX:inst8 " "Elaborated megafunction instantiation \"etapa3:inst2\|BUSMUX:inst8\"" {  } { { "etapa3.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 80 24 136 168 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "etapa3:inst2\|BUSMUX:inst8 " "Instantiated megafunction \"etapa3:inst2\|BUSMUX:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574751767435 ""}  } { { "etapa3.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 80 24 136 168 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574751767435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux etapa3:inst2\|BUSMUX:inst8\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"etapa3:inst2\|BUSMUX:inst8\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767536 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "etapa3:inst2\|BUSMUX:inst8\|lpm_mux:\$00000 etapa3:inst2\|BUSMUX:inst8 " "Elaborated megafunction instantiation \"etapa3:inst2\|BUSMUX:inst8\|lpm_mux:\$00000\", which is child of megafunction instantiation \"etapa3:inst2\|BUSMUX:inst8\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "etapa3.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 80 24 136 168 "inst8" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j7c " "Found entity 1: mux_j7c" {  } { { "db/mux_j7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/db/mux_j7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751767629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j7c etapa3:inst2\|BUSMUX:inst8\|lpm_mux:\$00000\|mux_j7c:auto_generated " "Elaborating entity \"mux_j7c\" for hierarchy \"etapa3:inst2\|BUSMUX:inst8\|lpm_mux:\$00000\|mux_j7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u_anticipacion etapa3:inst2\|u_anticipacion:inst7 " "Elaborating entity \"u_anticipacion\" for hierarchy \"etapa3:inst2\|u_anticipacion:inst7\"" {  } { { "etapa3.bdf" "inst7" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 128 -272 -80 208 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_acoplo_4 etapa3:inst2\|reg_acoplo_4:inst107 " "Elaborating entity \"reg_acoplo_4\" for hierarchy \"etapa3:inst2\|reg_acoplo_4:inst107\"" {  } { { "etapa3.bdf" "inst107" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 1168 1304 1512 1312 "inst107" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_pc etapa3:inst2\|registro_pc:inst6 " "Elaborating entity \"registro_pc\" for hierarchy \"etapa3:inst2\|registro_pc:inst6\"" {  } { { "etapa3.bdf" "inst6" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 272 1304 1544 384 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_result etapa3:inst2\|mux_result:inst2 " "Elaborating entity \"mux_result\" for hierarchy \"etapa3:inst2\|mux_result:inst2\"" {  } { { "etapa3.bdf" "inst2" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 192 976 1176 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dirw mux_result.vhd(16) " "VHDL Process Statement warning at mux_result.vhd(16): inferring latch(es) for signal or variable \"dirw\", which holds its previous value in one or more paths through the process" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "datow mux_result.vhd(16) " "VHDL Process Statement warning at mux_result.vhd(16): inferring latch(es) for signal or variable \"datow\", which holds its previous value in one or more paths through the process" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[0\] mux_result.vhd(16) " "Inferred latch for \"datow\[0\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[1\] mux_result.vhd(16) " "Inferred latch for \"datow\[1\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[2\] mux_result.vhd(16) " "Inferred latch for \"datow\[2\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[3\] mux_result.vhd(16) " "Inferred latch for \"datow\[3\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[4\] mux_result.vhd(16) " "Inferred latch for \"datow\[4\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[5\] mux_result.vhd(16) " "Inferred latch for \"datow\[5\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[6\] mux_result.vhd(16) " "Inferred latch for \"datow\[6\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[7\] mux_result.vhd(16) " "Inferred latch for \"datow\[7\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[8\] mux_result.vhd(16) " "Inferred latch for \"datow\[8\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[9\] mux_result.vhd(16) " "Inferred latch for \"datow\[9\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[10\] mux_result.vhd(16) " "Inferred latch for \"datow\[10\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[11\] mux_result.vhd(16) " "Inferred latch for \"datow\[11\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[12\] mux_result.vhd(16) " "Inferred latch for \"datow\[12\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[13\] mux_result.vhd(16) " "Inferred latch for \"datow\[13\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[14\] mux_result.vhd(16) " "Inferred latch for \"datow\[14\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[15\] mux_result.vhd(16) " "Inferred latch for \"datow\[15\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[0\] mux_result.vhd(16) " "Inferred latch for \"dirw\[0\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[1\] mux_result.vhd(16) " "Inferred latch for \"dirw\[1\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[2\] mux_result.vhd(16) " "Inferred latch for \"dirw\[2\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[3\] mux_result.vhd(16) " "Inferred latch for \"dirw\[3\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[4\] mux_result.vhd(16) " "Inferred latch for \"dirw\[4\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[5\] mux_result.vhd(16) " "Inferred latch for \"dirw\[5\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[6\] mux_result.vhd(16) " "Inferred latch for \"dirw\[6\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[7\] mux_result.vhd(16) " "Inferred latch for \"dirw\[7\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[8\] mux_result.vhd(16) " "Inferred latch for \"dirw\[8\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[9\] mux_result.vhd(16) " "Inferred latch for \"dirw\[9\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[10\] mux_result.vhd(16) " "Inferred latch for \"dirw\[10\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[11\] mux_result.vhd(16) " "Inferred latch for \"dirw\[11\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[12\] mux_result.vhd(16) " "Inferred latch for \"dirw\[12\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[13\] mux_result.vhd(16) " "Inferred latch for \"dirw\[13\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[14\] mux_result.vhd(16) " "Inferred latch for \"dirw\[14\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[15\] mux_result.vhd(16) " "Inferred latch for \"dirw\[15\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767683 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensa_boton sensa_boton:inst7 " "Elaborating entity \"sensa_boton\" for hierarchy \"sensa_boton:inst7\"" {  } { { "pipeline.bdf" "inst7" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 272 -296 -96 352 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767736 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK sensa_boton.vhd(21) " "VHDL Process Statement warning at sensa_boton.vhd(21): signal \"CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/sensa_boton.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/output_files/sensa_boton.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574751767752 "|pipeline|sensa_boton:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etapa2 etapa2:inst3 " "Elaborating entity \"etapa2\" for hierarchy \"etapa2:inst3\"" {  } { { "pipeline.bdf" "inst3" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 224 760 992 640 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_acoplo_3 etapa2:inst3\|reg_acoplo_3:inst10 " "Elaborating entity \"reg_acoplo_3\" for hierarchy \"etapa2:inst3\|reg_acoplo_3:inst10\"" {  } { { "etapa2.bdf" "inst10" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { { 832 1944 2168 1104 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_detencion etapa2:inst3\|mux_detencion:inst11 " "Elaborating entity \"mux_detencion\" for hierarchy \"etapa2:inst3\|mux_detencion:inst11\"" {  } { { "etapa2.bdf" "inst11" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { { 736 -352 -128 1104 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u_detencion etapa2:inst3\|u_detencion:inst12 " "Elaborating entity \"u_detencion\" for hierarchy \"etapa2:inst3\|u_detencion:inst12\"" {  } { { "etapa2.bdf" "inst12" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { { 1128 32 224 1240 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u_control etapa2:inst3\|u_control:inst206 " "Elaborating entity \"u_control\" for hierarchy \"etapa2:inst3\|u_control:inst206\"" {  } { { "etapa2.bdf" "inst206" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { { 752 -616 -424 1088 "inst206" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selregr u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selregr\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sels1 u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"sels1\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sr u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"sr\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cin u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"cin\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sels2 u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"sels2\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seldato u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"seldato\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selsrc u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selsrc\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seldir u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"seldir\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selop u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selop\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selresult u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selresult\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selc u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selc\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cadj u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"cadj\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selfalgs u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selfalgs\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selbranch u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selbranch\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vf u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"vf\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selregw u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selregw\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memw u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"memw\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seldirw u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"seldirw\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seldirw\[0\] u_control.vhd(30) " "Inferred latch for \"seldirw\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seldirw\[1\] u_control.vhd(30) " "Inferred latch for \"seldirw\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memw u_control.vhd(30) " "Inferred latch for \"memw\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregw\[0\] u_control.vhd(30) " "Inferred latch for \"selregw\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregw\[1\] u_control.vhd(30) " "Inferred latch for \"selregw\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregw\[2\] u_control.vhd(30) " "Inferred latch for \"selregw\[2\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vf u_control.vhd(30) " "Inferred latch for \"vf\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selbranch\[0\] u_control.vhd(30) " "Inferred latch for \"selbranch\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selbranch\[1\] u_control.vhd(30) " "Inferred latch for \"selbranch\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selbranch\[2\] u_control.vhd(30) " "Inferred latch for \"selbranch\[2\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selfalgs\[0\] u_control.vhd(30) " "Inferred latch for \"selfalgs\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selfalgs\[1\] u_control.vhd(30) " "Inferred latch for \"selfalgs\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selfalgs\[2\] u_control.vhd(30) " "Inferred latch for \"selfalgs\[2\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selfalgs\[3\] u_control.vhd(30) " "Inferred latch for \"selfalgs\[3\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cadj u_control.vhd(30) " "Inferred latch for \"cadj\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selc u_control.vhd(30) " "Inferred latch for \"selc\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selresult\[0\] u_control.vhd(30) " "Inferred latch for \"selresult\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selresult\[1\] u_control.vhd(30) " "Inferred latch for \"selresult\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selop\[0\] u_control.vhd(30) " "Inferred latch for \"selop\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selop\[1\] u_control.vhd(30) " "Inferred latch for \"selop\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selop\[2\] u_control.vhd(30) " "Inferred latch for \"selop\[2\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selop\[3\] u_control.vhd(30) " "Inferred latch for \"selop\[3\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seldir\[0\] u_control.vhd(30) " "Inferred latch for \"seldir\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seldir\[1\] u_control.vhd(30) " "Inferred latch for \"seldir\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selsrc\[0\] u_control.vhd(30) " "Inferred latch for \"selsrc\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selsrc\[1\] u_control.vhd(30) " "Inferred latch for \"selsrc\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selsrc\[2\] u_control.vhd(30) " "Inferred latch for \"selsrc\[2\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seldato u_control.vhd(30) " "Inferred latch for \"seldato\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sels2 u_control.vhd(30) " "Inferred latch for \"sels2\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cin u_control.vhd(30) " "Inferred latch for \"cin\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr u_control.vhd(30) " "Inferred latch for \"sr\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sels1 u_control.vhd(30) " "Inferred latch for \"sels1\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregr\[0\] u_control.vhd(30) " "Inferred latch for \"selregr\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregr\[1\] u_control.vhd(30) " "Inferred latch for \"selregr\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregr\[2\] u_control.vhd(30) " "Inferred latch for \"selregr\[2\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregr\[3\] u_control.vhd(30) " "Inferred latch for \"selregr\[3\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767783 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registros etapa2:inst3\|registros:inst700666 " "Elaborating entity \"registros\" for hierarchy \"etapa2:inst3\|registros:inst700666\"" {  } { { "etapa2.bdf" "inst700666" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { { 56 312 528 248 "inst700666" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_esp etapa2:inst3\|registros:inst700666\|registro_esp:ACCA " "Elaborating entity \"registro_esp\" for hierarchy \"etapa2:inst3\|registros:inst700666\|registro_esp:ACCA\"" {  } { { "registros.bdf" "ACCA" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registros.bdf" { { 120 536 776 232 "ACCA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_regw etapa2:inst3\|registros:inst700666\|deco_regw:inst1000 " "Elaborating entity \"deco_regw\" for hierarchy \"etapa2:inst3\|registros:inst700666\|deco_regw:inst1000\"" {  } { { "registros.bdf" "inst1000" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registros.bdf" { { 240 -16 168 384 "inst1000" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_regs etapa2:inst3\|registros:inst700666\|mux_regs:inst " "Elaborating entity \"mux_regs\" for hierarchy \"etapa2:inst3\|registros:inst700666\|mux_regs:inst\"" {  } { { "registros.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registros.bdf" { { 104 928 1120 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767814 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D1 mux_regs.vhd(18) " "VHDL Process Statement warning at mux_regs.vhd(18): inferring latch(es) for signal or variable \"D1\", which holds its previous value in one or more paths through the process" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D2 mux_regs.vhd(18) " "VHDL Process Statement warning at mux_regs.vhd(18): inferring latch(es) for signal or variable \"D2\", which holds its previous value in one or more paths through the process" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[0\] mux_regs.vhd(18) " "Inferred latch for \"D2\[0\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[1\] mux_regs.vhd(18) " "Inferred latch for \"D2\[1\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[2\] mux_regs.vhd(18) " "Inferred latch for \"D2\[2\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[3\] mux_regs.vhd(18) " "Inferred latch for \"D2\[3\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[4\] mux_regs.vhd(18) " "Inferred latch for \"D2\[4\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[5\] mux_regs.vhd(18) " "Inferred latch for \"D2\[5\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[6\] mux_regs.vhd(18) " "Inferred latch for \"D2\[6\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[7\] mux_regs.vhd(18) " "Inferred latch for \"D2\[7\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[8\] mux_regs.vhd(18) " "Inferred latch for \"D2\[8\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[9\] mux_regs.vhd(18) " "Inferred latch for \"D2\[9\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[10\] mux_regs.vhd(18) " "Inferred latch for \"D2\[10\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[11\] mux_regs.vhd(18) " "Inferred latch for \"D2\[11\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[12\] mux_regs.vhd(18) " "Inferred latch for \"D2\[12\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[13\] mux_regs.vhd(18) " "Inferred latch for \"D2\[13\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[14\] mux_regs.vhd(18) " "Inferred latch for \"D2\[14\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[15\] mux_regs.vhd(18) " "Inferred latch for \"D2\[15\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[0\] mux_regs.vhd(18) " "Inferred latch for \"D1\[0\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[1\] mux_regs.vhd(18) " "Inferred latch for \"D1\[1\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[2\] mux_regs.vhd(18) " "Inferred latch for \"D1\[2\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[3\] mux_regs.vhd(18) " "Inferred latch for \"D1\[3\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[4\] mux_regs.vhd(18) " "Inferred latch for \"D1\[4\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[5\] mux_regs.vhd(18) " "Inferred latch for \"D1\[5\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[6\] mux_regs.vhd(18) " "Inferred latch for \"D1\[6\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[7\] mux_regs.vhd(18) " "Inferred latch for \"D1\[7\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[8\] mux_regs.vhd(18) " "Inferred latch for \"D1\[8\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[9\] mux_regs.vhd(18) " "Inferred latch for \"D1\[9\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[10\] mux_regs.vhd(18) " "Inferred latch for \"D1\[10\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[11\] mux_regs.vhd(18) " "Inferred latch for \"D1\[11\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[12\] mux_regs.vhd(18) " "Inferred latch for \"D1\[12\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[13\] mux_regs.vhd(18) " "Inferred latch for \"D1\[13\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[14\] mux_regs.vhd(18) " "Inferred latch for \"D1\[14\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[15\] mux_regs.vhd(18) " "Inferred latch for \"D1\[15\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767830 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dir etapa2:inst3\|mux_dir:inst2 " "Elaborating entity \"mux_dir\" for hierarchy \"etapa2:inst3\|mux_dir:inst2\"" {  } { { "etapa2.bdf" "inst2" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { { 296 968 1136 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767836 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sal mux_dir.vhd(14) " "VHDL Process Statement warning at mux_dir.vhd(14): inferring latch(es) for signal or variable \"sal\", which holds its previous value in one or more paths through the process" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[0\] mux_dir.vhd(14) " "Inferred latch for \"sal\[0\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[1\] mux_dir.vhd(14) " "Inferred latch for \"sal\[1\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[2\] mux_dir.vhd(14) " "Inferred latch for \"sal\[2\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[3\] mux_dir.vhd(14) " "Inferred latch for \"sal\[3\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[4\] mux_dir.vhd(14) " "Inferred latch for \"sal\[4\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[5\] mux_dir.vhd(14) " "Inferred latch for \"sal\[5\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[6\] mux_dir.vhd(14) " "Inferred latch for \"sal\[6\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[7\] mux_dir.vhd(14) " "Inferred latch for \"sal\[7\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[8\] mux_dir.vhd(14) " "Inferred latch for \"sal\[8\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[9\] mux_dir.vhd(14) " "Inferred latch for \"sal\[9\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[10\] mux_dir.vhd(14) " "Inferred latch for \"sal\[10\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[11\] mux_dir.vhd(14) " "Inferred latch for \"sal\[11\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[12\] mux_dir.vhd(14) " "Inferred latch for \"sal\[12\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[13\] mux_dir.vhd(14) " "Inferred latch for \"sal\[13\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[14\] mux_dir.vhd(14) " "Inferred latch for \"sal\[14\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[15\] mux_dir.vhd(14) " "Inferred latch for \"sal\[15\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador etapa2:inst3\|sumador:inst3 " "Elaborating entity \"sumador\" for hierarchy \"etapa2:inst3\|sumador:inst3\"" {  } { { "etapa2.bdf" "inst3" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { { 312 640 808 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "res sumador.vhd(16) " "VHDL Process Statement warning at sumador.vhd(16): inferring latch(es) for signal or variable \"res\", which holds its previous value in one or more paths through the process" {  } { { "sumador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/sumador.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|sumador:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pc etapa2:inst3\|mux_pc:inst201 " "Elaborating entity \"mux_pc\" for hierarchy \"etapa2:inst3\|mux_pc:inst201\"" {  } { { "etapa2.bdf" "inst201" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { { 112 864 1032 224 "inst201" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sal mux_pc.vhdl(13) " "VHDL Process Statement warning at mux_pc.vhdl(13): inferring latch(es) for signal or variable \"sal\", which holds its previous value in one or more paths through the process" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[0\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[0\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[1\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[1\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[2\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[2\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[3\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[3\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[4\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[4\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[5\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[5\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[6\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[6\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[7\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[7\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767852 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[8\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[8\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767868 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[9\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[9\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767868 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[10\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[10\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767868 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[11\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[11\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767868 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[12\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[12\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767868 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[13\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[13\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767868 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[14\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[14\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767868 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[15\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[15\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767868 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dirw etapa2:inst3\|mux_dirw:inst14 " "Elaborating entity \"mux_dirw\" for hierarchy \"etapa2:inst3\|mux_dirw:inst14\"" {  } { { "etapa2.bdf" "inst14" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { { 712 736 912 792 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_src etapa2:inst3\|mux_src:inst202 " "Elaborating entity \"mux_src\" for hierarchy \"etapa2:inst3\|mux_src:inst202\"" {  } { { "etapa2.bdf" "inst202" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { { 552 1600 1784 696 "inst202" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767868 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OP1 mux_src.vhd(17) " "VHDL Process Statement warning at mux_src.vhd(17): inferring latch(es) for signal or variable \"OP1\", which holds its previous value in one or more paths through the process" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OP2 mux_src.vhd(17) " "VHDL Process Statement warning at mux_src.vhd(17): inferring latch(es) for signal or variable \"OP2\", which holds its previous value in one or more paths through the process" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[0\] mux_src.vhd(17) " "Inferred latch for \"OP2\[0\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[1\] mux_src.vhd(17) " "Inferred latch for \"OP2\[1\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[2\] mux_src.vhd(17) " "Inferred latch for \"OP2\[2\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[3\] mux_src.vhd(17) " "Inferred latch for \"OP2\[3\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[4\] mux_src.vhd(17) " "Inferred latch for \"OP2\[4\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[5\] mux_src.vhd(17) " "Inferred latch for \"OP2\[5\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[6\] mux_src.vhd(17) " "Inferred latch for \"OP2\[6\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[7\] mux_src.vhd(17) " "Inferred latch for \"OP2\[7\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[8\] mux_src.vhd(17) " "Inferred latch for \"OP2\[8\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[9\] mux_src.vhd(17) " "Inferred latch for \"OP2\[9\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[10\] mux_src.vhd(17) " "Inferred latch for \"OP2\[10\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[11\] mux_src.vhd(17) " "Inferred latch for \"OP2\[11\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[12\] mux_src.vhd(17) " "Inferred latch for \"OP2\[12\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[13\] mux_src.vhd(17) " "Inferred latch for \"OP2\[13\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[14\] mux_src.vhd(17) " "Inferred latch for \"OP2\[14\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[15\] mux_src.vhd(17) " "Inferred latch for \"OP2\[15\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[0\] mux_src.vhd(17) " "Inferred latch for \"OP1\[0\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[1\] mux_src.vhd(17) " "Inferred latch for \"OP1\[1\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[2\] mux_src.vhd(17) " "Inferred latch for \"OP1\[2\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[3\] mux_src.vhd(17) " "Inferred latch for \"OP1\[3\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[4\] mux_src.vhd(17) " "Inferred latch for \"OP1\[4\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[5\] mux_src.vhd(17) " "Inferred latch for \"OP1\[5\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[6\] mux_src.vhd(17) " "Inferred latch for \"OP1\[6\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[7\] mux_src.vhd(17) " "Inferred latch for \"OP1\[7\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[8\] mux_src.vhd(17) " "Inferred latch for \"OP1\[8\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[9\] mux_src.vhd(17) " "Inferred latch for \"OP1\[9\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[10\] mux_src.vhd(17) " "Inferred latch for \"OP1\[10\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[11\] mux_src.vhd(17) " "Inferred latch for \"OP1\[11\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[12\] mux_src.vhd(17) " "Inferred latch for \"OP1\[12\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[13\] mux_src.vhd(17) " "Inferred latch for \"OP1\[13\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[14\] mux_src.vhd(17) " "Inferred latch for \"OP1\[14\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[15\] mux_src.vhd(17) " "Inferred latch for \"OP1\[15\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_datos etapa2:inst3\|memoria_datos:inst200 " "Elaborating entity \"memoria_datos\" for hierarchy \"etapa2:inst3\|memoria_datos:inst200\"" {  } { { "etapa2.bdf" "inst200" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { { 296 1248 1448 408 "inst200" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_datos.vhd(33) " "VHDL Process Statement warning at memoria_datos.vhd(33): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "datos memoria_datos.vhd(30) " "VHDL Process Statement warning at memoria_datos.vhd(30): inferring latch(es) for signal or variable \"datos\", which holds its previous value in one or more paths through the process" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[0\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[1\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[2\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[3\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[4\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[5\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[6\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[7\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[8\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[9\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[10\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[11\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[12\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[13\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[14\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[15\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767883 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_signo etapa2:inst3\|ext_signo:inst " "Elaborating entity \"ext_signo\" for hierarchy \"etapa2:inst3\|ext_signo:inst\"" {  } { { "etapa2.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { { 600 400 592 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767899 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida ext_signo.vhd(11) " "VHDL Process Statement warning at ext_signo.vhd(11): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574751767899 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] ext_signo.vhd(11) " "Inferred latch for \"salida\[0\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767899 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] ext_signo.vhd(11) " "Inferred latch for \"salida\[1\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767899 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] ext_signo.vhd(11) " "Inferred latch for \"salida\[2\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767899 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[3\] ext_signo.vhd(11) " "Inferred latch for \"salida\[3\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767899 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[4\] ext_signo.vhd(11) " "Inferred latch for \"salida\[4\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767899 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[5\] ext_signo.vhd(11) " "Inferred latch for \"salida\[5\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767899 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[6\] ext_signo.vhd(11) " "Inferred latch for \"salida\[6\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767899 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[7\] ext_signo.vhd(11) " "Inferred latch for \"salida\[7\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767899 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[8\] ext_signo.vhd(11) " "Inferred latch for \"salida\[8\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767899 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[9\] ext_signo.vhd(11) " "Inferred latch for \"salida\[9\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767899 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[10\] ext_signo.vhd(11) " "Inferred latch for \"salida\[10\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767899 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[11\] ext_signo.vhd(11) " "Inferred latch for \"salida\[11\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767899 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[12\] ext_signo.vhd(11) " "Inferred latch for \"salida\[12\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767899 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[13\] ext_signo.vhd(11) " "Inferred latch for \"salida\[13\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767899 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[14\] ext_signo.vhd(11) " "Inferred latch for \"salida\[14\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767899 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[15\] ext_signo.vhd(11) " "Inferred latch for \"salida\[15\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751767899 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etapa1 etapa1:inst " "Elaborating entity \"etapa1\" for hierarchy \"etapa1:inst\"" {  } { { "pipeline.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 208 432 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767899 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SALIDA " "Converted elements in bus name \"SALIDA\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SALIDA\[31..0\] SALIDA31..0 " "Converted element name(s) from \"SALIDA\[31..0\]\" to \"SALIDA31..0\"" {  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1574751767899 ""}  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1574751767899 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SALIDA15 " "Converted elements in bus name \"SALIDA15\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SALIDA15\[15..0\] SALIDA1515..0 " "Converted element name(s) from \"SALIDA15\[15..0\]\" to \"SALIDA1515..0\"" {  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1574751767899 ""}  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1574751767899 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SALIDA31 " "Converted elements in bus name \"SALIDA31\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SALIDA31\[15..0\] SALIDA3115..0 " "Converted element name(s) from \"SALIDA31\[15..0\]\" to \"SALIDA3115..0\"" {  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1574751767899 ""}  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1574751767899 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SALIDA7 " "Converted elements in bus name \"SALIDA7\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SALIDA7\[7..0\] SALIDA77..0 " "Converted element name(s) from \"SALIDA7\[7..0\]\" to \"SALIDA77..0\"" {  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1574751767899 ""}  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1574751767899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_inst etapa1:inst\|registro_inst:inst5 " "Elaborating entity \"registro_inst\" for hierarchy \"etapa1:inst\|registro_inst:inst5\"" {  } { { "etapa1.bdf" "inst5" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX etapa1:inst\|BUSMUX:inst10 " "Elaborating entity \"BUSMUX\" for hierarchy \"etapa1:inst\|BUSMUX:inst10\"" {  } { { "etapa1.bdf" "inst10" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 488 992 1104 576 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "etapa1:inst\|BUSMUX:inst10 " "Elaborated megafunction instantiation \"etapa1:inst\|BUSMUX:inst10\"" {  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 488 992 1104 576 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "etapa1:inst\|BUSMUX:inst10 " "Instantiated megafunction \"etapa1:inst\|BUSMUX:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574751767914 ""}  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 488 992 1104 576 "inst10" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574751767914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux etapa1:inst\|BUSMUX:inst10\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"etapa1:inst\|BUSMUX:inst10\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767937 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "etapa1:inst\|BUSMUX:inst10\|lpm_mux:\$00000 etapa1:inst\|BUSMUX:inst10 " "Elaborated megafunction instantiation \"etapa1:inst\|BUSMUX:inst10\|lpm_mux:\$00000\", which is child of megafunction instantiation \"etapa1:inst\|BUSMUX:inst10\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 488 992 1104 576 "inst10" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751767937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_h7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_h7c " "Found entity 1: mux_h7c" {  } { { "db/mux_h7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/db/mux_h7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574751768052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751768052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_h7c etapa1:inst\|BUSMUX:inst10\|lpm_mux:\$00000\|mux_h7c:auto_generated " "Elaborating entity \"mux_h7c\" for hierarchy \"etapa1:inst\|BUSMUX:inst10\|lpm_mux:\$00000\|mux_h7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751768052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_inst etapa1:inst\|memoria_inst:inst1 " "Elaborating entity \"memoria_inst\" for hierarchy \"etapa1:inst\|memoria_inst:inst1\"" {  } { { "etapa1.bdf" "inst1" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 488 640 840 568 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751768084 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_inst.vhd(93) " "VHDL Process Statement warning at memoria_inst.vhd(93): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_inst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_inst.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574751768084 "|pipeline|etapa1:inst|memoria_inst:inst1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "memoria\[35..50\] memoria_inst.vhd(15) " "Using initial value X (don't care) for net \"memoria\[35..50\]\" at memoria_inst.vhd(15)" {  } { { "memoria_inst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_inst.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751768084 "|pipeline|etapa1:inst|memoria_inst:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementador etapa1:inst\|incrementador:inst " "Elaborating entity \"incrementador\" for hierarchy \"etapa1:inst\|incrementador:inst\"" {  } { { "etapa1.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 360 608 808 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751768132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoDisp_regContent decoDisp_regContent:inst1 " "Elaborating entity \"decoDisp_regContent\" for hierarchy \"decoDisp_regContent:inst1\"" {  } { { "pipeline.bdf" "inst1" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { -48 1152 1376 64 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751768168 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_selectReg decoDisp_regContent.vhd(30) " "VHDL Process Statement warning at decoDisp_regContent.vhd(30): signal \"sw_selectReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/decoDisp_regContent.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574751768168 "|pipeline|decoDisp_regContent:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AccA decoDisp_regContent.vhd(31) " "VHDL Process Statement warning at decoDisp_regContent.vhd(31): signal \"AccA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/decoDisp_regContent.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574751768168 "|pipeline|decoDisp_regContent:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AccA decoDisp_regContent.vhd(32) " "VHDL Process Statement warning at decoDisp_regContent.vhd(32): signal \"AccA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/decoDisp_regContent.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574751768168 "|pipeline|decoDisp_regContent:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AccA decoDisp_regContent.vhd(33) " "VHDL Process Statement warning at decoDisp_regContent.vhd(33): signal \"AccA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/decoDisp_regContent.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574751768168 "|pipeline|decoDisp_regContent:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AccB decoDisp_regContent.vhd(35) " "VHDL Process Statement warning at decoDisp_regContent.vhd(35): signal \"AccB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/decoDisp_regContent.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574751768168 "|pipeline|decoDisp_regContent:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AccB decoDisp_regContent.vhd(36) " "VHDL Process Statement warning at decoDisp_regContent.vhd(36): signal \"AccB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/decoDisp_regContent.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574751768168 "|pipeline|decoDisp_regContent:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AccB decoDisp_regContent.vhd(37) " "VHDL Process Statement warning at decoDisp_regContent.vhd(37): signal \"AccB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/decoDisp_regContent.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574751768168 "|pipeline|decoDisp_regContent:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoDisp_Instr decoDisp_Instr:inst4 " "Elaborating entity \"decoDisp_Instr\" for hierarchy \"decoDisp_Instr:inst4\"" {  } { { "pipeline.bdf" "inst4" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 536 96 328 648 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751768184 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa3:inst2\|branch:inst4\|branch " "LATCH primitive \"etapa3:inst2\|branch:inst4\|branch\" is permanently enabled" {  } { { "branch.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/branch.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574751768616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa3:inst2\|branch:inst4\|branch " "LATCH primitive \"etapa3:inst2\|branch:inst4\|branch\" is permanently enabled" {  } { { "branch.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/branch.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574751768638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[0\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[0\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574751768701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[1\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[1\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574751768701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[2\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[2\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574751768701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[3\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[3\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574751768701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[4\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[4\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574751768701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[5\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[5\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574751768701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|ccr:inst3\|vi " "Latch etapa3:inst2\|ccr:inst3\|vi has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574751770120 ""}  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574751770120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|ccr:inst3\|ci " "Latch etapa3:inst2\|ccr:inst3\|ci has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574751770120 ""}  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574751770120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|ccr:inst3\|ii " "Latch etapa3:inst2\|ccr:inst3\|ii has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574751770120 ""}  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574751770120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[15\] " "Latch etapa3:inst2\|upa:inst\|opres\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574751770120 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574751770120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[1\] " "Latch etapa3:inst2\|upa:inst\|opres\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574751770120 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574751770120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[2\] " "Latch etapa3:inst2\|upa:inst\|opres\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574751770120 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574751770120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[3\] " "Latch etapa3:inst2\|upa:inst\|opres\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574751770120 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574751770120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[4\] " "Latch etapa3:inst2\|upa:inst\|opres\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574751770120 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574751770120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[5\] " "Latch etapa3:inst2\|upa:inst\|opres\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574751770120 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574751770120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[6\] " "Latch etapa3:inst2\|upa:inst\|opres\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574751770136 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574751770136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[7\] " "Latch etapa3:inst2\|upa:inst\|opres\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574751770136 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574751770136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[8\] " "Latch etapa3:inst2\|upa:inst\|opres\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574751770136 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574751770136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[9\] " "Latch etapa3:inst2\|upa:inst\|opres\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574751770136 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574751770136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[10\] " "Latch etapa3:inst2\|upa:inst\|opres\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574751770136 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574751770136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[11\] " "Latch etapa3:inst2\|upa:inst\|opres\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574751770136 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574751770136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[12\] " "Latch etapa3:inst2\|upa:inst\|opres\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574751770136 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574751770136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[13\] " "Latch etapa3:inst2\|upa:inst\|opres\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574751770136 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574751770136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[14\] " "Latch etapa3:inst2\|upa:inst\|opres\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574751770136 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574751770136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[0\] " "Latch etapa3:inst2\|upa:inst\|opres\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574751770136 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574751770136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[16\] " "Latch etapa3:inst2\|upa:inst\|opres\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574751770136 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574751770136 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1574751770142 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1574751770142 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[0\] VCC " "Pin \"disp1\[0\]\" is stuck at VCC" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { -24 1400 1576 -8 "disp1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|disp1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp2\[0\] VCC " "Pin \"disp2\[0\]\" is stuck at VCC" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { -8 1400 1576 8 "disp2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|disp2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp3\[0\] VCC " "Pin \"disp3\[0\]\" is stuck at VCC" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 8 1400 1576 24 "disp3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|disp3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp4\[0\] VCC " "Pin \"disp4\[0\]\" is stuck at VCC" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 560 352 528 576 "disp4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|disp4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp5\[0\] VCC " "Pin \"disp5\[0\]\" is stuck at VCC" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 576 352 528 592 "disp5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|disp5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[7\] GND " "Pin \"disp6\[7\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 592 352 528 608 "disp6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|disp6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[6\] GND " "Pin \"disp6\[6\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 592 352 528 608 "disp6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|disp6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[5\] GND " "Pin \"disp6\[5\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 592 352 528 608 "disp6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|disp6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[4\] GND " "Pin \"disp6\[4\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 592 352 528 608 "disp6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|disp6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[3\] GND " "Pin \"disp6\[3\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 592 352 528 608 "disp6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|disp6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[2\] GND " "Pin \"disp6\[2\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 592 352 528 608 "disp6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|disp6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[1\] VCC " "Pin \"disp6\[1\]\" is stuck at VCC" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 592 352 528 608 "disp6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|disp6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[0\] VCC " "Pin \"disp6\[0\]\" is stuck at VCC" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 592 352 528 608 "disp6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|disp6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[15\] GND " "Pin \"IX_D\[15\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IX_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[14\] GND " "Pin \"IX_D\[14\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IX_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[13\] GND " "Pin \"IX_D\[13\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IX_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[12\] GND " "Pin \"IX_D\[12\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IX_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[11\] GND " "Pin \"IX_D\[11\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IX_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[10\] GND " "Pin \"IX_D\[10\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IX_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[9\] GND " "Pin \"IX_D\[9\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IX_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[8\] GND " "Pin \"IX_D\[8\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IX_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[7\] GND " "Pin \"IX_D\[7\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IX_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[6\] GND " "Pin \"IX_D\[6\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IX_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[5\] GND " "Pin \"IX_D\[5\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IX_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[4\] GND " "Pin \"IX_D\[4\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IX_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[3\] GND " "Pin \"IX_D\[3\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IX_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[2\] GND " "Pin \"IX_D\[2\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IX_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[1\] GND " "Pin \"IX_D\[1\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IX_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[0\] GND " "Pin \"IX_D\[0\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[15\] GND " "Pin \"IY_D\[15\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IY_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[14\] GND " "Pin \"IY_D\[14\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IY_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[13\] GND " "Pin \"IY_D\[13\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IY_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[12\] GND " "Pin \"IY_D\[12\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IY_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[11\] GND " "Pin \"IY_D\[11\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IY_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[10\] GND " "Pin \"IY_D\[10\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IY_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[9\] GND " "Pin \"IY_D\[9\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IY_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[8\] GND " "Pin \"IY_D\[8\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IY_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[7\] GND " "Pin \"IY_D\[7\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IY_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[6\] GND " "Pin \"IY_D\[6\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IY_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[5\] GND " "Pin \"IY_D\[5\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IY_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[4\] GND " "Pin \"IY_D\[4\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IY_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[3\] GND " "Pin \"IY_D\[3\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IY_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[2\] GND " "Pin \"IY_D\[2\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IY_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[1\] GND " "Pin \"IY_D\[1\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IY_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[0\] GND " "Pin \"IY_D\[0\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|IY_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[15\] GND " "Pin \"SP_D\[15\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|SP_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[14\] GND " "Pin \"SP_D\[14\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|SP_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[13\] GND " "Pin \"SP_D\[13\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|SP_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[12\] GND " "Pin \"SP_D\[12\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|SP_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[11\] GND " "Pin \"SP_D\[11\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|SP_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[10\] GND " "Pin \"SP_D\[10\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|SP_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[9\] GND " "Pin \"SP_D\[9\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|SP_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[8\] GND " "Pin \"SP_D\[8\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|SP_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[7\] GND " "Pin \"SP_D\[7\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|SP_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[6\] GND " "Pin \"SP_D\[6\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|SP_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[5\] GND " "Pin \"SP_D\[5\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|SP_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[4\] GND " "Pin \"SP_D\[4\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|SP_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[3\] GND " "Pin \"SP_D\[3\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|SP_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[2\] GND " "Pin \"SP_D\[2\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|SP_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[1\] GND " "Pin \"SP_D\[1\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|SP_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[0\] GND " "Pin \"SP_D\[0\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574751771007 "|pipeline|SP_D[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574751771007 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574751771176 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "46 " "46 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574751774234 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574751774627 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574751774627 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2288 " "Implemented 2288 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574751774811 ""} { "Info" "ICUT_CUT_TM_OPINS" "150 " "Implemented 150 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574751774811 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2134 " "Implemented 2134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574751774811 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574751774811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 168 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 168 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574751774843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 01:02:54 2019 " "Processing ended: Tue Nov 26 01:02:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574751774843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574751774843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574751774843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574751774843 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1574751776621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574751776637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 01:02:55 2019 " "Processing started: Tue Nov 26 01:02:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574751776637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574751776637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pipeline -c pipeline " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574751776637 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574751776937 ""}
{ "Info" "0" "" "Project  = pipeline" {  } {  } 0 0 "Project  = pipeline" 0 0 "Fitter" 0 0 1574751776937 ""}
{ "Info" "0" "" "Revision = pipeline" {  } {  } 0 0 "Revision = pipeline" 0 0 "Fitter" 0 0 1574751776937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1574751777091 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1574751777091 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pipeline 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"pipeline\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574751777122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574751777169 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574751777169 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574751777454 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574751777470 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574751778038 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574751778038 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574751778038 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574751778038 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574751778038 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574751778038 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574751778038 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574751778038 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574751778038 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574751778038 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574751778038 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1574751778038 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 2913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574751778048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 2915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574751778048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 2917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574751778048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 2919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574751778048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 2921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574751778048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 2923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574751778048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 2925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574751778048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 2927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574751778048 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1574751778048 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574751778056 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574751778056 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574751778056 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574751778056 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574751778058 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "96 154 " "No exact pin location assignment(s) for 96 pins of 154 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1574751778608 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "878 " "The Timing Analyzer is analyzing 878 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1574751779818 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipeline.sdc " "Synopsys Design Constraints File file not found: 'pipeline.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1574751779818 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1574751779818 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ci~4  from: dataa  to: combout " "Cell: inst2\|inst3\|ci~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ii~0  from: dataa  to: combout " "Cell: inst2\|inst3\|ii~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ni~15  from: dataa  to: combout " "Cell: inst2\|inst3\|ni~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout " "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|zi~2  from: dataa  to: combout " "Cell: inst2\|inst3\|zi~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[0\]~25  from: datac  to: combout " "Cell: inst3\|inst2\|sal\[0\]~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[2\]~22  from: datac  to: combout " "Cell: inst3\|inst2\|sal\[2\]~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[3\]~23  from: datac  to: combout " "Cell: inst3\|inst2\|sal\[3\]~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[4\]~19  from: datac  to: combout " "Cell: inst3\|inst2\|sal\[4\]~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~2  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~3  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~3  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751779838 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1574751779838 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1574751779848 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1574751779856 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1574751779868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sensa_boton:inst7\|RELOJ  " "Automatically promoted node sensa_boton:inst7\|RELOJ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574751780025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "etapa2:inst3\|registros:inst700666\|registro_esp:ACCB\|SALIDA\[0\] " "Destination node etapa2:inst3\|registros:inst700666\|registro_esp:ACCB\|SALIDA\[0\]" {  } { { "registro_esp.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registro_esp.vhdl" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574751780025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "etapa2:inst3\|registros:inst700666\|registro_esp:ACCB\|SALIDA\[1\] " "Destination node etapa2:inst3\|registros:inst700666\|registro_esp:ACCB\|SALIDA\[1\]" {  } { { "registro_esp.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registro_esp.vhdl" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574751780025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "etapa2:inst3\|registros:inst700666\|registro_esp:ACCB\|SALIDA\[2\] " "Destination node etapa2:inst3\|registros:inst700666\|registro_esp:ACCB\|SALIDA\[2\]" {  } { { "registro_esp.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registro_esp.vhdl" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574751780025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "etapa2:inst3\|registros:inst700666\|registro_esp:ACCB\|SALIDA\[3\] " "Destination node etapa2:inst3\|registros:inst700666\|registro_esp:ACCB\|SALIDA\[3\]" {  } { { "registro_esp.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registro_esp.vhdl" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574751780025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "etapa2:inst3\|registros:inst700666\|registro_esp:ACCB\|SALIDA\[4\] " "Destination node etapa2:inst3\|registros:inst700666\|registro_esp:ACCB\|SALIDA\[4\]" {  } { { "registro_esp.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registro_esp.vhdl" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574751780025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "etapa2:inst3\|registros:inst700666\|registro_esp:ACCB\|SALIDA\[5\] " "Destination node etapa2:inst3\|registros:inst700666\|registro_esp:ACCB\|SALIDA\[5\]" {  } { { "registro_esp.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registro_esp.vhdl" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574751780025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\] " "Destination node etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574751780025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[2\] " "Destination node etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574751780025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[3\] " "Destination node etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[3\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574751780025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "etapa2:inst3\|reg_acoplo_3:inst10\|selop\[1\] " "Destination node etapa2:inst3\|reg_acoplo_3:inst10\|selop\[1\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574751780025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1574751780025 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1574751780025 ""}  } { { "output_files/sensa_boton.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/output_files/sensa_boton.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574751780025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574751780025 ""}  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 -488 -320 328 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 2907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574751780025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "etapa3:inst2\|upa:inst\|Equal0~0  " "Automatically promoted node etapa3:inst2\|upa:inst\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574751780025 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574751780025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "Automatically promoted node etapa3:inst2\|reg_acoplo_4:inst107\|memw " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574751780025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "etapa2:inst3\|u_detencion:inst12\|process_0~0 " "Destination node etapa2:inst3\|u_detencion:inst12\|process_0~0" {  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574751780025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "etapa2:inst3\|mux_detencion:inst11\|selfalgso\[0\]~0 " "Destination node etapa2:inst3\|mux_detencion:inst11\|selfalgso\[0\]~0" {  } { { "mux_detencion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_detencion.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574751780025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "etapa2:inst3\|mux_detencion:inst11\|selfalgso\[1\]~1 " "Destination node etapa2:inst3\|mux_detencion:inst11\|selfalgso\[1\]~1" {  } { { "mux_detencion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_detencion.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574751780025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "etapa2:inst3\|mux_detencion:inst11\|selfalgso\[2\]~2 " "Destination node etapa2:inst3\|mux_detencion:inst11\|selfalgso\[2\]~2" {  } { { "mux_detencion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_detencion.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574751780025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "etapa2:inst3\|mux_detencion:inst11\|selfalgso\[3\]~3 " "Destination node etapa2:inst3\|mux_detencion:inst11\|selfalgso\[3\]~3" {  } { { "mux_detencion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_detencion.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574751780025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "etapa2:inst3\|mux_detencion:inst11\|selresulto\[0\]~0 " "Destination node etapa2:inst3\|mux_detencion:inst11\|selresulto\[0\]~0" {  } { { "mux_detencion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_detencion.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574751780025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "etapa2:inst3\|mux_detencion:inst11\|selregwo\[0\]~0 " "Destination node etapa2:inst3\|mux_detencion:inst11\|selregwo\[0\]~0" {  } { { "mux_detencion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_detencion.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574751780025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "etapa2:inst3\|mux_detencion:inst11\|selregwo\[2\]~1 " "Destination node etapa2:inst3\|mux_detencion:inst11\|selregwo\[2\]~1" {  } { { "mux_detencion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_detencion.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574751780025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "etapa2:inst3\|mux_src:inst202\|Equal0~0 " "Destination node etapa2:inst3\|mux_src:inst202\|Equal0~0" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574751780025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "etapa2:inst3\|mux_detencion:inst11\|selregro\[0\]~0 " "Destination node etapa2:inst3\|mux_detencion:inst11\|selregro\[0\]~0" {  } { { "mux_detencion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_detencion.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574751780025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1574751780025 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1574751780025 ""}  } { { "reg_acoplo_4.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_4.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574751780025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574751780025 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574751780025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574751780025 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574751780025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~10  " "Automatically promoted node rtl~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574751780025 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574751780025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~11  " "Automatically promoted node rtl~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574751780025 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574751780025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~12  " "Automatically promoted node rtl~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574751780025 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574751780025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~13  " "Automatically promoted node rtl~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574751780025 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574751780025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~14  " "Automatically promoted node rtl~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574751780025 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574751780025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~15  " "Automatically promoted node rtl~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574751780025 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574751780025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~16  " "Automatically promoted node rtl~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574751780025 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574751780025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~17  " "Automatically promoted node rtl~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574751780025 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574751780025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~18  " "Automatically promoted node rtl~18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574751780025 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574751780025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~19  " "Automatically promoted node rtl~19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574751780025 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574751780025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~2  " "Automatically promoted node rtl~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574751780025 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574751780025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~20  " "Automatically promoted node rtl~20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574751780025 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574751780025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~21  " "Automatically promoted node rtl~21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574751780025 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574751780025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~22  " "Automatically promoted node rtl~22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574751780025 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 0 { 0 ""} 0 1567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574751780025 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574751780890 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574751780890 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574751780890 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574751780900 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574751780903 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574751780903 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574751780903 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574751780903 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574751781067 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1574751781067 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574751781067 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "96 unused 2.5V 0 96 0 " "Number of I/O pins in group: 96 (unused VREF, 2.5V VCCIO, 0 input, 96 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1574751781082 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1574751781082 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1574751781082 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574751781082 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574751781082 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574751781082 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574751781082 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574751781082 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574751781082 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 30 30 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574751781082 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 27 25 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 27 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574751781082 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574751781082 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1574751781082 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1574751781082 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574751781485 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1574751781493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574751784600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574751785540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574751785572 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574751806873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574751806873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574751808449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+03 ns 4.2% " "5e+03 ns of routing delay (approximately 4.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1574751813435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X56_Y33 X66_Y43 " "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X56_Y33 to location X66_Y43" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/" { { 1 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X56_Y33 to location X66_Y43"} { { 12 { 0 ""} 56 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1574751815034 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574751815034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1574751878394 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574751878394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:08 " "Fitter routing operations ending: elapsed time is 00:01:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574751878394 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.84 " "Total time spent on timing analysis during the Fitter is 4.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1574751878673 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574751878695 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574751882140 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574751882142 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574751886204 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574751887991 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/output_files/pipeline.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/output_files/pipeline.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574751888796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5404 " "Peak virtual memory: 5404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574751889688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 01:04:49 2019 " "Processing ended: Tue Nov 26 01:04:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574751889688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:54 " "Elapsed time: 00:01:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574751889688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:14 " "Total CPU time (on all processors): 00:02:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574751889688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574751889688 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1574751891126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574751891136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 01:04:50 2019 " "Processing started: Tue Nov 26 01:04:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574751891136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1574751891136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pipeline -c pipeline " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1574751891136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1574751891738 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1574751893953 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1574751894114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574751895280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 01:04:55 2019 " "Processing ended: Tue Nov 26 01:04:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574751895280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574751895280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574751895280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574751895280 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1574751895958 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1574751897024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574751897030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 01:04:56 2019 " "Processing started: Tue Nov 26 01:04:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574751897030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1574751897030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pipeline -c pipeline " "Command: quartus_sta pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1574751897030 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1574751897333 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1574751898080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1574751898080 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574751898139 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574751898139 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "878 " "The Timing Analyzer is analyzing 878 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1574751898495 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipeline.sdc " "Synopsys Design Constraints File file not found: 'pipeline.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1574751898558 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1574751898558 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sensa_boton:inst7\|RELOJ sensa_boton:inst7\|RELOJ " "create_clock -period 1.000 -name sensa_boton:inst7\|RELOJ sensa_boton:inst7\|RELOJ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574751898574 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " "create_clock -period 1.000 -name etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574751898574 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "create_clock -period 1.000 -name etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574751898574 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name etapa3:inst2\|reg_acoplo_4:inst107\|memw etapa3:inst2\|reg_acoplo_4:inst107\|memw " "create_clock -period 1.000 -name etapa3:inst2\|reg_acoplo_4:inst107\|memw etapa3:inst2\|reg_acoplo_4:inst107\|memw" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574751898574 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574751898574 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574751898574 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ci~4  from: datab  to: combout " "Cell: inst2\|inst3\|ci~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ii~0  from: datab  to: combout " "Cell: inst2\|inst3\|ii~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ni~15  from: dataa  to: combout " "Cell: inst2\|inst3\|ni~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout " "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|zi~2  from: datab  to: combout " "Cell: inst2\|inst3\|zi~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[0\]~25  from: datad  to: combout " "Cell: inst3\|inst2\|sal\[0\]~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[2\]~22  from: datab  to: combout " "Cell: inst3\|inst2\|sal\[2\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[3\]~23  from: datab  to: combout " "Cell: inst3\|inst2\|sal\[3\]~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[4\]~19  from: datab  to: combout " "Cell: inst3\|inst2\|sal\[4\]~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: datad  to: combout " "Cell: inst3\|inst3\|Add0~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~3  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~3  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751898580 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574751898580 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1574751898596 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574751898596 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1574751898596 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574751898627 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1574751898658 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574751898680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.184 " "Worst-case setup slack is -14.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751898680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751898680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.184           -5483.029 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "  -14.184           -5483.029 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751898680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.407            -142.497 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "   -9.407            -142.497 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751898680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.466            -408.497 sensa_boton:inst7\|RELOJ  " "   -7.466            -408.497 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751898680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.196             -34.724 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "   -7.196             -34.724 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751898680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk  " "    0.179               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751898680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574751898680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.430 " "Worst-case hold slack is -3.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751898712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751898712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.430            -209.979 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -3.430            -209.979 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751898712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.837              -0.837 sensa_boton:inst7\|RELOJ  " "   -0.837              -0.837 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751898712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "    0.015               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751898712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.254               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751898712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 clk  " "    0.433               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751898712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574751898712 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574751898727 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574751898727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -8.278 " "Worst-case minimum pulse width slack is -8.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751898727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751898727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.278          -25150.556 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -8.278          -25150.556 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751898727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.806 clk  " "   -3.000              -5.806 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751898727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -228.689 sensa_boton:inst7\|RELOJ  " "   -1.403            -228.689 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751898727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.353               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751898727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "    0.438               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751898727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574751898727 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574751898781 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574751898781 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574751898781 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574751898827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574751903162 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ci~4  from: datab  to: combout " "Cell: inst2\|inst3\|ci~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ii~0  from: datab  to: combout " "Cell: inst2\|inst3\|ii~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ni~15  from: dataa  to: combout " "Cell: inst2\|inst3\|ni~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout " "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|zi~2  from: datab  to: combout " "Cell: inst2\|inst3\|zi~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[0\]~25  from: datad  to: combout " "Cell: inst3\|inst2\|sal\[0\]~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[2\]~22  from: datab  to: combout " "Cell: inst3\|inst2\|sal\[2\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[3\]~23  from: datab  to: combout " "Cell: inst3\|inst2\|sal\[3\]~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[4\]~19  from: datab  to: combout " "Cell: inst3\|inst2\|sal\[4\]~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: datad  to: combout " "Cell: inst3\|inst3\|Add0~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~3  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~3  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903362 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574751903362 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574751903378 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574751903440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.124 " "Worst-case setup slack is -13.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.124           -5148.647 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "  -13.124           -5148.647 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.754            -133.070 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "   -8.754            -133.070 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.803            -373.836 sensa_boton:inst7\|RELOJ  " "   -6.803            -373.836 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.606             -31.603 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "   -6.606             -31.603 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 clk  " "    0.250               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574751903440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.225 " "Worst-case hold slack is -3.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.225            -198.556 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -3.225            -198.556 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.786              -0.786 sensa_boton:inst7\|RELOJ  " "   -0.786              -0.786 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -0.085 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "   -0.085              -0.085 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.243               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 clk  " "    0.398               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574751903478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574751903478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574751903478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -7.605 " "Worst-case minimum pulse width slack is -7.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.605          -22819.876 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -7.605          -22819.876 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.806 clk  " "   -3.000              -5.806 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -228.689 sensa_boton:inst7\|RELOJ  " "   -1.403            -228.689 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.388               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "    0.465               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574751903478 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574751903525 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574751903525 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574751903541 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ci~4  from: datab  to: combout " "Cell: inst2\|inst3\|ci~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ii~0  from: datab  to: combout " "Cell: inst2\|inst3\|ii~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ni~15  from: dataa  to: combout " "Cell: inst2\|inst3\|ni~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout " "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|zi~2  from: datab  to: combout " "Cell: inst2\|inst3\|zi~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[0\]~25  from: datad  to: combout " "Cell: inst3\|inst2\|sal\[0\]~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[2\]~22  from: datab  to: combout " "Cell: inst3\|inst2\|sal\[2\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[3\]~23  from: datab  to: combout " "Cell: inst3\|inst2\|sal\[3\]~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[4\]~19  from: datab  to: combout " "Cell: inst3\|inst2\|sal\[4\]~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: datad  to: combout " "Cell: inst3\|inst3\|Add0~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~3  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~3  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574751903794 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574751903794 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574751903810 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574751903841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.659 " "Worst-case setup slack is -5.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.659           -2429.533 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -5.659           -2429.533 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.090             -58.122 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "   -4.090             -58.122 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.990            -129.171 sensa_boton:inst7\|RELOJ  " "   -2.990            -129.171 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.871             -13.602 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "   -2.871             -13.602 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 clk  " "    0.640               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574751903841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.084 " "Worst-case hold slack is -1.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.084             -55.481 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -1.084             -55.481 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.293              -0.293 sensa_boton:inst7\|RELOJ  " "   -0.293              -0.293 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.209              -0.446 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "   -0.209              -0.446 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.111               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 clk  " "    0.163               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574751903863 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574751903863 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574751903879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.312 " "Worst-case minimum pulse width slack is -3.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.312           -8551.958 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -3.312           -8551.958 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.068 clk  " "   -3.000              -5.068 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -163.000 sensa_boton:inst7\|RELOJ  " "   -1.000            -163.000 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.388               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "    0.408               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574751903879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574751903879 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574751903926 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574751903926 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574751905615 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574751905630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574751905715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 01:05:05 2019 " "Processing ended: Tue Nov 26 01:05:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574751905715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574751905715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574751905715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574751905715 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1574751907071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574751907071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 01:05:06 2019 " "Processing started: Tue Nov 26 01:05:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574751907071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1574751907071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pipeline -c pipeline " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1574751907071 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1574751908280 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1574751908380 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeline.vho C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/simulation/modelsim/ simulation " "Generated file pipeline.vho in folder \"C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574751908950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574751909012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 01:05:09 2019 " "Processing ended: Tue Nov 26 01:05:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574751909012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574751909012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574751909012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1574751909012 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 183 s " "Quartus Prime Full Compilation was successful. 0 errors, 183 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1574751909698 ""}
