# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Experiment_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Anthony\ Huang/Desktop/Experiment_1 {C:/Users/Anthony Huang/Desktop/Experiment_1/Experiment_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:42 on Mar 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Anthony Huang/Desktop/Experiment_1" C:/Users/Anthony Huang/Desktop/Experiment_1/Experiment_1.v 
# -- Compiling module Experiment_1
# 
# Top level modules:
# 	Experiment_1
# End time: 14:24:42 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Anthony\ Huang/Desktop/Experiment_1/simulation/modelsim {C:/Users/Anthony Huang/Desktop/Experiment_1/simulation/modelsim/Experiment_1.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:42 on Mar 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Anthony Huang/Desktop/Experiment_1/simulation/modelsim" C:/Users/Anthony Huang/Desktop/Experiment_1/simulation/modelsim/Experiment_1.vt 
# -- Compiling module Experiment_1_vlg_tst
# 
# Top level modules:
# 	Experiment_1_vlg_tst
# End time: 14:24:42 on Mar 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Experiment_1_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Experiment_1_vlg_tst 
# Start time: 14:24:42 on Mar 03,2022
# Loading work.Experiment_1_vlg_tst
# Loading work.Experiment_1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Anthony Huang  Hostname: DESKTOP-SPH8P75  ProcessID: 1584
#           Attempting to use alternate WLF file "./wlft49ba3n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft49ba3n
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# End time: 14:30:32 on Mar 03,2022, Elapsed time: 0:05:50
# Errors: 0, Warnings: 2
