# IHP_SRAM_bot

# double with MID cascade : [N,S]2BEG --- [N,S]2MID -> [N,S]2BEGb --- [N,S]2END (just routing)
[N|S]2BEGb[0|1|2|3|4|5|6|7], [N|S]2MID[0|1|2|3|4|5|6|7]

# Pass MSBs of inputs/outputs to top

bot2top_DOUT[15|14|13|12|11|10|9|8|7|6|5|4|3|2|1|0],DOUT[31|30|29|28|27|26|25|24|23|22|21|20|19|18|17|16]

DIN[31|30|29|28|27|26|25|24|23|22|21|20|19|18|17|16],top2bot_DIN[15|14|13|12|11|10|9|8|7|6|5|4|3|2|1|0]
BM[31|30|29|28|27|26|25|24|23|22|21|20|19|18|17|16],top2bot_BM[15|14|13|12|11|10|9|8|7|6|5|4|3|2|1|0]
ADDR[9|8|7|6|5],top2bot_ADDR[4|3|2|1|0]

# ---

J_NS4_BEG[ 0| 0| 0| 0] , [N4END0|S4END0|N1END0|S1END0]
J_NS4_BEG[ 1| 1| 1| 1] , [N4END1|S4END1|N1END1|S1END1]
J_NS4_BEG[ 2| 2| 2| 2] , [N4END2|S4END2|N1END2|S1END2]
J_NS4_BEG[ 3| 3| 3| 3] , [N4END3|S4END3|N1END3|S1END3]
J_NS4_BEG[ 4| 4| 4| 4] , [N4END0|S4END0|N1END0|S1END0]
J_NS4_BEG[ 5| 5| 5| 5] , [N4END1|S4END1|N1END1|S1END1]
J_NS4_BEG[ 6| 6| 6| 6] , [N4END2|S4END2|N1END2|S1END2]
J_NS4_BEG[ 7| 7| 7| 7] , [N4END3|S4END3|N1END3|S1END3]
J_NS4_BEG[ 8| 8| 8| 8] , [N4END0|S4END0|N1END0|S1END0]
J_NS4_BEG[ 9| 9| 9| 9] , [N4END1|S4END1|N1END1|S1END1]
J_NS4_BEG[10|10|10|10] , [N4END2|S4END2|N1END2|S1END2]
J_NS4_BEG[11|11|11|11] , [N4END3|S4END3|N1END3|S1END3]
J_NS4_BEG[12|12|12|12] , [N4END0|S4END0|N1END0|S1END0]
J_NS4_BEG[13|13|13|13] , [N4END1|S4END1|N1END1|S1END1]
J_NS4_BEG[14|14|14|14] , [N4END2|S4END2|N1END2|S1END2]
J_NS4_BEG[15|15|15|15] , [N4END3|S4END3|N1END3|S1END3]

# LSBs

DIN[0|0|0|0],[J_NS4_END 0 |EE4END 0|EE4END 8 |E6END 0]
DIN[1|1|1|1],[J_NS4_END 1 |EE4END 1|EE4END 9 |E6END 1]
DIN[2|2|2|2],[J_NS4_END 2 |EE4END 2|EE4END10 |E6END 2]
DIN[3|3|3|3],[J_NS4_END 3 |EE4END 3|EE4END11 |E6END 3]
DIN[4|4|4|4],[J_NS4_END 4 |EE4END 4|EE4END12 |E6END 4]
DIN[5|5|5|5],[J_NS4_END 5 |EE4END 5|EE4END13 |E6END 5]
DIN[6|6|6|6],[J_NS4_END 6 |EE4END 6|EE4END14 |E6END 6]
DIN[7|7|7|7],[J_NS4_END 7 |EE4END 7|EE4END15 |E6END 7]
DIN[8|8|8|8],[J_NS4_END 8 |EE4END 8|EE4END 0 |E6END 8]
DIN[9|9|9|9],[J_NS4_END 9 |EE4END 9|EE4END 1 |E6END 9]
DIN[10|10|10|10],[J_NS4_END10 |EE4END10|EE4END 2 |E6END10]
DIN[11|11|11|11],[J_NS4_END11 |EE4END11|EE4END 3 |E6END11]
DIN[12|12|12|12],[J_NS4_END12 |EE4END12|EE4END 4 |E1END 0]
DIN[13|13|13|13],[J_NS4_END13 |EE4END13|EE4END 5 |E1END 1]
DIN[14|14|14|14],[J_NS4_END14 |EE4END14|EE4END 6 |E1END 2]
DIN[15|15|15|15],[J_NS4_END15 |EE4END15|EE4END 7 |E1END 3]

BM[0|0|0|0],[J_NS4_END 0 |EE4END 0|EE4END 8 |E6END 0]
BM[1|1|1|1],[J_NS4_END 1 |EE4END 1|EE4END 9 |E6END 1]
BM[2|2|2|2],[J_NS4_END 2 |EE4END 2|EE4END10 |E6END 2]
BM[3|3|3|3],[J_NS4_END 3 |EE4END 3|EE4END11 |E6END 3]
BM[4|4|4|4],[J_NS4_END 4 |EE4END 4|EE4END12 |E6END 4]
BM[5|5|5|5],[J_NS4_END 5 |EE4END 5|EE4END13 |E6END 5]
BM[6|6|6|6],[J_NS4_END 6 |EE4END 6|EE4END14 |E6END 6]
BM[7|7|7|7],[J_NS4_END 7 |EE4END 7|EE4END15 |E6END 7]
BM[8|8|8|8],[J_NS4_END 8 |EE4END 8|EE4END 0 |E6END 8]
BM[9|9|9|9],[J_NS4_END 9 |EE4END 9|EE4END 1 |E6END 9]
BM[10|10|10|10],[J_NS4_END10 |EE4END10|EE4END 2 |E6END10]
BM[11|11|11|11],[J_NS4_END11 |EE4END11|EE4END 3 |E6END11]
BM[12|12|12|12],[J_NS4_END12 |EE4END12|EE4END 4 |E1END 0]
BM[13|13|13|13],[J_NS4_END13 |EE4END13|EE4END 5 |E1END 1]
BM[14|14|14|14],[J_NS4_END14 |EE4END14|EE4END 6 |E1END 2]
BM[15|15|15|15],[J_NS4_END15 |EE4END15|EE4END 7 |E1END 3]

N4BEG[0|0|0|0|0|0|0|0] , [J_NS4_END 0|J_NS4_END 4|J_NS4_END 8|J_NS4_END12|J_NS2_END0|EE4END0|E1END0|E6END 8] 
N4BEG[1|1|1|1|1|1|1|1] , [J_NS4_END 1|J_NS4_END 5|J_NS4_END 9|J_NS4_END13|J_NS2_END1|EE4END1|E1END1|E6END 9] 
N4BEG[2|2|2|2|2|2|2|2] , [J_NS4_END 2|J_NS4_END 6|J_NS4_END10|J_NS4_END14|J_NS2_END2|EE4END2|E1END2|E6END10] 
N4BEG[3|3|3|3|3|3|3|3] , [J_NS4_END 3|J_NS4_END 7|J_NS4_END11|J_NS4_END15|J_NS2_END3|EE4END3|E1END3|E6END11] 

S4BEG[0|0|0|0|0|0|0|0] , [J_NS4_END 0|J_NS4_END 4|J_NS4_END 8|J_NS4_END12|J_NS2_END4|EE4END12|E1END0|E6END4] 
S4BEG[1|1|1|1|1|1|1|1] , [J_NS4_END 1|J_NS4_END 5|J_NS4_END 9|J_NS4_END13|J_NS2_END5|EE4END13|E1END1|E6END5] 
S4BEG[2|2|2|2|2|2|2|2] , [J_NS4_END 2|J_NS4_END 6|J_NS4_END10|J_NS4_END14|J_NS2_END6|EE4END14|E1END2|E6END6] 
S4BEG[3|3|3|3|3|3|3|3] , [J_NS4_END 3|J_NS4_END 7|J_NS4_END11|J_NS4_END15|J_NS2_END7|EE4END15|E1END3|E6END7] 

# N2MID N2END S2MID S2END     J_NS2 E2MID E2END GND    J_NS2 E2MID' E2END' E6END    
# \_____________________/     \___________________/    \_______________________/
#         J_NS2                     FAB2RAMe|f                   N2BEG

J_NS2_BEG[0|0|0|0] , [N2MID0|N2END0|S2MID0|S2END0]      ## split this up as
J_NS2_BEG[1|1|1|1] , [N2MID1|N2END1|S2MID1|S2END1]
J_NS2_BEG[2|2|2|2] , [N2MID2|N2END2|S2MID2|S2END2]
J_NS2_BEG[3|3|3|3] , [N2MID3|N2END3|S2MID3|S2END3]
J_NS2_BEG[4|4|4|4] , [N2MID4|N2END4|S2MID4|S2END4]
J_NS2_BEG[5|5|5|5] , [N2MID5|N2END5|S2MID5|S2END5]
J_NS2_BEG[6|6|6|6] , [N2MID6|N2END6|S2MID6|S2END6]
J_NS2_BEG[7|7|7|7] , [N2MID7|N2END7|S2MID7|S2END7]

ADDR[0|0|0|0] , [J_NS2_END0|E2MID0|E2END0|GND0]
ADDR[1|1|1|1] , [J_NS2_END1|E2MID1|E2END1|GND0]
ADDR[2|2|2|2] , [J_NS2_END2|E2MID2|E2END2|GND0]
ADDR[3|3|3|3] , [J_NS2_END3|E2MID3|E2END3|GND0]
ADDR[4|4|4|4] , [J_NS2_END4|E2MID4|E2END4|GND0]

# WEN - write enable

[WEN|WEN|WEN|WEN],[E2MID6|N2MID6|VCC0|GND0]
[WEN|WEN|WEN|WEN],[N2END3|E2END3|S2END3|E2END4]
[WEN|WEN|WEN|WEN],[N2END2|E2END2|S2END2|E2END5]
[WEN|WEN|WEN|WEN],[E2MID0|E2END1|S2MID0|E2MID3]

# MEN - memory enable

[MEN|MEN|MEN|MEN],[E2MID6|N2MID6|VCC0|GND0]
[MEN|MEN|MEN|MEN],[N2END3|E2END3|S2END3|E2END4]
[MEN|MEN|MEN|MEN],[N2END2|E2END2|S2END2|E2END5]
[MEN|MEN|MEN|MEN],[E2MID0|E2END1|S2MID0|E2MID3]

# REN - read enable

[REN|REN|REN|REN],[E2MID6|N2MID6|VCC0|GND0]
[REN|REN|REN|REN],[N2END3|E2END3|S2END3|E2END4]
[REN|REN|REN|REN],[N2END2|E2END2|S2END2|E2END5]
[REN|REN|REN|REN],[E2MID0|E2END1|S2MID0|E2MID3]

# we use J_NS for the input and for cascading north/south
# normally ,  I would ad twist into the routing (swapping wire indices) to prevent loops
# here I wanted that cascading north-to-north and south-to-south will not change wire index
# therefore ,  I can configure a loop: north-to-south and south-to-north
N2BEG[0|0|0|0] , [J_NS2_END0|E2MID7|E2END7|E6END7]
N2BEG[1|1|1|1] , [J_NS2_END1|E2MID6|E2END6|E6END6]
N2BEG[2|2|2|2] , [J_NS2_END2|E2MID5|E2END5|E6END5]
N2BEG[3|3|3|3] , [J_NS2_END3|E2MID4|E2END4|E6END4]
N2BEG[4|4|4|4] , [J_NS2_END4|E2MID3|E2END3|E6END3]
N2BEG[5|5|5|5] , [J_NS2_END5|E2MID2|E2END2|E6END2]
N2BEG[6|6|6|6] , [J_NS2_END6|E2MID1|E2END1|E6END1]
N2BEG[7|7|7|7] , [J_NS2_END7|E2MID0|E2END0|E6END0]

S2BEG[0|0|0|0] , [J_NS2_END0|E2MID7|E2END7|E6END 8]
S2BEG[1|1|1|1] , [J_NS2_END1|E2MID6|E2END6|E6END 9]
S2BEG[2|2|2|2] , [J_NS2_END2|E2MID5|E2END5|E6END10]
S2BEG[3|3|3|3] , [J_NS2_END3|E2MID4|E2END4|E6END11]
S2BEG[4|4|4|4] , [J_NS2_END4|E2MID3|E2END3|E1END 0]
S2BEG[5|5|5|5] , [J_NS2_END5|E2MID2|E2END2|E1END 1]
S2BEG[6|6|6|6] , [J_NS2_END6|E2MID1|E2END1|E1END 2]
S2BEG[7|7|7|7] , [J_NS2_END7|E2MID0|E2END0|E1END 3]


J_NS1_BEG[0|0|0|0] , [N1END0|S1END0|E6END0|GND0]
J_NS1_BEG[1|1|1|1] , [N1END1|S1END1|E6END1|GND0]
J_NS1_BEG[2|2|2|2] , [N1END2|S1END2|E6END2|GND0]
J_NS1_BEG[3|3|3|3] , [N1END3|S1END3|E6END3|GND0]

#FAB2RAM_C_I[0|0|0|0] , [J_NS1_END0|E1END0|E6END0|GND0]
#FAB2RAM_C_I[1|1|1|1] , [J_NS1_END1|E1END1|E6END1|GND0]
#FAB2RAM_C_I[2|2|2|2] , [J_NS1_END2|E1END2|E6END2|GND0]
#FAB2RAM_C_I[3|3|3|3] , [J_NS1_END3|E1END3|E6END3|GND0]

N1BEG[0|0|0|0] , [J_NS1_END0|E1END0|E6END4|J_NS4_END12]
N1BEG[1|1|1|1] , [J_NS1_END1|E1END1|E6END5|J_NS4_END13]
N1BEG[2|2|2|2] , [J_NS1_END2|E1END2|E6END6|J_NS4_END14]
N1BEG[3|3|3|3] , [J_NS1_END3|E1END3|E6END7|J_NS4_END15]

S1BEG[0|0|0|0] , [J_NS1_END0|E1END0|E6END 8|J_NS4_END12]
S1BEG[1|1|1|1] , [J_NS1_END1|E1END1|E6END 9|J_NS4_END13]
S1BEG[2|2|2|2] , [J_NS1_END2|E1END2|E6END10|J_NS4_END14]
S1BEG[3|3|3|3] , [J_NS1_END3|E1END3|E6END11|J_NS4_END15]

#East outputs

J_NS4_BEG[ 0| 0| 0| 0] , [N4END0|S4END0|N1END0|S1END0]
J_NS4_BEG[ 1| 1| 1| 1] , [N4END1|S4END1|N1END1|S1END1]
J_NS4_BEG[ 2| 2| 2| 2] , [N4END2|S4END2|N1END2|S1END2]
J_NS4_BEG[ 3| 3| 3| 3] , [N4END3|S4END3|N1END3|S1END3]
J_NS4_BEG[ 4| 4| 4| 4] , [N4END0|S4END0|N1END0|S1END0]
J_NS4_BEG[ 5| 5| 5| 5] , [N4END1|S4END1|N1END1|S1END1]
J_NS4_BEG[ 6| 6| 6| 6] , [N4END2|S4END2|N1END2|S1END2]
J_NS4_BEG[ 7| 7| 7| 7] , [N4END3|S4END3|N1END3|S1END3]
J_NS4_BEG[ 8| 8| 8| 8] , [N4END0|S4END0|N1END0|S1END0]
J_NS4_BEG[ 9| 9| 9| 9] , [N4END1|S4END1|N1END1|S1END1]
J_NS4_BEG[10|10|10|10] , [N4END2|S4END2|N1END2|S1END2]
J_NS4_BEG[11|11|11|11] , [N4END3|S4END3|N1END3|S1END3]
J_NS4_BEG[12|12|12|12] , [N4END0|S4END0|N1END0|S1END0]
J_NS4_BEG[13|13|13|13] , [N4END1|S4END1|N1END1|S1END1]
J_NS4_BEG[14|14|14|14] , [N4END2|S4END2|N1END2|S1END2]
J_NS4_BEG[15|15|15|15] , [N4END3|S4END3|N1END3|S1END3]

J_NS2_BEG[0|0|0|0] , [N2MID0|N2END0|S2MID0|S2END0]
J_NS2_BEG[1|1|1|1] , [N2MID1|N2END1|S2MID1|S2END1]
J_NS2_BEG[2|2|2|2] , [N2MID2|N2END2|S2MID2|S2END2]
J_NS2_BEG[3|3|3|3] , [N2MID3|N2END3|S2MID3|S2END3]
J_NS2_BEG[4|4|4|4] , [N2MID4|N2END4|S2MID4|S2END4]
J_NS2_BEG[5|5|5|5] , [N2MID5|N2END5|S2MID5|S2END5]
J_NS2_BEG[6|6|6|6] , [N2MID6|N2END6|S2MID6|S2END6]
J_NS2_BEG[7|7|7|7] , [N2MID7|N2END7|S2MID7|S2END7]

WW4BEG[ 0| 0| 0| 0] , [DOUT0|J_NS4_END15|J_NS2_END7|DOUT12] #J_NS2_BEG0|0|0]
WW4BEG[ 1| 1| 1| 1] , [DOUT1|J_NS4_END14|J_NS2_END6|DOUT13] #J_NS2_BEG1|1|1]
WW4BEG[ 2| 2| 2| 2] , [DOUT2|J_NS4_END13|J_NS2_END5|DOUT14] #J_NS2_BEG2|2|2]
WW4BEG[ 3| 3| 3| 3] , [DOUT3|J_NS4_END12|J_NS2_END4|DOUT15] #J_NS2_BEG3|3|3]
WW4BEG[ 4| 4| 4| 4] , [DOUT4|J_NS4_END11|J_NS2_END3|DOUT8] #J_NS2_BEG4|0|0]
WW4BEG[ 5| 5| 5| 5] , [DOUT5|J_NS4_END10|J_NS2_END2|DOUT9] #J_NS2_BEG5|1|1]
WW4BEG[ 6| 6| 6| 6] , [DOUT6|J_NS4_END9 |J_NS2_END1|DOUT10]  #J_NS2_BEG6|2|2]
WW4BEG[ 7| 7| 7| 7] , [DOUT7|J_NS4_END8 |J_NS2_END0|DOUT11]  #J_NS2_BEG7|3|3]
WW4BEG[ 8| 8| 8| 8] , [DOUT8|J_NS4_END7 |J_NS2_END7|DOUT4]  #J_NS2_BEG0|0|0]
WW4BEG[ 9| 9| 9| 9] , [DOUT9|J_NS4_END6 |J_NS2_END6|DOUT5]  #J_NS2_BEG1|1|1]
WW4BEG[10|10|10|10] , [DOUT10|J_NS4_END5 |J_NS2_END5|DOUT6]  #J_NS2_BEG2|2|2]
WW4BEG[11|11|11|11] , [DOUT11|J_NS4_END4 |J_NS2_END4|DOUT7]  #J_NS2_BEG3|3|3]
WW4BEG[12|12|12|12] , [DOUT12|J_NS4_END3 |J_NS2_END3|DOUT0]  #J_NS2_BEG4|0|0]
WW4BEG[13|13|13|13] , [DOUT13|J_NS4_END2 |J_NS2_END2|DOUT1]  #J_NS2_BEG5|1|1]
WW4BEG[14|14|14|14] , [DOUT14|J_NS4_END1 |J_NS2_END1|DOUT2]  #J_NS2_BEG6|2|2]
WW4BEG[15|15|15|15] , [DOUT15|J_NS4_END0 |J_NS2_END0|DOUT3]  #J_NS2_BEG7|3|3]
                       
W2BEG [0|0|0|0] , [DOUT0|J_NS2_END0|DOUT8|J_NS2_END7]
W2BEG [1|1|1|1] , [DOUT1|J_NS2_END1|DOUT9|J_NS2_END6]
W2BEG [2|2|2|2] , [DOUT2|J_NS2_END2|DOUT10|J_NS2_END5]
W2BEG [3|3|3|3] , [DOUT3|J_NS2_END3|DOUT11|J_NS2_END4]
W2BEG [4|4|4|4] , [DOUT4|J_NS2_END4|DOUT12|J_NS2_END3]
W2BEG [5|5|5|5] , [DOUT5|J_NS2_END5|DOUT13|J_NS2_END2]
W2BEG [6|6|6|6] , [DOUT6|J_NS2_END6|DOUT14|J_NS2_END1]
W2BEG [7|7|7|7] , [DOUT7|J_NS2_END7|DOUT15|J_NS2_END0]
W2BEGb[0|0|0|0] , [DOUT8|J_NS2_END0|DOUT0|J_NS2_END7]
W2BEGb[1|1|1|1] , [DOUT9|J_NS2_END1|DOUT1|J_NS2_END6]
W2BEGb[2|2|2|2] , [DOUT10|J_NS2_END2|DOUT2|J_NS2_END5]
W2BEGb[3|3|3|3] , [DOUT11|J_NS2_END3|DOUT3|J_NS2_END4]
W2BEGb[4|4|4|4] , [DOUT12|J_NS2_END4|DOUT4|J_NS2_END3]
W2BEGb[5|5|5|5] , [DOUT13|J_NS2_END5|DOUT5|J_NS2_END2]
W2BEGb[6|6|6|6] , [DOUT14|J_NS2_END6|DOUT6|J_NS2_END1]
W2BEGb[7|7|7|7] , [DOUT15|J_NS2_END7|DOUT7|J_NS2_END0]

W6BEG[ 0| 0| 0| 0] , [N4END0       |S4END0    |J_NS4_END15|J_NS4_END11]
W6BEG[ 1| 1| 1| 1] , [N4END1       |S4END1    |J_NS4_END14|J_NS4_END10]
W6BEG[ 2| 2| 2| 2] , [N4END2       |S4END2    |J_NS4_END13|J_NS4_END9 ]
W6BEG[ 3| 3| 3| 3] , [N4END3       |S4END3    |J_NS4_END12|J_NS4_END8 ]
W6BEG[ 4| 4| 4| 4] , [DOUT4|J_NS2_END0|J_NS4_END11|J_NS4_END7 ]
W6BEG[ 5| 5| 5| 5] , [DOUT5|J_NS2_END1|J_NS4_END10|J_NS4_END6 ]
W6BEG[ 6| 6| 6| 6] , [DOUT6|J_NS2_END2|J_NS4_END9 |J_NS4_END5 ]
W6BEG[ 7| 7| 7| 7] , [DOUT7|J_NS2_END3|J_NS4_END8 |J_NS4_END4 ]
W6BEG[ 8| 8| 8| 8] , [DOUT0|J_NS2_END4|J_NS4_END7 |J_NS4_END3 ]
W6BEG[ 9| 9| 9| 9] , [DOUT1|J_NS2_END5|J_NS4_END6 |J_NS4_END2 ]
W6BEG[10|10|10|10] , [DOUT2|J_NS2_END6|J_NS4_END5 |J_NS4_END1 ]
W6BEG[11|11|11|11] , [DOUT3|J_NS2_END7|J_NS4_END4 |J_NS4_END0 ]
                                               
W1BEG [0|0|0|0] , [N1END0|S1END0|DOUT7|DOUT2]
W1BEG [1|1|1|1] , [N1END1|S1END1|DOUT6|DOUT3]
W1BEG [2|2|2|2] , [N1END2|S1END2|DOUT5|DOUT0]
W1BEG [3|3|3|3] , [N1END3|S1END3|DOUT4|DOUT1]
