// Seed: 4117433104
module module_0 (
    input wor id_0,
    output supply1 id_1,
    output wor id_2,
    output tri1 id_3,
    input tri1 id_4,
    input tri id_5,
    output wor id_6,
    input tri id_7,
    input tri1 id_8,
    input wor id_9,
    input supply0 id_10,
    input supply0 id_11,
    input tri1 id_12,
    input wor id_13,
    input tri1 id_14,
    output tri0 id_15,
    input wor id_16,
    output uwire id_17
);
  assign id_17 = id_7;
  assign id_17 = 1;
  wire id_19;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input uwire id_2,
    output supply1 id_3,
    output tri1 id_4,
    output logic id_5,
    input wire id_6,
    output wor id_7
);
  generate
    assign id_3 = id_2;
  endgenerate
  always id_5 <= -1 == id_2 ^ !-1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_4,
      id_3,
      id_6,
      id_6,
      id_7,
      id_6,
      id_6,
      id_0,
      id_0,
      id_0,
      id_6,
      id_6,
      id_2,
      id_7,
      id_0,
      id_7
  );
  assign modCall_1.type_21 = 0;
endmodule
