[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|AXI4LiteSlave",
    "duplicate":"~Top|Top/mem_slave:AXI4LiteSlave",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|AXI4LiteSlave_1",
    "duplicate":"~Top|Top/vga:VGA/slave:AXI4LiteSlave_1",
    "index":0.02631578947368421
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|AXI4LiteSlave_2",
    "duplicate":"~Top|Top/uart:Uart/slave:AXI4LiteSlave_1",
    "index":0.05263157894736842
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|AXI4LiteSlave_3",
    "duplicate":"~Top|Top/mouse:Mouse/slave:AXI4LiteSlave",
    "index":0.13157894736842105
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|AXI4LiteSlave_4",
    "duplicate":"~Top|Top/timer:Timer/slave:AXI4LiteSlave",
    "index":0.15789473684210525
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/if2id:IF2ID/instruction:PipelineRegister",
    "index":0.23684210526315788
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_1",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/if2id:IF2ID/instruction_address:PipelineRegister_1",
    "index":0.25
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_2",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/if2id:IF2ID/interrupt_flag:PipelineRegister_2",
    "index":0.2631578947368421
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_3",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/if2id:IF2ID/btb_predicted_taken:PipelineRegister_3",
    "index":0.27631578947368424
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_4",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/if2id:IF2ID/btb_predicted_target:PipelineRegister_2",
    "index":0.2894736842105263
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_5",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/instruction:PipelineRegister",
    "index":0.32894736842105265
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_6",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/instruction_address:PipelineRegister_1",
    "index":0.34210526315789475
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_7",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/regs_reg1_read_address:PipelineRegister_7",
    "index":0.35526315789473684
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_8",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/regs_reg2_read_address:PipelineRegister_7",
    "index":0.3684210526315789
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_9",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/regs_write_enable:PipelineRegister_3",
    "index":0.3815789473684211
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_10",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/regs_write_address:PipelineRegister_7",
    "index":0.39473684210526316
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_11",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/regs_write_source:PipelineRegister_11",
    "index":0.40789473684210525
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_12",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/reg1_data:PipelineRegister_2",
    "index":0.42105263157894735
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_13",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/reg2_data:PipelineRegister_2",
    "index":0.4342105263157895
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_14",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/immediate:PipelineRegister_2",
    "index":0.4473684210526316
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_15",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/aluop1_source:PipelineRegister_3",
    "index":0.4605263157894737
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_16",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/aluop2_source:PipelineRegister_3",
    "index":0.47368421052631576
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_17",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/csr_write_enable:PipelineRegister_3",
    "index":0.4868421052631579
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_19",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/memory_read_enable:PipelineRegister_3",
    "index":0.5131578947368421
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_20",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/memory_write_enable:PipelineRegister_3",
    "index":0.5263157894736842
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_21",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/id2ex:ID2EX/csr_read_data:PipelineRegister_2",
    "index":0.5394736842105263
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_22",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/ex2mem:EX2MEM/regs_write_enable:PipelineRegister_3",
    "index":0.6052631578947368
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_23",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/ex2mem:EX2MEM/regs_write_source:PipelineRegister_11",
    "index":0.618421052631579
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_24",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/ex2mem:EX2MEM/regs_write_address:PipelineRegister_7",
    "index":0.631578947368421
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_25",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/ex2mem:EX2MEM/instruction_address:PipelineRegister_2",
    "index":0.6447368421052632
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_27",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/ex2mem:EX2MEM/reg2_data:PipelineRegister_2",
    "index":0.6710526315789473
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_28",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/ex2mem:EX2MEM/alu_result:PipelineRegister_2",
    "index":0.6842105263157895
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_29",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/ex2mem:EX2MEM/memory_read_enable:PipelineRegister_3",
    "index":0.6973684210526315
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_30",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/ex2mem:EX2MEM/memory_write_enable:PipelineRegister_3",
    "index":0.7105263157894737
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_31",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/ex2mem:EX2MEM/csr_read_data:PipelineRegister_2",
    "index":0.7236842105263158
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_32",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/mem2wb:MEM2WB/alu_result:PipelineRegister_2",
    "index":0.7631578947368421
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_33",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/mem2wb:MEM2WB/memory_read_data:PipelineRegister_2",
    "index":0.7763157894736842
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_34",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/mem2wb:MEM2WB/regs_write_enable:PipelineRegister_3",
    "index":0.7894736842105263
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_35",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/mem2wb:MEM2WB/regs_write_source:PipelineRegister_11",
    "index":0.8026315789473685
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_36",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/mem2wb:MEM2WB/regs_write_address:PipelineRegister_7",
    "index":0.8157894736842105
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_37",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/mem2wb:MEM2WB/instruction_address:PipelineRegister_2",
    "index":0.8289473684210527
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_38",
    "duplicate":"~Top|Top/cpu:CPU/cpu:PipelinedCPU/mem2wb:MEM2WB/csr_read_data:PipelineRegister_2",
    "index":0.8421052631578947
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.AXI4LiteMaster.state",
    "enumTypeName":"bus.AXI4LiteStates"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"riscv.core.MemoryAccessStates",
    "definition":{
      "Idle":0,
      "Read":1,
      "Write":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.MemoryAccess.mem_access_state",
    "enumTypeName":"riscv.core.MemoryAccessStates"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_33",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_31",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_29",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_27",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_25",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_23",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_21",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_19",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_17",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_15",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_13",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_11",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_9",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_7",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_5",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_3",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_1",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl.io_alu_funct",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"riscv.core.ALUFunctions",
    "definition":{
      "sll":3,
      "sra":9,
      "or":6,
      "xor":5,
      "slt":4,
      "sub":2,
      "add":1,
      "sltu":10,
      "and":7,
      "srl":8,
      "zero":0
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALU.io_func",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.AXI4LiteSlave.state",
    "enumTypeName":"bus.AXI4LiteStates"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.AXI4LiteSlave_1.state",
    "enumTypeName":"bus.AXI4LiteStates"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"Top.TrueDualPortRAM32",
    "name":"TrueDualPortRAM32.v",
    "text":"// SPDX-License-Identifier: MIT\n// True dual-port, dual-clock RAM behavioral model\n// Port A: Write port (CPU clock domain)\n// Port B: Read port (Pixel clock domain)\n\nmodule TrueDualPortRAM32 #(\n    parameter DEPTH = 6144,       // Number of 32-bit words\n    parameter ADDR_WIDTH = 13     // Address width in bits\n) (\n    // Port A: Write port (CPU clock domain)\n    input wire clka,\n    input wire wea,\n    input wire [ADDR_WIDTH-1:0] addra,\n    input wire [31:0] dina,\n\n    // Port B: Read port (Pixel clock domain)\n    input wire clkb,\n    input wire [ADDR_WIDTH-1:0] addrb,\n    output reg [31:0] doutb\n);\n\n    // RAM storage\n    reg [31:0] mem [0:DEPTH-1];\n\n    // Port A: Write port\n    always @(posedge clka) begin\n        if (wea) begin\n            mem[addra] <= dina;\n        end\n    end\n\n    // Port B: Read port\n    always @(posedge clkb) begin\n        doutb <= mem[addrb];\n    end\n\n    // Initialize memory to zero\n    integer i;\n    initial begin\n        for (i = 0; i < DEPTH; i = i + 1) begin\n            mem[i] = 32'h0;\n        end\n    end\n\nendmodule\n"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"bus.AXI4LiteStates",
    "definition":{
      "ReadData":2,
      "WriteAddr":3,
      "WriteResp":5,
      "Idle":0,
      "WriteData":4,
      "ReadAddr":1
    }
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"verilog/verilator"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_vga_rrggbb",
    "sources":[
      "~Top|Top>io_mouse_x",
      "~Top|Top>io_mouse_y"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_cpu_debug_read_data",
    "sources":[
      "~Top|Top>io_cpu_debug_read_address"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_cpu_csr_debug_read_data",
    "sources":[
      "~Top|Top>io_cpu_csr_debug_read_address"
    ]
  }
]