{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09344,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09752,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00656296,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0120064,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00525016,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0120064,
	"finish__design__instance__count__class:buffer": 13,
	"finish__design__instance__area__class:buffer": 23.674,
	"finish__design__instance__count__class:clock_buffer": 5,
	"finish__design__instance__area__class:clock_buffer": 6.65,
	"finish__design__instance__count__class:timing_repair_buffer": 86,
	"finish__design__instance__area__class:timing_repair_buffer": 80.598,
	"finish__design__instance__count__class:inverter": 85,
	"finish__design__instance__area__class:inverter": 59.318,
	"finish__design__instance__count__class:clock_inverter": 3,
	"finish__design__instance__area__class:clock_inverter": 2.926,
	"finish__design__instance__count__class:sequential_cell": 35,
	"finish__design__instance__area__class:sequential_cell": 159.334,
	"finish__design__instance__count__class:multi_input_combinational_cell": 369,
	"finish__design__instance__area__class:multi_input_combinational_cell": 480.662,
	"finish__design__instance__count": 596,
	"finish__design__instance__area": 813.162,
	"finish__timing__setup__tns": -0.401163,
	"finish__timing__setup__ws": -0.0578451,
	"finish__clock__skew__setup": 0.00161938,
	"finish__clock__skew__hold": 0.00161938,
	"finish__timing__drv__max_slew_limit": 0.756448,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.773616,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 11,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00168016,
	"finish__power__switching__total": 0.00142181,
	"finish__power__leakage__total": 2.17044e-05,
	"finish__power__total": 0.00312368,
	"finish__design__io": 54,
	"finish__design__die__area": 1600.8,
	"finish__design__core__area": 1376.28,
	"finish__design__instance__count": 648,
	"finish__design__instance__area": 826.994,
	"finish__design__instance__count__stdcell": 648,
	"finish__design__instance__area__stdcell": 826.994,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.600889,
	"finish__design__instance__utilization__stdcell": 0.600889,
	"finish__design__rows": 26,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 26,
	"finish__design__sites": 5174,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 5174,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}