
nRF24L01_Tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000399c  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08003b34  08003b34  00013b34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b44  08003b44  00020020  2**0
                  CONTENTS
  4 .ARM          00000008  08003b44  08003b44  00013b44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003b4c  08003b4c  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b4c  08003b4c  00013b4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003b50  08003b50  00013b50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000020  20000000  08003b54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000144  20000020  08003b74  00020020  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000164  08003b74  00020164  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d6eb  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001dd5  00000000  00000000  0002d73b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000dd8  00000000  00000000  0002f510  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000cd0  00000000  00000000  000302e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015fc9  00000000  00000000  00030fb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a048  00000000  00000000  00046f81  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00088b66  00000000  00000000  00050fc9  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d9b2f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003958  00000000  00000000  000d9bac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000020 	.word	0x20000020
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08003b1c 	.word	0x08003b1c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000024 	.word	0x20000024
 80001d4:	08003b1c 	.word	0x08003b1c

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b972 	b.w	80004d4 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9e08      	ldr	r6, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	4688      	mov	r8, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	d14b      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000216:	428a      	cmp	r2, r1
 8000218:	4615      	mov	r5, r2
 800021a:	d967      	bls.n	80002ec <__udivmoddi4+0xe4>
 800021c:	fab2 f282 	clz	r2, r2
 8000220:	b14a      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000222:	f1c2 0720 	rsb	r7, r2, #32
 8000226:	fa01 f302 	lsl.w	r3, r1, r2
 800022a:	fa20 f707 	lsr.w	r7, r0, r7
 800022e:	4095      	lsls	r5, r2
 8000230:	ea47 0803 	orr.w	r8, r7, r3
 8000234:	4094      	lsls	r4, r2
 8000236:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800023a:	0c23      	lsrs	r3, r4, #16
 800023c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000240:	fa1f fc85 	uxth.w	ip, r5
 8000244:	fb0e 8817 	mls	r8, lr, r7, r8
 8000248:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024c:	fb07 f10c 	mul.w	r1, r7, ip
 8000250:	4299      	cmp	r1, r3
 8000252:	d909      	bls.n	8000268 <__udivmoddi4+0x60>
 8000254:	18eb      	adds	r3, r5, r3
 8000256:	f107 30ff 	add.w	r0, r7, #4294967295
 800025a:	f080 811b 	bcs.w	8000494 <__udivmoddi4+0x28c>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 8118 	bls.w	8000494 <__udivmoddi4+0x28c>
 8000264:	3f02      	subs	r7, #2
 8000266:	442b      	add	r3, r5
 8000268:	1a5b      	subs	r3, r3, r1
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000270:	fb0e 3310 	mls	r3, lr, r0, r3
 8000274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000278:	fb00 fc0c 	mul.w	ip, r0, ip
 800027c:	45a4      	cmp	ip, r4
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x8c>
 8000280:	192c      	adds	r4, r5, r4
 8000282:	f100 33ff 	add.w	r3, r0, #4294967295
 8000286:	f080 8107 	bcs.w	8000498 <__udivmoddi4+0x290>
 800028a:	45a4      	cmp	ip, r4
 800028c:	f240 8104 	bls.w	8000498 <__udivmoddi4+0x290>
 8000290:	3802      	subs	r0, #2
 8000292:	442c      	add	r4, r5
 8000294:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000298:	eba4 040c 	sub.w	r4, r4, ip
 800029c:	2700      	movs	r7, #0
 800029e:	b11e      	cbz	r6, 80002a8 <__udivmoddi4+0xa0>
 80002a0:	40d4      	lsrs	r4, r2
 80002a2:	2300      	movs	r3, #0
 80002a4:	e9c6 4300 	strd	r4, r3, [r6]
 80002a8:	4639      	mov	r1, r7
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d909      	bls.n	80002c6 <__udivmoddi4+0xbe>
 80002b2:	2e00      	cmp	r6, #0
 80002b4:	f000 80eb 	beq.w	800048e <__udivmoddi4+0x286>
 80002b8:	2700      	movs	r7, #0
 80002ba:	e9c6 0100 	strd	r0, r1, [r6]
 80002be:	4638      	mov	r0, r7
 80002c0:	4639      	mov	r1, r7
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	fab3 f783 	clz	r7, r3
 80002ca:	2f00      	cmp	r7, #0
 80002cc:	d147      	bne.n	800035e <__udivmoddi4+0x156>
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d302      	bcc.n	80002d8 <__udivmoddi4+0xd0>
 80002d2:	4282      	cmp	r2, r0
 80002d4:	f200 80fa 	bhi.w	80004cc <__udivmoddi4+0x2c4>
 80002d8:	1a84      	subs	r4, r0, r2
 80002da:	eb61 0303 	sbc.w	r3, r1, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	4698      	mov	r8, r3
 80002e2:	2e00      	cmp	r6, #0
 80002e4:	d0e0      	beq.n	80002a8 <__udivmoddi4+0xa0>
 80002e6:	e9c6 4800 	strd	r4, r8, [r6]
 80002ea:	e7dd      	b.n	80002a8 <__udivmoddi4+0xa0>
 80002ec:	b902      	cbnz	r2, 80002f0 <__udivmoddi4+0xe8>
 80002ee:	deff      	udf	#255	; 0xff
 80002f0:	fab2 f282 	clz	r2, r2
 80002f4:	2a00      	cmp	r2, #0
 80002f6:	f040 808f 	bne.w	8000418 <__udivmoddi4+0x210>
 80002fa:	1b49      	subs	r1, r1, r5
 80002fc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000300:	fa1f f885 	uxth.w	r8, r5
 8000304:	2701      	movs	r7, #1
 8000306:	fbb1 fcfe 	udiv	ip, r1, lr
 800030a:	0c23      	lsrs	r3, r4, #16
 800030c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000310:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000314:	fb08 f10c 	mul.w	r1, r8, ip
 8000318:	4299      	cmp	r1, r3
 800031a:	d907      	bls.n	800032c <__udivmoddi4+0x124>
 800031c:	18eb      	adds	r3, r5, r3
 800031e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x122>
 8000324:	4299      	cmp	r1, r3
 8000326:	f200 80cd 	bhi.w	80004c4 <__udivmoddi4+0x2bc>
 800032a:	4684      	mov	ip, r0
 800032c:	1a59      	subs	r1, r3, r1
 800032e:	b2a3      	uxth	r3, r4
 8000330:	fbb1 f0fe 	udiv	r0, r1, lr
 8000334:	fb0e 1410 	mls	r4, lr, r0, r1
 8000338:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800033c:	fb08 f800 	mul.w	r8, r8, r0
 8000340:	45a0      	cmp	r8, r4
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x14c>
 8000344:	192c      	adds	r4, r5, r4
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x14a>
 800034c:	45a0      	cmp	r8, r4
 800034e:	f200 80b6 	bhi.w	80004be <__udivmoddi4+0x2b6>
 8000352:	4618      	mov	r0, r3
 8000354:	eba4 0408 	sub.w	r4, r4, r8
 8000358:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800035c:	e79f      	b.n	800029e <__udivmoddi4+0x96>
 800035e:	f1c7 0c20 	rsb	ip, r7, #32
 8000362:	40bb      	lsls	r3, r7
 8000364:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000368:	ea4e 0e03 	orr.w	lr, lr, r3
 800036c:	fa01 f407 	lsl.w	r4, r1, r7
 8000370:	fa20 f50c 	lsr.w	r5, r0, ip
 8000374:	fa21 f30c 	lsr.w	r3, r1, ip
 8000378:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800037c:	4325      	orrs	r5, r4
 800037e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000382:	0c2c      	lsrs	r4, r5, #16
 8000384:	fb08 3319 	mls	r3, r8, r9, r3
 8000388:	fa1f fa8e 	uxth.w	sl, lr
 800038c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000390:	fb09 f40a 	mul.w	r4, r9, sl
 8000394:	429c      	cmp	r4, r3
 8000396:	fa02 f207 	lsl.w	r2, r2, r7
 800039a:	fa00 f107 	lsl.w	r1, r0, r7
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b0>
 80003a0:	eb1e 0303 	adds.w	r3, lr, r3
 80003a4:	f109 30ff 	add.w	r0, r9, #4294967295
 80003a8:	f080 8087 	bcs.w	80004ba <__udivmoddi4+0x2b2>
 80003ac:	429c      	cmp	r4, r3
 80003ae:	f240 8084 	bls.w	80004ba <__udivmoddi4+0x2b2>
 80003b2:	f1a9 0902 	sub.w	r9, r9, #2
 80003b6:	4473      	add	r3, lr
 80003b8:	1b1b      	subs	r3, r3, r4
 80003ba:	b2ad      	uxth	r5, r5
 80003bc:	fbb3 f0f8 	udiv	r0, r3, r8
 80003c0:	fb08 3310 	mls	r3, r8, r0, r3
 80003c4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003c8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003cc:	45a2      	cmp	sl, r4
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1da>
 80003d0:	eb1e 0404 	adds.w	r4, lr, r4
 80003d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d8:	d26b      	bcs.n	80004b2 <__udivmoddi4+0x2aa>
 80003da:	45a2      	cmp	sl, r4
 80003dc:	d969      	bls.n	80004b2 <__udivmoddi4+0x2aa>
 80003de:	3802      	subs	r0, #2
 80003e0:	4474      	add	r4, lr
 80003e2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003e6:	fba0 8902 	umull	r8, r9, r0, r2
 80003ea:	eba4 040a 	sub.w	r4, r4, sl
 80003ee:	454c      	cmp	r4, r9
 80003f0:	46c2      	mov	sl, r8
 80003f2:	464b      	mov	r3, r9
 80003f4:	d354      	bcc.n	80004a0 <__udivmoddi4+0x298>
 80003f6:	d051      	beq.n	800049c <__udivmoddi4+0x294>
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d069      	beq.n	80004d0 <__udivmoddi4+0x2c8>
 80003fc:	ebb1 050a 	subs.w	r5, r1, sl
 8000400:	eb64 0403 	sbc.w	r4, r4, r3
 8000404:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000408:	40fd      	lsrs	r5, r7
 800040a:	40fc      	lsrs	r4, r7
 800040c:	ea4c 0505 	orr.w	r5, ip, r5
 8000410:	e9c6 5400 	strd	r5, r4, [r6]
 8000414:	2700      	movs	r7, #0
 8000416:	e747      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000418:	f1c2 0320 	rsb	r3, r2, #32
 800041c:	fa20 f703 	lsr.w	r7, r0, r3
 8000420:	4095      	lsls	r5, r2
 8000422:	fa01 f002 	lsl.w	r0, r1, r2
 8000426:	fa21 f303 	lsr.w	r3, r1, r3
 800042a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800042e:	4338      	orrs	r0, r7
 8000430:	0c01      	lsrs	r1, r0, #16
 8000432:	fbb3 f7fe 	udiv	r7, r3, lr
 8000436:	fa1f f885 	uxth.w	r8, r5
 800043a:	fb0e 3317 	mls	r3, lr, r7, r3
 800043e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000442:	fb07 f308 	mul.w	r3, r7, r8
 8000446:	428b      	cmp	r3, r1
 8000448:	fa04 f402 	lsl.w	r4, r4, r2
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x256>
 800044e:	1869      	adds	r1, r5, r1
 8000450:	f107 3cff 	add.w	ip, r7, #4294967295
 8000454:	d22f      	bcs.n	80004b6 <__udivmoddi4+0x2ae>
 8000456:	428b      	cmp	r3, r1
 8000458:	d92d      	bls.n	80004b6 <__udivmoddi4+0x2ae>
 800045a:	3f02      	subs	r7, #2
 800045c:	4429      	add	r1, r5
 800045e:	1acb      	subs	r3, r1, r3
 8000460:	b281      	uxth	r1, r0
 8000462:	fbb3 f0fe 	udiv	r0, r3, lr
 8000466:	fb0e 3310 	mls	r3, lr, r0, r3
 800046a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046e:	fb00 f308 	mul.w	r3, r0, r8
 8000472:	428b      	cmp	r3, r1
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x27e>
 8000476:	1869      	adds	r1, r5, r1
 8000478:	f100 3cff 	add.w	ip, r0, #4294967295
 800047c:	d217      	bcs.n	80004ae <__udivmoddi4+0x2a6>
 800047e:	428b      	cmp	r3, r1
 8000480:	d915      	bls.n	80004ae <__udivmoddi4+0x2a6>
 8000482:	3802      	subs	r0, #2
 8000484:	4429      	add	r1, r5
 8000486:	1ac9      	subs	r1, r1, r3
 8000488:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800048c:	e73b      	b.n	8000306 <__udivmoddi4+0xfe>
 800048e:	4637      	mov	r7, r6
 8000490:	4630      	mov	r0, r6
 8000492:	e709      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000494:	4607      	mov	r7, r0
 8000496:	e6e7      	b.n	8000268 <__udivmoddi4+0x60>
 8000498:	4618      	mov	r0, r3
 800049a:	e6fb      	b.n	8000294 <__udivmoddi4+0x8c>
 800049c:	4541      	cmp	r1, r8
 800049e:	d2ab      	bcs.n	80003f8 <__udivmoddi4+0x1f0>
 80004a0:	ebb8 0a02 	subs.w	sl, r8, r2
 80004a4:	eb69 020e 	sbc.w	r2, r9, lr
 80004a8:	3801      	subs	r0, #1
 80004aa:	4613      	mov	r3, r2
 80004ac:	e7a4      	b.n	80003f8 <__udivmoddi4+0x1f0>
 80004ae:	4660      	mov	r0, ip
 80004b0:	e7e9      	b.n	8000486 <__udivmoddi4+0x27e>
 80004b2:	4618      	mov	r0, r3
 80004b4:	e795      	b.n	80003e2 <__udivmoddi4+0x1da>
 80004b6:	4667      	mov	r7, ip
 80004b8:	e7d1      	b.n	800045e <__udivmoddi4+0x256>
 80004ba:	4681      	mov	r9, r0
 80004bc:	e77c      	b.n	80003b8 <__udivmoddi4+0x1b0>
 80004be:	3802      	subs	r0, #2
 80004c0:	442c      	add	r4, r5
 80004c2:	e747      	b.n	8000354 <__udivmoddi4+0x14c>
 80004c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c8:	442b      	add	r3, r5
 80004ca:	e72f      	b.n	800032c <__udivmoddi4+0x124>
 80004cc:	4638      	mov	r0, r7
 80004ce:	e708      	b.n	80002e2 <__udivmoddi4+0xda>
 80004d0:	4637      	mov	r7, r6
 80004d2:	e6e9      	b.n	80002a8 <__udivmoddi4+0xa0>

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b08c      	sub	sp, #48	; 0x30
 80004dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004de:	f107 031c 	add.w	r3, r7, #28
 80004e2:	2200      	movs	r2, #0
 80004e4:	601a      	str	r2, [r3, #0]
 80004e6:	605a      	str	r2, [r3, #4]
 80004e8:	609a      	str	r2, [r3, #8]
 80004ea:	60da      	str	r2, [r3, #12]
 80004ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80004ee:	2300      	movs	r3, #0
 80004f0:	61bb      	str	r3, [r7, #24]
 80004f2:	4b6f      	ldr	r3, [pc, #444]	; (80006b0 <MX_GPIO_Init+0x1d8>)
 80004f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004f6:	4a6e      	ldr	r2, [pc, #440]	; (80006b0 <MX_GPIO_Init+0x1d8>)
 80004f8:	f043 0310 	orr.w	r3, r3, #16
 80004fc:	6313      	str	r3, [r2, #48]	; 0x30
 80004fe:	4b6c      	ldr	r3, [pc, #432]	; (80006b0 <MX_GPIO_Init+0x1d8>)
 8000500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000502:	f003 0310 	and.w	r3, r3, #16
 8000506:	61bb      	str	r3, [r7, #24]
 8000508:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800050a:	2300      	movs	r3, #0
 800050c:	617b      	str	r3, [r7, #20]
 800050e:	4b68      	ldr	r3, [pc, #416]	; (80006b0 <MX_GPIO_Init+0x1d8>)
 8000510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000512:	4a67      	ldr	r2, [pc, #412]	; (80006b0 <MX_GPIO_Init+0x1d8>)
 8000514:	f043 0304 	orr.w	r3, r3, #4
 8000518:	6313      	str	r3, [r2, #48]	; 0x30
 800051a:	4b65      	ldr	r3, [pc, #404]	; (80006b0 <MX_GPIO_Init+0x1d8>)
 800051c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800051e:	f003 0304 	and.w	r3, r3, #4
 8000522:	617b      	str	r3, [r7, #20]
 8000524:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000526:	2300      	movs	r3, #0
 8000528:	613b      	str	r3, [r7, #16]
 800052a:	4b61      	ldr	r3, [pc, #388]	; (80006b0 <MX_GPIO_Init+0x1d8>)
 800052c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800052e:	4a60      	ldr	r2, [pc, #384]	; (80006b0 <MX_GPIO_Init+0x1d8>)
 8000530:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000534:	6313      	str	r3, [r2, #48]	; 0x30
 8000536:	4b5e      	ldr	r3, [pc, #376]	; (80006b0 <MX_GPIO_Init+0x1d8>)
 8000538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800053a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800053e:	613b      	str	r3, [r7, #16]
 8000540:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000542:	2300      	movs	r3, #0
 8000544:	60fb      	str	r3, [r7, #12]
 8000546:	4b5a      	ldr	r3, [pc, #360]	; (80006b0 <MX_GPIO_Init+0x1d8>)
 8000548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800054a:	4a59      	ldr	r2, [pc, #356]	; (80006b0 <MX_GPIO_Init+0x1d8>)
 800054c:	f043 0301 	orr.w	r3, r3, #1
 8000550:	6313      	str	r3, [r2, #48]	; 0x30
 8000552:	4b57      	ldr	r3, [pc, #348]	; (80006b0 <MX_GPIO_Init+0x1d8>)
 8000554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000556:	f003 0301 	and.w	r3, r3, #1
 800055a:	60fb      	str	r3, [r7, #12]
 800055c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800055e:	2300      	movs	r3, #0
 8000560:	60bb      	str	r3, [r7, #8]
 8000562:	4b53      	ldr	r3, [pc, #332]	; (80006b0 <MX_GPIO_Init+0x1d8>)
 8000564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000566:	4a52      	ldr	r2, [pc, #328]	; (80006b0 <MX_GPIO_Init+0x1d8>)
 8000568:	f043 0302 	orr.w	r3, r3, #2
 800056c:	6313      	str	r3, [r2, #48]	; 0x30
 800056e:	4b50      	ldr	r3, [pc, #320]	; (80006b0 <MX_GPIO_Init+0x1d8>)
 8000570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000572:	f003 0302 	and.w	r3, r3, #2
 8000576:	60bb      	str	r3, [r7, #8]
 8000578:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800057a:	2300      	movs	r3, #0
 800057c:	607b      	str	r3, [r7, #4]
 800057e:	4b4c      	ldr	r3, [pc, #304]	; (80006b0 <MX_GPIO_Init+0x1d8>)
 8000580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000582:	4a4b      	ldr	r2, [pc, #300]	; (80006b0 <MX_GPIO_Init+0x1d8>)
 8000584:	f043 0308 	orr.w	r3, r3, #8
 8000588:	6313      	str	r3, [r2, #48]	; 0x30
 800058a:	4b49      	ldr	r3, [pc, #292]	; (80006b0 <MX_GPIO_Init+0x1d8>)
 800058c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800058e:	f003 0308 	and.w	r3, r3, #8
 8000592:	607b      	str	r3, [r7, #4]
 8000594:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_RESET);
 8000596:	2200      	movs	r2, #0
 8000598:	2110      	movs	r1, #16
 800059a:	4846      	ldr	r0, [pc, #280]	; (80006b4 <MX_GPIO_Init+0x1dc>)
 800059c:	f001 fe8e 	bl	80022bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CE_GPIO_Port, CE_Pin, GPIO_PIN_RESET);
 80005a0:	2200      	movs	r2, #0
 80005a2:	2110      	movs	r1, #16
 80005a4:	4844      	ldr	r0, [pc, #272]	; (80006b8 <MX_GPIO_Init+0x1e0>)
 80005a6:	f001 fe89 	bl	80022bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, TX_LED_Pin|RX_LED_Pin, GPIO_PIN_RESET);
 80005aa:	2200      	movs	r2, #0
 80005ac:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80005b0:	4842      	ldr	r0, [pc, #264]	; (80006bc <MX_GPIO_Init+0x1e4>)
 80005b2:	f001 fe83 	bl	80022bc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE5 
                           PE6 PE7 PE8 PE9 
                           PE10 PE11 PE12 PE13 
                           PE14 PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 80005b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005ba:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9 
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005bc:	2303      	movs	r3, #3
 80005be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c0:	2300      	movs	r3, #0
 80005c2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80005c4:	f107 031c 	add.w	r3, r7, #28
 80005c8:	4619      	mov	r1, r3
 80005ca:	483d      	ldr	r0, [pc, #244]	; (80006c0 <MX_GPIO_Init+0x1e8>)
 80005cc:	f001 fcf4 	bl	8001fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 PC0 
                           PC1 PC2 PC3 PC5 
                           PC6 PC7 PC8 PC9 
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0 
 80005d0:	f64f 73ef 	movw	r3, #65519	; 0xffef
 80005d4:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5 
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9 
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005d6:	2303      	movs	r3, #3
 80005d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005da:	2300      	movs	r3, #0
 80005dc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005de:	f107 031c 	add.w	r3, r7, #28
 80005e2:	4619      	mov	r1, r3
 80005e4:	4834      	ldr	r0, [pc, #208]	; (80006b8 <MX_GPIO_Init+0x1e0>)
 80005e6:	f001 fce7 	bl	8001fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80005ea:	2303      	movs	r3, #3
 80005ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005ee:	2303      	movs	r3, #3
 80005f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f2:	2300      	movs	r3, #0
 80005f4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80005f6:	f107 031c 	add.w	r3, r7, #28
 80005fa:	4619      	mov	r1, r3
 80005fc:	4831      	ldr	r0, [pc, #196]	; (80006c4 <MX_GPIO_Init+0x1ec>)
 80005fe:	f001 fcdb 	bl	8001fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 
                           PA8 PA9 PA10 PA11 
                           PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8000602:	f649 730f 	movw	r3, #40719	; 0x9f0f
 8000606:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
                          |GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000608:	2303      	movs	r3, #3
 800060a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060c:	2300      	movs	r3, #0
 800060e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000610:	f107 031c 	add.w	r3, r7, #28
 8000614:	4619      	mov	r1, r3
 8000616:	4827      	ldr	r0, [pc, #156]	; (80006b4 <MX_GPIO_Init+0x1dc>)
 8000618:	f001 fcce 	bl	8001fb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CSN_Pin;
 800061c:	2310      	movs	r3, #16
 800061e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000620:	2301      	movs	r3, #1
 8000622:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000624:	2300      	movs	r3, #0
 8000626:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000628:	2300      	movs	r3, #0
 800062a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CSN_GPIO_Port, &GPIO_InitStruct);
 800062c:	f107 031c 	add.w	r3, r7, #28
 8000630:	4619      	mov	r1, r3
 8000632:	4820      	ldr	r0, [pc, #128]	; (80006b4 <MX_GPIO_Init+0x1dc>)
 8000634:	f001 fcc0 	bl	8001fb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CE_Pin;
 8000638:	2310      	movs	r3, #16
 800063a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800063c:	2301      	movs	r3, #1
 800063e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000640:	2300      	movs	r3, #0
 8000642:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000644:	2300      	movs	r3, #0
 8000646:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CE_GPIO_Port, &GPIO_InitStruct);
 8000648:	f107 031c 	add.w	r3, r7, #28
 800064c:	4619      	mov	r1, r3
 800064e:	481a      	ldr	r0, [pc, #104]	; (80006b8 <MX_GPIO_Init+0x1e0>)
 8000650:	f001 fcb2 	bl	8001fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10 
                           PB12 PB13 PB14 PB15 
                           PB3 PB4 PB5 PB6 
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10 
 8000654:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
 8000658:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800065a:	2303      	movs	r3, #3
 800065c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800065e:	2300      	movs	r3, #0
 8000660:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000662:	f107 031c 	add.w	r3, r7, #28
 8000666:	4619      	mov	r1, r3
 8000668:	4817      	ldr	r0, [pc, #92]	; (80006c8 <MX_GPIO_Init+0x1f0>)
 800066a:	f001 fca5 	bl	8001fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11 
                           PD14 PD15 PD0 PD1 
                           PD2 PD3 PD4 PD5 
                           PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800066e:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8000672:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1 
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000674:	2303      	movs	r3, #3
 8000676:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000678:	2300      	movs	r3, #0
 800067a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800067c:	f107 031c 	add.w	r3, r7, #28
 8000680:	4619      	mov	r1, r3
 8000682:	480e      	ldr	r0, [pc, #56]	; (80006bc <MX_GPIO_Init+0x1e4>)
 8000684:	f001 fc98 	bl	8001fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = TX_LED_Pin|RX_LED_Pin;
 8000688:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800068c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800068e:	2301      	movs	r3, #1
 8000690:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000692:	2300      	movs	r3, #0
 8000694:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000696:	2300      	movs	r3, #0
 8000698:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800069a:	f107 031c 	add.w	r3, r7, #28
 800069e:	4619      	mov	r1, r3
 80006a0:	4806      	ldr	r0, [pc, #24]	; (80006bc <MX_GPIO_Init+0x1e4>)
 80006a2:	f001 fc89 	bl	8001fb8 <HAL_GPIO_Init>

}
 80006a6:	bf00      	nop
 80006a8:	3730      	adds	r7, #48	; 0x30
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	40023800 	.word	0x40023800
 80006b4:	40020000 	.word	0x40020000
 80006b8:	40020800 	.word	0x40020800
 80006bc:	40020c00 	.word	0x40020c00
 80006c0:	40021000 	.word	0x40021000
 80006c4:	40021c00 	.word	0x40021c00
 80006c8:	40020400 	.word	0x40020400

080006cc <statusStrcut_Init>:
static void hardware_Init(nrfStruct_t *nrfStruct, SPI_HandleTypeDef *HAL_SPIx,
		TIM_HandleTypeDef *HAL_TIMx, GPIO_TypeDef *HAL_GPIO_CSN,
		uint16_t HAL_GPIO_Pin_CSN, GPIO_TypeDef *HAL_GPIO_CE,
		uint16_t HAL_GPIO_Pin_CE);

static void statusStrcut_Init(nrfStruct_t *nrfStruct) {
 80006cc:	b480      	push	{r7}
 80006ce:	b083      	sub	sp, #12
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
	nrfStruct->statusStruct.dataReadIrq = 0;
 80006d4:	687a      	ldr	r2, [r7, #4]
 80006d6:	f892 3025 	ldrb.w	r3, [r2, #37]	; 0x25
 80006da:	f36f 0300 	bfc	r3, #0, #1
 80006de:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
	nrfStruct->statusStruct.dataSendIrq = 0;
 80006e2:	687a      	ldr	r2, [r7, #4]
 80006e4:	f892 3025 	ldrb.w	r3, [r2, #37]	; 0x25
 80006e8:	f36f 0341 	bfc	r3, #1, #1
 80006ec:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
	nrfStruct->statusStruct.maxRetr = 0;
 80006f0:	687a      	ldr	r2, [r7, #4]
 80006f2:	f892 3025 	ldrb.w	r3, [r2, #37]	; 0x25
 80006f6:	f36f 0382 	bfc	r3, #2, #1
 80006fa:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
	nrfStruct->statusStruct.pipeNumber = RX_FIFO_EMPTY;
 80006fe:	687a      	ldr	r2, [r7, #4]
 8000700:	f892 3025 	ldrb.w	r3, [r2, #37]	; 0x25
 8000704:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8000708:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
	nrfStruct->statusStruct.txFull = 0;
 800070c:	687a      	ldr	r2, [r7, #4]
 800070e:	f892 3025 	ldrb.w	r3, [r2, #37]	; 0x25
 8000712:	f36f 1386 	bfc	r3, #6, #1
 8000716:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25

	nrfStruct->statusStruct.packetsLost = 0;
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	2200      	movs	r2, #0
 800071e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	nrfStruct->statusStruct.packetsRetr = 0;
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	2200      	movs	r2, #0
 8000726:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 800072a:	bf00      	nop
 800072c:	370c      	adds	r7, #12
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr

08000736 <settingStruct_Init>:

static void settingStruct_Init(nrfStruct_t *nrfStruct) {
 8000736:	b480      	push	{r7}
 8000738:	b085      	sub	sp, #20
 800073a:	af00      	add	r7, sp, #0
 800073c:	6078      	str	r0, [r7, #4]
	/* Init settigns struct */
	nrfStruct->setStruct.rxMode = 0;			//set as receiver
 800073e:	687a      	ldr	r2, [r7, #4]
 8000740:	7813      	ldrb	r3, [r2, #0]
 8000742:	f36f 0300 	bfc	r3, #0, #1
 8000746:	7013      	strb	r3, [r2, #0]
	nrfStruct->setStruct.channel = 0x02; 				//set channel np. 0
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	2202      	movs	r2, #2
 800074c:	705a      	strb	r2, [r3, #1]
	nrfStruct->setStruct.dataRate = RF_DataRate_2M;  //lowest data rate
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	2201      	movs	r2, #1
 8000752:	709a      	strb	r2, [r3, #2]
	nrfStruct->setStruct.powerRF = RF_PWR_0dBm;		//-12dBm power
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	2203      	movs	r2, #3
 8000758:	70da      	strb	r2, [r3, #3]

	nrfStruct->setStruct.ard = 0;		//auto retr. delay 250us
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	2200      	movs	r2, #0
 800075e:	711a      	strb	r2, [r3, #4]
	nrfStruct->setStruct.arc = 3;		//auto retr. counter
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	2203      	movs	r2, #3
 8000764:	715a      	strb	r2, [r3, #5]

	nrfStruct->setStruct.enableCRC = 1;
 8000766:	687a      	ldr	r2, [r7, #4]
 8000768:	7bd3      	ldrb	r3, [r2, #15]
 800076a:	f043 0301 	orr.w	r3, r3, #1
 800076e:	73d3      	strb	r3, [r2, #15]
	nrfStruct->setStruct.codingCRC = 0;
 8000770:	687a      	ldr	r2, [r7, #4]
 8000772:	7bd3      	ldrb	r3, [r2, #15]
 8000774:	f36f 0341 	bfc	r3, #1, #1
 8000778:	73d3      	strb	r3, [r2, #15]

	nrfStruct->setStruct.enableTxIrq = 0;
 800077a:	687a      	ldr	r2, [r7, #4]
 800077c:	7bd3      	ldrb	r3, [r2, #15]
 800077e:	f36f 0382 	bfc	r3, #2, #1
 8000782:	73d3      	strb	r3, [r2, #15]
	nrfStruct->setStruct.enableRxIrq = 0;
 8000784:	687a      	ldr	r2, [r7, #4]
 8000786:	7bd3      	ldrb	r3, [r2, #15]
 8000788:	f36f 03c3 	bfc	r3, #3, #1
 800078c:	73d3      	strb	r3, [r2, #15]
	nrfStruct->setStruct.enableMaxRtIrq = 0;
 800078e:	687a      	ldr	r2, [r7, #4]
 8000790:	7bd3      	ldrb	r3, [r2, #15]
 8000792:	f36f 1304 	bfc	r3, #4, #1
 8000796:	73d3      	strb	r3, [r2, #15]

	/* Pipe Enable - defult pipe 0 enable only */
	nrfStruct->setStruct.pipeEn = DF_RXADDR;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	2203      	movs	r2, #3
 800079c:	719a      	strb	r2, [r3, #6]
	nrfStruct->setStruct.pipeACK = DF_EN_AA;
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	223f      	movs	r2, #63	; 0x3f
 80007a2:	71da      	strb	r2, [r3, #7]
	nrfStruct->setStruct.pipeDPL = DF_DYNPD;
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	2200      	movs	r2, #0
 80007a8:	721a      	strb	r2, [r3, #8]

	/* Pipe RX Payload Lenght  */
	uint8_t i;
	for (i = 0; i < 6; i++) {
 80007aa:	2300      	movs	r3, #0
 80007ac:	73fb      	strb	r3, [r7, #15]
 80007ae:	e007      	b.n	80007c0 <settingStruct_Init+0x8a>
		nrfStruct->setStruct.pipePayLen[i] = DF_RX_PW_P0;
 80007b0:	7bfb      	ldrb	r3, [r7, #15]
 80007b2:	687a      	ldr	r2, [r7, #4]
 80007b4:	4413      	add	r3, r2
 80007b6:	2200      	movs	r2, #0
 80007b8:	725a      	strb	r2, [r3, #9]
	for (i = 0; i < 6; i++) {
 80007ba:	7bfb      	ldrb	r3, [r7, #15]
 80007bc:	3301      	adds	r3, #1
 80007be:	73fb      	strb	r3, [r7, #15]
 80007c0:	7bfb      	ldrb	r3, [r7, #15]
 80007c2:	2b05      	cmp	r3, #5
 80007c4:	d9f4      	bls.n	80007b0 <settingStruct_Init+0x7a>
	}

	nrfStruct->setStruct.enableDPL = 0;
 80007c6:	687a      	ldr	r2, [r7, #4]
 80007c8:	7bd3      	ldrb	r3, [r2, #15]
 80007ca:	f36f 1345 	bfc	r3, #5, #1
 80007ce:	73d3      	strb	r3, [r2, #15]
	nrfStruct->setStruct.enableAckPay = 0;
 80007d0:	687a      	ldr	r2, [r7, #4]
 80007d2:	7bd3      	ldrb	r3, [r2, #15]
 80007d4:	f36f 1386 	bfc	r3, #6, #1
 80007d8:	73d3      	strb	r3, [r2, #15]
	nrfStruct->setStruct.enableDynACK = 0;	//enable NO_ACK command
 80007da:	687a      	ldr	r2, [r7, #4]
 80007dc:	7bd3      	ldrb	r3, [r2, #15]
 80007de:	f36f 13c7 	bfc	r3, #7, #1
 80007e2:	73d3      	strb	r3, [r2, #15]
}
 80007e4:	bf00      	nop
 80007e6:	3714      	adds	r7, #20
 80007e8:	46bd      	mov	sp, r7
 80007ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ee:	4770      	bx	lr

080007f0 <addressStruct_Init>:

static void addressStruct_Init(nrfStruct_t *nrfStruct) {
 80007f0:	b480      	push	{r7}
 80007f2:	b085      	sub	sp, #20
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
	/* Init address struct */
	nrfStruct->addrStruct.addrWidth = longWidth;
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	2203      	movs	r2, #3
 80007fc:	741a      	strb	r2, [r3, #16]
	uint8_t i;
	for (i = 0; i < 5; i++) {
 80007fe:	2300      	movs	r3, #0
 8000800:	73fb      	strb	r3, [r7, #15]
 8000802:	e007      	b.n	8000814 <addressStruct_Init+0x24>
		nrfStruct->addrStruct.txAddr[i] = DF_TX_ADDR_0;
 8000804:	7bfb      	ldrb	r3, [r7, #15]
 8000806:	687a      	ldr	r2, [r7, #4]
 8000808:	4413      	add	r3, r2
 800080a:	22e7      	movs	r2, #231	; 0xe7
 800080c:	745a      	strb	r2, [r3, #17]
	for (i = 0; i < 5; i++) {
 800080e:	7bfb      	ldrb	r3, [r7, #15]
 8000810:	3301      	adds	r3, #1
 8000812:	73fb      	strb	r3, [r7, #15]
 8000814:	7bfb      	ldrb	r3, [r7, #15]
 8000816:	2b04      	cmp	r3, #4
 8000818:	d9f4      	bls.n	8000804 <addressStruct_Init+0x14>
	}
	for (i = 0; i < 5; ++i) {
 800081a:	2300      	movs	r3, #0
 800081c:	73fb      	strb	r3, [r7, #15]
 800081e:	e007      	b.n	8000830 <addressStruct_Init+0x40>
		nrfStruct->addrStruct.rxAddr0[i] = DF_RX_ADDR_P0_0;
 8000820:	7bfb      	ldrb	r3, [r7, #15]
 8000822:	687a      	ldr	r2, [r7, #4]
 8000824:	4413      	add	r3, r2
 8000826:	22e7      	movs	r2, #231	; 0xe7
 8000828:	759a      	strb	r2, [r3, #22]
	for (i = 0; i < 5; ++i) {
 800082a:	7bfb      	ldrb	r3, [r7, #15]
 800082c:	3301      	adds	r3, #1
 800082e:	73fb      	strb	r3, [r7, #15]
 8000830:	7bfb      	ldrb	r3, [r7, #15]
 8000832:	2b04      	cmp	r3, #4
 8000834:	d9f4      	bls.n	8000820 <addressStruct_Init+0x30>
	}
	for (i = 0; i < 5; ++i) {
 8000836:	2300      	movs	r3, #0
 8000838:	73fb      	strb	r3, [r7, #15]
 800083a:	e007      	b.n	800084c <addressStruct_Init+0x5c>
		nrfStruct->addrStruct.rxAddr1[i] = DF_RX_ADDR_P1_0;
 800083c:	7bfb      	ldrb	r3, [r7, #15]
 800083e:	687a      	ldr	r2, [r7, #4]
 8000840:	4413      	add	r3, r2
 8000842:	22c2      	movs	r2, #194	; 0xc2
 8000844:	76da      	strb	r2, [r3, #27]
	for (i = 0; i < 5; ++i) {
 8000846:	7bfb      	ldrb	r3, [r7, #15]
 8000848:	3301      	adds	r3, #1
 800084a:	73fb      	strb	r3, [r7, #15]
 800084c:	7bfb      	ldrb	r3, [r7, #15]
 800084e:	2b04      	cmp	r3, #4
 8000850:	d9f4      	bls.n	800083c <addressStruct_Init+0x4c>
	}
	nrfStruct->addrStruct.rxAddr2 = DF_RX_ADDR_P2;
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	22c3      	movs	r2, #195	; 0xc3
 8000856:	f883 2020 	strb.w	r2, [r3, #32]
	nrfStruct->addrStruct.rxAddr3 = DF_RX_ADDR_P3;
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	22c4      	movs	r2, #196	; 0xc4
 800085e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	nrfStruct->addrStruct.rxAddr4 = DF_RX_ADDR_P4;
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	22c5      	movs	r2, #197	; 0xc5
 8000866:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	nrfStruct->addrStruct.rxAddr5 = DF_RX_ADDR_P5;
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	22c6      	movs	r2, #198	; 0xc6
 800086e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
}
 8000872:	bf00      	nop
 8000874:	3714      	adds	r7, #20
 8000876:	46bd      	mov	sp, r7
 8000878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087c:	4770      	bx	lr

0800087e <fifoStruct_Init>:

static void fifoStruct_Init(nrfStruct_t *nrfStruct) {
 800087e:	b480      	push	{r7}
 8000880:	b083      	sub	sp, #12
 8000882:	af00      	add	r7, sp, #0
 8000884:	6078      	str	r0, [r7, #4]
	/* Init fifo struct */
	nrfStruct->fifoStruct.txReUse = 0;
 8000886:	687a      	ldr	r2, [r7, #4]
 8000888:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 800088c:	f36f 0300 	bfc	r3, #0, #1
 8000890:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24

	nrfStruct->fifoStruct.rxRead = 0;
 8000894:	687a      	ldr	r2, [r7, #4]
 8000896:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 800089a:	f36f 0341 	bfc	r3, #1, #1
 800089e:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
	nrfStruct->fifoStruct.rxFull = 0;
 80008a2:	687a      	ldr	r2, [r7, #4]
 80008a4:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 80008a8:	f36f 0382 	bfc	r3, #2, #1
 80008ac:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
	nrfStruct->fifoStruct.rxEmpty = 1;
 80008b0:	687a      	ldr	r2, [r7, #4]
 80008b2:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 80008b6:	f043 0308 	orr.w	r3, r3, #8
 80008ba:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24

	nrfStruct->fifoStruct.txSend = 0;
 80008be:	687a      	ldr	r2, [r7, #4]
 80008c0:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 80008c4:	f36f 1304 	bfc	r3, #4, #1
 80008c8:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
	nrfStruct->fifoStruct.txFull = 0;
 80008cc:	687a      	ldr	r2, [r7, #4]
 80008ce:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 80008d2:	f36f 1345 	bfc	r3, #5, #1
 80008d6:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
	nrfStruct->fifoStruct.txEmpty = 1;
 80008da:	687a      	ldr	r2, [r7, #4]
 80008dc:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 80008e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80008e4:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
}
 80008e8:	bf00      	nop
 80008ea:	370c      	adds	r7, #12
 80008ec:	46bd      	mov	sp, r7
 80008ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f2:	4770      	bx	lr

080008f4 <hardware_Init>:

static void hardware_Init(nrfStruct_t *nrfStruct, SPI_HandleTypeDef *HAL_SPIx,
		TIM_HandleTypeDef *HAL_TIMx, GPIO_TypeDef *HAL_GPIO_CSN,
		uint16_t HAL_GPIO_Pin_CSN, GPIO_TypeDef *HAL_GPIO_CE,
		uint16_t HAL_GPIO_Pin_CE) {
 80008f4:	b480      	push	{r7}
 80008f6:	b085      	sub	sp, #20
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	60f8      	str	r0, [r7, #12]
 80008fc:	60b9      	str	r1, [r7, #8]
 80008fe:	607a      	str	r2, [r7, #4]
 8000900:	603b      	str	r3, [r7, #0]
	/* Put pointer of SPI and TIM structures to nRF alias */
	nrfStruct->nRFspi = HAL_SPIx;
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	68ba      	ldr	r2, [r7, #8]
 8000906:	629a      	str	r2, [r3, #40]	; 0x28
	nrfStruct->nRFtim = HAL_TIMx;
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	687a      	ldr	r2, [r7, #4]
 800090c:	62da      	str	r2, [r3, #44]	; 0x2c

	/* Put GPIO port pointer and pin number to structure's alias */
	nrfStruct->nRFportCSN = HAL_GPIO_CSN;
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	683a      	ldr	r2, [r7, #0]
 8000912:	631a      	str	r2, [r3, #48]	; 0x30
	nrfStruct->nRFpinCSN = HAL_GPIO_Pin_CSN;
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	8b3a      	ldrh	r2, [r7, #24]
 8000918:	869a      	strh	r2, [r3, #52]	; 0x34
	nrfStruct->nRFportCE = HAL_GPIO_CE;
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	69fa      	ldr	r2, [r7, #28]
 800091e:	639a      	str	r2, [r3, #56]	; 0x38
	nrfStruct->nRFpinCE = HAL_GPIO_Pin_CE;
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	8c3a      	ldrh	r2, [r7, #32]
 8000924:	879a      	strh	r2, [r3, #60]	; 0x3c
}
 8000926:	bf00      	nop
 8000928:	3714      	adds	r7, #20
 800092a:	46bd      	mov	sp, r7
 800092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000930:	4770      	bx	lr

08000932 <delayUs>:

/* Micro sencods delay - necessary to SPI transmittion  */
void delayUs(nrfStruct_t *nrfStruct, uint16_t time) {
 8000932:	b480      	push	{r7}
 8000934:	b083      	sub	sp, #12
 8000936:	af00      	add	r7, sp, #0
 8000938:	6078      	str	r0, [r7, #4]
 800093a:	460b      	mov	r3, r1
 800093c:	807b      	strh	r3, [r7, #2]

	__HAL_TIM_SET_COUNTER((nrfStruct->nRFtim), 0);	//Set star value as 0
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	2200      	movs	r2, #0
 8000946:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(nrfStruct->nRFtim) < time)
 8000948:	bf00      	nop
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000952:	887b      	ldrh	r3, [r7, #2]
 8000954:	429a      	cmp	r2, r3
 8000956:	d3f8      	bcc.n	800094a <delayUs+0x18>
		;
}
 8000958:	bf00      	nop
 800095a:	370c      	adds	r7, #12
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr

08000964 <csnLow>:

/* CE snd CSN control funtions's */
void csnLow(nrfStruct_t *nrfStruct) {
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin((nrfStruct->nRFportCSN), (nrfStruct->nRFpinCSN),
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8000974:	2200      	movs	r2, #0
 8000976:	4619      	mov	r1, r3
 8000978:	f001 fca0 	bl	80022bc <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
}
 800097c:	bf00      	nop
 800097e:	3708      	adds	r7, #8
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}

08000984 <csnHigh>:
void csnHigh(nrfStruct_t *nrfStruct) {
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin((nrfStruct->nRFportCSN), (nrfStruct->nRFpinCSN),
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8000994:	2201      	movs	r2, #1
 8000996:	4619      	mov	r1, r3
 8000998:	f001 fc90 	bl	80022bc <HAL_GPIO_WritePin>
			GPIO_PIN_SET);
}
 800099c:	bf00      	nop
 800099e:	3708      	adds	r7, #8
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}

080009a4 <ceHigh>:
void ceLow(nrfStruct_t *nrfStruct) {
	HAL_GPIO_WritePin((nrfStruct->nRFportCE), (nrfStruct->nRFpinCE),
			GPIO_PIN_RESET);
}
void ceHigh(nrfStruct_t *nrfStruct) {
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin((nrfStruct->nRFportCE), (nrfStruct->nRFpinCE),
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80009b4:	2201      	movs	r2, #1
 80009b6:	4619      	mov	r1, r3
 80009b8:	f001 fc80 	bl	80022bc <HAL_GPIO_WritePin>
			GPIO_PIN_SET);
}
 80009bc:	bf00      	nop
 80009be:	3708      	adds	r7, #8
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}

080009c4 <readReg>:

/* Elementary functions base on nRf24L01+ SPI commands */
/* Read and write registers funtions's */
uint8_t readReg(nrfStruct_t *nrfStruct, uint8_t addr) {
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b086      	sub	sp, #24
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
 80009cc:	460b      	mov	r3, r1
 80009ce:	70fb      	strb	r3, [r7, #3]
	uint8_t cmd = R_REGISTER | addr;
 80009d0:	78fb      	ldrb	r3, [r7, #3]
 80009d2:	73fb      	strb	r3, [r7, #15]
	uint8_t reg;
	uint8_t *pCmd = &cmd;
 80009d4:	f107 030f 	add.w	r3, r7, #15
 80009d8:	617b      	str	r3, [r7, #20]
	uint8_t *pReg = &reg;
 80009da:	f107 030e 	add.w	r3, r7, #14
 80009de:	613b      	str	r3, [r7, #16]

	csnLow(nrfStruct);
 80009e0:	6878      	ldr	r0, [r7, #4]
 80009e2:	f7ff ffbf 	bl	8000964 <csnLow>

	HAL_SPI_Transmit((nrfStruct->nRFspi), pCmd, sizeof(cmd), SPI_TIMEOUT);
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80009ea:	230a      	movs	r3, #10
 80009ec:	2201      	movs	r2, #1
 80009ee:	6979      	ldr	r1, [r7, #20]
 80009f0:	f002 f8ea 	bl	8002bc8 <HAL_SPI_Transmit>
	delayUs(nrfStruct, 50);
 80009f4:	2132      	movs	r1, #50	; 0x32
 80009f6:	6878      	ldr	r0, [r7, #4]
 80009f8:	f7ff ff9b 	bl	8000932 <delayUs>
	HAL_SPI_Receive((nrfStruct->nRFspi), pReg, sizeof(reg), SPI_TIMEOUT);
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8000a00:	230a      	movs	r3, #10
 8000a02:	2201      	movs	r2, #1
 8000a04:	6939      	ldr	r1, [r7, #16]
 8000a06:	f002 fa13 	bl	8002e30 <HAL_SPI_Receive>

	csnHigh(nrfStruct);
 8000a0a:	6878      	ldr	r0, [r7, #4]
 8000a0c:	f7ff ffba 	bl	8000984 <csnHigh>
	return reg;
 8000a10:	7bbb      	ldrb	r3, [r7, #14]
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	3718      	adds	r7, #24
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}

08000a1a <writeReg>:

void writeReg(nrfStruct_t *nrfStruct, uint8_t addr, uint8_t val) {
 8000a1a:	b580      	push	{r7, lr}
 8000a1c:	b084      	sub	sp, #16
 8000a1e:	af00      	add	r7, sp, #0
 8000a20:	6078      	str	r0, [r7, #4]
 8000a22:	460b      	mov	r3, r1
 8000a24:	70fb      	strb	r3, [r7, #3]
 8000a26:	4613      	mov	r3, r2
 8000a28:	70bb      	strb	r3, [r7, #2]
	uint8_t cmd = W_REGISTER | addr;
 8000a2a:	78fb      	ldrb	r3, [r7, #3]
 8000a2c:	f043 0320 	orr.w	r3, r3, #32
 8000a30:	b2db      	uxtb	r3, r3
 8000a32:	72fb      	strb	r3, [r7, #11]
	uint8_t *pCmd = &cmd;
 8000a34:	f107 030b 	add.w	r3, r7, #11
 8000a38:	60fb      	str	r3, [r7, #12]

	csnLow(nrfStruct);
 8000a3a:	6878      	ldr	r0, [r7, #4]
 8000a3c:	f7ff ff92 	bl	8000964 <csnLow>

	HAL_SPI_Transmit((nrfStruct->nRFspi), pCmd, sizeof(cmd), SPI_TIMEOUT);
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8000a44:	230a      	movs	r3, #10
 8000a46:	2201      	movs	r2, #1
 8000a48:	68f9      	ldr	r1, [r7, #12]
 8000a4a:	f002 f8bd 	bl	8002bc8 <HAL_SPI_Transmit>
	delayUs(nrfStruct, 50);
 8000a4e:	2132      	movs	r1, #50	; 0x32
 8000a50:	6878      	ldr	r0, [r7, #4]
 8000a52:	f7ff ff6e 	bl	8000932 <delayUs>
	HAL_SPI_Transmit((nrfStruct->nRFspi), &val, sizeof(val), SPI_TIMEOUT);
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8000a5a:	1cb9      	adds	r1, r7, #2
 8000a5c:	230a      	movs	r3, #10
 8000a5e:	2201      	movs	r2, #1
 8000a60:	f002 f8b2 	bl	8002bc8 <HAL_SPI_Transmit>

	csnHigh(nrfStruct);
 8000a64:	6878      	ldr	r0, [r7, #4]
 8000a66:	f7ff ff8d 	bl	8000984 <csnHigh>
}
 8000a6a:	bf00      	nop
 8000a6c:	3710      	adds	r7, #16
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}

08000a72 <writeRegExt>:

	csnHigh(nrfStruct);
}

void writeRegExt(nrfStruct_t *nrfStruct, uint8_t addr, uint8_t *buf,
		size_t bufSize) {
 8000a72:	b580      	push	{r7, lr}
 8000a74:	b086      	sub	sp, #24
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	60f8      	str	r0, [r7, #12]
 8000a7a:	607a      	str	r2, [r7, #4]
 8000a7c:	603b      	str	r3, [r7, #0]
 8000a7e:	460b      	mov	r3, r1
 8000a80:	72fb      	strb	r3, [r7, #11]
	uint8_t cmd = W_REGISTER | addr;
 8000a82:	7afb      	ldrb	r3, [r7, #11]
 8000a84:	f043 0320 	orr.w	r3, r3, #32
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	74fb      	strb	r3, [r7, #19]
	uint8_t *pCmd = &cmd;
 8000a8c:	f107 0313 	add.w	r3, r7, #19
 8000a90:	617b      	str	r3, [r7, #20]

	csnLow(nrfStruct);
 8000a92:	68f8      	ldr	r0, [r7, #12]
 8000a94:	f7ff ff66 	bl	8000964 <csnLow>

	HAL_SPI_Transmit((nrfStruct->nRFspi), pCmd, sizeof(cmd), SPI_TIMEOUT);
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8000a9c:	230a      	movs	r3, #10
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	6979      	ldr	r1, [r7, #20]
 8000aa2:	f002 f891 	bl	8002bc8 <HAL_SPI_Transmit>
	delayUs(nrfStruct, 50);
 8000aa6:	2132      	movs	r1, #50	; 0x32
 8000aa8:	68f8      	ldr	r0, [r7, #12]
 8000aaa:	f7ff ff42 	bl	8000932 <delayUs>
	HAL_SPI_Receive((nrfStruct->nRFspi), buf, bufSize,
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8000ab2:	683b      	ldr	r3, [r7, #0]
 8000ab4:	b29a      	uxth	r2, r3
 8000ab6:	230a      	movs	r3, #10
 8000ab8:	6879      	ldr	r1, [r7, #4]
 8000aba:	f002 f9b9 	bl	8002e30 <HAL_SPI_Receive>
	SPI_TIMEOUT);

	csnHigh(nrfStruct);
 8000abe:	68f8      	ldr	r0, [r7, #12]
 8000ac0:	f7ff ff60 	bl	8000984 <csnHigh>
}
 8000ac4:	bf00      	nop
 8000ac6:	3718      	adds	r7, #24
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}

08000acc <writeTxPayload>:

	csnHigh(nrfStruct);
	return OK_CODE;
}

uint8_t writeTxPayload(nrfStruct_t *nrfStruct, uint8_t *buf, size_t bufSize) {
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b086      	sub	sp, #24
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	60f8      	str	r0, [r7, #12]
 8000ad4:	60b9      	str	r1, [r7, #8]
 8000ad6:	607a      	str	r2, [r7, #4]
	if (bufSize < 1)
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d101      	bne.n	8000ae2 <writeTxPayload+0x16>
		return ERR_CODE;
 8000ade:	23ff      	movs	r3, #255	; 0xff
 8000ae0:	e023      	b.n	8000b2a <writeTxPayload+0x5e>
	if (bufSize > 32)
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	2b20      	cmp	r3, #32
 8000ae6:	d901      	bls.n	8000aec <writeTxPayload+0x20>
		bufSize = 32;
 8000ae8:	2320      	movs	r3, #32
 8000aea:	607b      	str	r3, [r7, #4]

	uint8_t cmd = W_TX_PAYLOAD;	//set command mask
 8000aec:	23a0      	movs	r3, #160	; 0xa0
 8000aee:	74fb      	strb	r3, [r7, #19]
	uint8_t *pCmd = &cmd;
 8000af0:	f107 0313 	add.w	r3, r7, #19
 8000af4:	617b      	str	r3, [r7, #20]

	csnLow(nrfStruct);
 8000af6:	68f8      	ldr	r0, [r7, #12]
 8000af8:	f7ff ff34 	bl	8000964 <csnLow>

	HAL_SPI_Transmit((nrfStruct->nRFspi), pCmd, sizeof(cmd), SPI_TIMEOUT);//send command
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8000b00:	230a      	movs	r3, #10
 8000b02:	2201      	movs	r2, #1
 8000b04:	6979      	ldr	r1, [r7, #20]
 8000b06:	f002 f85f 	bl	8002bc8 <HAL_SPI_Transmit>
	delayUs(nrfStruct, 50);
 8000b0a:	2132      	movs	r1, #50	; 0x32
 8000b0c:	68f8      	ldr	r0, [r7, #12]
 8000b0e:	f7ff ff10 	bl	8000932 <delayUs>
	HAL_SPI_Transmit((nrfStruct->nRFspi), buf, bufSize, SPI_TIMEOUT);//read payload
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	b29a      	uxth	r2, r3
 8000b1a:	230a      	movs	r3, #10
 8000b1c:	68b9      	ldr	r1, [r7, #8]
 8000b1e:	f002 f853 	bl	8002bc8 <HAL_SPI_Transmit>

	csnHigh(nrfStruct);
 8000b22:	68f8      	ldr	r0, [r7, #12]
 8000b24:	f7ff ff2e 	bl	8000984 <csnHigh>
	return OK_CODE;
 8000b28:	2301      	movs	r3, #1
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	3718      	adds	r7, #24
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}

08000b32 <flushTx>:

	csnHigh(nrfStruct);
	return OK_CODE;
}
/* Flush functions */
uint8_t flushTx(nrfStruct_t *nrfStruct) {
 8000b32:	b580      	push	{r7, lr}
 8000b34:	b084      	sub	sp, #16
 8000b36:	af00      	add	r7, sp, #0
 8000b38:	6078      	str	r0, [r7, #4]
	uint8_t cmd = FLUSH_TX;	//set command mask
 8000b3a:	23e1      	movs	r3, #225	; 0xe1
 8000b3c:	72fb      	strb	r3, [r7, #11]
	uint8_t *pCmd = &cmd;
 8000b3e:	f107 030b 	add.w	r3, r7, #11
 8000b42:	60fb      	str	r3, [r7, #12]

	csnLow(nrfStruct);
 8000b44:	6878      	ldr	r0, [r7, #4]
 8000b46:	f7ff ff0d 	bl	8000964 <csnLow>

	HAL_SPI_Transmit((nrfStruct->nRFspi), pCmd, sizeof(cmd), SPI_TIMEOUT);//send command
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8000b4e:	230a      	movs	r3, #10
 8000b50:	2201      	movs	r2, #1
 8000b52:	68f9      	ldr	r1, [r7, #12]
 8000b54:	f002 f838 	bl	8002bc8 <HAL_SPI_Transmit>
	delayUs(nrfStruct, 10);
 8000b58:	210a      	movs	r1, #10
 8000b5a:	6878      	ldr	r0, [r7, #4]
 8000b5c:	f7ff fee9 	bl	8000932 <delayUs>
	if (!readBit(nrfStruct, FIFO_STATUS, bit4)) {	//check FIFO status
 8000b60:	2204      	movs	r2, #4
 8000b62:	2117      	movs	r1, #23
 8000b64:	6878      	ldr	r0, [r7, #4]
 8000b66:	f000 f870 	bl	8000c4a <readBit>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d10b      	bne.n	8000b88 <flushTx+0x56>
		csnHigh(nrfStruct);
 8000b70:	6878      	ldr	r0, [r7, #4]
 8000b72:	f7ff ff07 	bl	8000984 <csnHigh>
		nrfStruct->fifoStruct.txEmpty = 0;
 8000b76:	687a      	ldr	r2, [r7, #4]
 8000b78:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 8000b7c:	f36f 1386 	bfc	r3, #6, #1
 8000b80:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
		return ERR_CODE;
 8000b84:	23ff      	movs	r3, #255	; 0xff
 8000b86:	e00a      	b.n	8000b9e <flushTx+0x6c>
	}
	csnHigh(nrfStruct);
 8000b88:	6878      	ldr	r0, [r7, #4]
 8000b8a:	f7ff fefb 	bl	8000984 <csnHigh>
	nrfStruct->fifoStruct.txEmpty = 1;
 8000b8e:	687a      	ldr	r2, [r7, #4]
 8000b90:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 8000b94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b98:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
	return OK_CODE;
 8000b9c:	2301      	movs	r3, #1
}
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	3710      	adds	r7, #16
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}

08000ba6 <flushRx>:
uint8_t flushRx(nrfStruct_t *nrfStruct) {
 8000ba6:	b580      	push	{r7, lr}
 8000ba8:	b084      	sub	sp, #16
 8000baa:	af00      	add	r7, sp, #0
 8000bac:	6078      	str	r0, [r7, #4]
	uint8_t cmd = FLUSH_RX;	//set command mask
 8000bae:	23e0      	movs	r3, #224	; 0xe0
 8000bb0:	72fb      	strb	r3, [r7, #11]
	uint8_t *pCmd = &cmd;
 8000bb2:	f107 030b 	add.w	r3, r7, #11
 8000bb6:	60fb      	str	r3, [r7, #12]

	csnLow(nrfStruct);
 8000bb8:	6878      	ldr	r0, [r7, #4]
 8000bba:	f7ff fed3 	bl	8000964 <csnLow>

	HAL_SPI_Transmit((nrfStruct->nRFspi), pCmd, sizeof(cmd), SPI_TIMEOUT);//send command
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8000bc2:	230a      	movs	r3, #10
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	68f9      	ldr	r1, [r7, #12]
 8000bc8:	f001 fffe 	bl	8002bc8 <HAL_SPI_Transmit>
	delayUs(nrfStruct, 10);
 8000bcc:	210a      	movs	r1, #10
 8000bce:	6878      	ldr	r0, [r7, #4]
 8000bd0:	f7ff feaf 	bl	8000932 <delayUs>
	if (!readBit(nrfStruct, FIFO_STATUS, bit0)) {	//check FIFO status
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	2117      	movs	r1, #23
 8000bd8:	6878      	ldr	r0, [r7, #4]
 8000bda:	f000 f836 	bl	8000c4a <readBit>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d10b      	bne.n	8000bfc <flushRx+0x56>
		csnHigh(nrfStruct);
 8000be4:	6878      	ldr	r0, [r7, #4]
 8000be6:	f7ff fecd 	bl	8000984 <csnHigh>
		nrfStruct->fifoStruct.rxEmpty = 0;
 8000bea:	687a      	ldr	r2, [r7, #4]
 8000bec:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 8000bf0:	f36f 03c3 	bfc	r3, #3, #1
 8000bf4:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
		return ERR_CODE;
 8000bf8:	23ff      	movs	r3, #255	; 0xff
 8000bfa:	e00a      	b.n	8000c12 <flushRx+0x6c>
	}
	csnHigh(nrfStruct);
 8000bfc:	6878      	ldr	r0, [r7, #4]
 8000bfe:	f7ff fec1 	bl	8000984 <csnHigh>
	nrfStruct->fifoStruct.rxEmpty = 1;
 8000c02:	687a      	ldr	r2, [r7, #4]
 8000c04:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 8000c08:	f043 0308 	orr.w	r3, r3, #8
 8000c0c:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
	return OK_CODE;
 8000c10:	2301      	movs	r3, #1
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	3710      	adds	r7, #16
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}

08000c1a <pwrUp>:

}


/* Power control */
void pwrUp(nrfStruct_t *nrfStruct) {
 8000c1a:	b580      	push	{r7, lr}
 8000c1c:	b084      	sub	sp, #16
 8000c1e:	af00      	add	r7, sp, #0
 8000c20:	6078      	str	r0, [r7, #4]
	uint8_t tmp = readReg(nrfStruct, CONFIG);
 8000c22:	2100      	movs	r1, #0
 8000c24:	6878      	ldr	r0, [r7, #4]
 8000c26:	f7ff fecd 	bl	80009c4 <readReg>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	73fb      	strb	r3, [r7, #15]
	tmp |= (1 << 1);
 8000c2e:	7bfb      	ldrb	r3, [r7, #15]
 8000c30:	f043 0302 	orr.w	r3, r3, #2
 8000c34:	73fb      	strb	r3, [r7, #15]
	writeReg(nrfStruct, CONFIG, tmp);
 8000c36:	7bfb      	ldrb	r3, [r7, #15]
 8000c38:	461a      	mov	r2, r3
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	6878      	ldr	r0, [r7, #4]
 8000c3e:	f7ff feec 	bl	8000a1a <writeReg>
}
 8000c42:	bf00      	nop
 8000c44:	3710      	adds	r7, #16
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}

08000c4a <readBit>:
	uint8_t tmp = readReg(nrfStruct, CONFIG);
	tmp &= (0 << 1);		//zmieniono OR na AND
	writeReg(nrfStruct, CONFIG, tmp);
}

uint8_t readBit(nrfStruct_t *nrfStruct, uint8_t addr, bitNum_t bit) {
 8000c4a:	b580      	push	{r7, lr}
 8000c4c:	b084      	sub	sp, #16
 8000c4e:	af00      	add	r7, sp, #0
 8000c50:	6078      	str	r0, [r7, #4]
 8000c52:	460b      	mov	r3, r1
 8000c54:	70fb      	strb	r3, [r7, #3]
 8000c56:	4613      	mov	r3, r2
 8000c58:	70bb      	strb	r3, [r7, #2]
	uint8_t reg = readReg(nrfStruct, addr);
 8000c5a:	78fb      	ldrb	r3, [r7, #3]
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	6878      	ldr	r0, [r7, #4]
 8000c60:	f7ff feb0 	bl	80009c4 <readReg>
 8000c64:	4603      	mov	r3, r0
 8000c66:	73fb      	strb	r3, [r7, #15]
	return ((reg >> bit) & 0x01);
 8000c68:	7bfa      	ldrb	r2, [r7, #15]
 8000c6a:	78bb      	ldrb	r3, [r7, #2]
 8000c6c:	fa42 f303 	asr.w	r3, r2, r3
 8000c70:	b2db      	uxtb	r3, r3
 8000c72:	f003 0301 	and.w	r3, r3, #1
 8000c76:	b2db      	uxtb	r3, r3
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	3710      	adds	r7, #16
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}

08000c80 <resetBit>:

void resetBit(nrfStruct_t *nrfStruct, uint8_t addr, bitNum_t bit) {
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
 8000c88:	460b      	mov	r3, r1
 8000c8a:	70fb      	strb	r3, [r7, #3]
 8000c8c:	4613      	mov	r3, r2
 8000c8e:	70bb      	strb	r3, [r7, #2]
	uint8_t tmp = readReg(nrfStruct, addr);
 8000c90:	78fb      	ldrb	r3, [r7, #3]
 8000c92:	4619      	mov	r1, r3
 8000c94:	6878      	ldr	r0, [r7, #4]
 8000c96:	f7ff fe95 	bl	80009c4 <readReg>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	73fb      	strb	r3, [r7, #15]
	tmp &= ~(1 << bit);		//zmieniono OR na AND
 8000c9e:	78bb      	ldrb	r3, [r7, #2]
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca6:	b25b      	sxtb	r3, r3
 8000ca8:	43db      	mvns	r3, r3
 8000caa:	b25a      	sxtb	r2, r3
 8000cac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	b25b      	sxtb	r3, r3
 8000cb4:	73fb      	strb	r3, [r7, #15]
	writeReg(nrfStruct, addr, tmp);
 8000cb6:	7bfa      	ldrb	r2, [r7, #15]
 8000cb8:	78fb      	ldrb	r3, [r7, #3]
 8000cba:	4619      	mov	r1, r3
 8000cbc:	6878      	ldr	r0, [r7, #4]
 8000cbe:	f7ff feac 	bl	8000a1a <writeReg>
}
 8000cc2:	bf00      	nop
 8000cc4:	3710      	adds	r7, #16
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}

08000cca <setBit>:

void setBit(nrfStruct_t *nrfStruct, uint8_t addr, bitNum_t bit) {
 8000cca:	b580      	push	{r7, lr}
 8000ccc:	b084      	sub	sp, #16
 8000cce:	af00      	add	r7, sp, #0
 8000cd0:	6078      	str	r0, [r7, #4]
 8000cd2:	460b      	mov	r3, r1
 8000cd4:	70fb      	strb	r3, [r7, #3]
 8000cd6:	4613      	mov	r3, r2
 8000cd8:	70bb      	strb	r3, [r7, #2]
	uint8_t tmp = readReg(nrfStruct, addr);
 8000cda:	78fb      	ldrb	r3, [r7, #3]
 8000cdc:	4619      	mov	r1, r3
 8000cde:	6878      	ldr	r0, [r7, #4]
 8000ce0:	f7ff fe70 	bl	80009c4 <readReg>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	73fb      	strb	r3, [r7, #15]
	tmp |= (1 << bit);
 8000ce8:	78bb      	ldrb	r3, [r7, #2]
 8000cea:	2201      	movs	r2, #1
 8000cec:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf0:	b25a      	sxtb	r2, r3
 8000cf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cf6:	4313      	orrs	r3, r2
 8000cf8:	b25b      	sxtb	r3, r3
 8000cfa:	73fb      	strb	r3, [r7, #15]
	writeReg(nrfStruct, addr, tmp);
 8000cfc:	7bfa      	ldrb	r2, [r7, #15]
 8000cfe:	78fb      	ldrb	r3, [r7, #3]
 8000d00:	4619      	mov	r1, r3
 8000d02:	6878      	ldr	r0, [r7, #4]
 8000d04:	f7ff fe89 	bl	8000a1a <writeReg>
}
 8000d08:	bf00      	nop
 8000d0a:	3710      	adds	r7, #16
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}

08000d10 <nRF_Init>:


/* Main init function */
nrfStruct_t* nRF_Init(SPI_HandleTypeDef *HAL_SPIx, TIM_HandleTypeDef *HAL_TIMx,
		GPIO_TypeDef *HAL_GPIO_CSN, uint16_t HAL_GPIO_Pin_CSN,
		GPIO_TypeDef *HAL_GPIO_CE, uint16_t HAL_GPIO_Pin_CE) {
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b08a      	sub	sp, #40	; 0x28
 8000d14:	af04      	add	r7, sp, #16
 8000d16:	60f8      	str	r0, [r7, #12]
 8000d18:	60b9      	str	r1, [r7, #8]
 8000d1a:	607a      	str	r2, [r7, #4]
 8000d1c:	807b      	strh	r3, [r7, #2]
	/* Create main nRF structure	 */
	static nrfStruct_t nRFMainStruct;
	static nrfStruct_t *pnRFMainStruct = &nRFMainStruct;

	/* Init settigns struct */
	statusStrcut_Init(pnRFMainStruct);
 8000d1e:	4b6a      	ldr	r3, [pc, #424]	; (8000ec8 <nRF_Init+0x1b8>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4618      	mov	r0, r3
 8000d24:	f7ff fcd2 	bl	80006cc <statusStrcut_Init>
	settingStruct_Init(pnRFMainStruct);
 8000d28:	4b67      	ldr	r3, [pc, #412]	; (8000ec8 <nRF_Init+0x1b8>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f7ff fd02 	bl	8000736 <settingStruct_Init>
	addressStruct_Init(pnRFMainStruct);
 8000d32:	4b65      	ldr	r3, [pc, #404]	; (8000ec8 <nRF_Init+0x1b8>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	4618      	mov	r0, r3
 8000d38:	f7ff fd5a 	bl	80007f0 <addressStruct_Init>
	fifoStruct_Init(pnRFMainStruct);
 8000d3c:	4b62      	ldr	r3, [pc, #392]	; (8000ec8 <nRF_Init+0x1b8>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4618      	mov	r0, r3
 8000d42:	f7ff fd9c 	bl	800087e <fifoStruct_Init>
	hardware_Init(pnRFMainStruct, HAL_SPIx, HAL_TIMx, HAL_GPIO_CSN,
 8000d46:	4b60      	ldr	r3, [pc, #384]	; (8000ec8 <nRF_Init+0x1b8>)
 8000d48:	6818      	ldr	r0, [r3, #0]
 8000d4a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000d4c:	9302      	str	r3, [sp, #8]
 8000d4e:	6a3b      	ldr	r3, [r7, #32]
 8000d50:	9301      	str	r3, [sp, #4]
 8000d52:	887b      	ldrh	r3, [r7, #2]
 8000d54:	9300      	str	r3, [sp, #0]
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	68ba      	ldr	r2, [r7, #8]
 8000d5a:	68f9      	ldr	r1, [r7, #12]
 8000d5c:	f7ff fdca 	bl	80008f4 <hardware_Init>
			HAL_GPIO_Pin_CSN, HAL_GPIO_CE, HAL_GPIO_Pin_CE);

//	pwrDown(pnRFMainStruct);
	/* Turn on modul */
	pwrUp(pnRFMainStruct);
 8000d60:	4b59      	ldr	r3, [pc, #356]	; (8000ec8 <nRF_Init+0x1b8>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4618      	mov	r0, r3
 8000d66:	f7ff ff58 	bl	8000c1a <pwrUp>

	/* Set default settings */
	setBit(pnRFMainStruct, CONFIG, PRIM_RX);
 8000d6a:	4b57      	ldr	r3, [pc, #348]	; (8000ec8 <nRF_Init+0x1b8>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	2200      	movs	r2, #0
 8000d70:	2100      	movs	r1, #0
 8000d72:	4618      	mov	r0, r3
 8000d74:	f7ff ffa9 	bl	8000cca <setBit>
	writeReg(pnRFMainStruct, EN_AA, (pnRFMainStruct->setStruct.pipeACK));
 8000d78:	4b53      	ldr	r3, [pc, #332]	; (8000ec8 <nRF_Init+0x1b8>)
 8000d7a:	6818      	ldr	r0, [r3, #0]
 8000d7c:	4b52      	ldr	r3, [pc, #328]	; (8000ec8 <nRF_Init+0x1b8>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	79db      	ldrb	r3, [r3, #7]
 8000d82:	461a      	mov	r2, r3
 8000d84:	2101      	movs	r1, #1
 8000d86:	f7ff fe48 	bl	8000a1a <writeReg>
	writeReg(pnRFMainStruct, EN_RXADDR, (pnRFMainStruct->setStruct.pipeEn));
 8000d8a:	4b4f      	ldr	r3, [pc, #316]	; (8000ec8 <nRF_Init+0x1b8>)
 8000d8c:	6818      	ldr	r0, [r3, #0]
 8000d8e:	4b4e      	ldr	r3, [pc, #312]	; (8000ec8 <nRF_Init+0x1b8>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	799b      	ldrb	r3, [r3, #6]
 8000d94:	461a      	mov	r2, r3
 8000d96:	2102      	movs	r1, #2
 8000d98:	f7ff fe3f 	bl	8000a1a <writeReg>
	writeReg(pnRFMainStruct, SETUP_AW, DF_SETUP_AW);
 8000d9c:	4b4a      	ldr	r3, [pc, #296]	; (8000ec8 <nRF_Init+0x1b8>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	2203      	movs	r2, #3
 8000da2:	2103      	movs	r1, #3
 8000da4:	4618      	mov	r0, r3
 8000da6:	f7ff fe38 	bl	8000a1a <writeReg>
	writeReg(pnRFMainStruct, SETUP_RETR, DF_SETUP_RETR);
 8000daa:	4b47      	ldr	r3, [pc, #284]	; (8000ec8 <nRF_Init+0x1b8>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	2203      	movs	r2, #3
 8000db0:	2104      	movs	r1, #4
 8000db2:	4618      	mov	r0, r3
 8000db4:	f7ff fe31 	bl	8000a1a <writeReg>
	writeReg(pnRFMainStruct, RF_CH, DF_RF_CH);
 8000db8:	4b43      	ldr	r3, [pc, #268]	; (8000ec8 <nRF_Init+0x1b8>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	2202      	movs	r2, #2
 8000dbe:	2105      	movs	r1, #5
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f7ff fe2a 	bl	8000a1a <writeReg>
	writeReg(pnRFMainStruct, RF_SETUP, DF_RF_SETUP);
 8000dc6:	4b40      	ldr	r3, [pc, #256]	; (8000ec8 <nRF_Init+0x1b8>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	220e      	movs	r2, #14
 8000dcc:	2106      	movs	r1, #6
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f7ff fe23 	bl	8000a1a <writeReg>
	writeReg(pnRFMainStruct, STATUS, DF_STATUS);
 8000dd4:	4b3c      	ldr	r3, [pc, #240]	; (8000ec8 <nRF_Init+0x1b8>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	220e      	movs	r2, #14
 8000dda:	2107      	movs	r1, #7
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f7ff fe1c 	bl	8000a1a <writeReg>
	writeReg(pnRFMainStruct, DYNPD, (pnRFMainStruct->setStruct.pipeDPL));
 8000de2:	4b39      	ldr	r3, [pc, #228]	; (8000ec8 <nRF_Init+0x1b8>)
 8000de4:	6818      	ldr	r0, [r3, #0]
 8000de6:	4b38      	ldr	r3, [pc, #224]	; (8000ec8 <nRF_Init+0x1b8>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	7a1b      	ldrb	r3, [r3, #8]
 8000dec:	461a      	mov	r2, r3
 8000dee:	211c      	movs	r1, #28
 8000df0:	f7ff fe13 	bl	8000a1a <writeReg>

	uint8_t i;
	for (i = 0; i < 6; i++) {
 8000df4:	2300      	movs	r3, #0
 8000df6:	75fb      	strb	r3, [r7, #23]
 8000df8:	e00f      	b.n	8000e1a <nRF_Init+0x10a>
		writeReg(pnRFMainStruct, (RX_PW_P0 + i),
 8000dfa:	4b33      	ldr	r3, [pc, #204]	; (8000ec8 <nRF_Init+0x1b8>)
 8000dfc:	6818      	ldr	r0, [r3, #0]
 8000dfe:	7dfb      	ldrb	r3, [r7, #23]
 8000e00:	3311      	adds	r3, #17
 8000e02:	b2d9      	uxtb	r1, r3
				(pnRFMainStruct->setStruct.pipePayLen[i]));
 8000e04:	4b30      	ldr	r3, [pc, #192]	; (8000ec8 <nRF_Init+0x1b8>)
 8000e06:	681a      	ldr	r2, [r3, #0]
		writeReg(pnRFMainStruct, (RX_PW_P0 + i),
 8000e08:	7dfb      	ldrb	r3, [r7, #23]
 8000e0a:	4413      	add	r3, r2
 8000e0c:	7a5b      	ldrb	r3, [r3, #9]
 8000e0e:	461a      	mov	r2, r3
 8000e10:	f7ff fe03 	bl	8000a1a <writeReg>
	for (i = 0; i < 6; i++) {
 8000e14:	7dfb      	ldrb	r3, [r7, #23]
 8000e16:	3301      	adds	r3, #1
 8000e18:	75fb      	strb	r3, [r7, #23]
 8000e1a:	7dfb      	ldrb	r3, [r7, #23]
 8000e1c:	2b05      	cmp	r3, #5
 8000e1e:	d9ec      	bls.n	8000dfa <nRF_Init+0xea>
	}
	writeReg(pnRFMainStruct, FEATURE, DF_FEATURE);
 8000e20:	4b29      	ldr	r3, [pc, #164]	; (8000ec8 <nRF_Init+0x1b8>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	2200      	movs	r2, #0
 8000e26:	211d      	movs	r1, #29
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f7ff fdf6 	bl	8000a1a <writeReg>

	/* Set default address */
	writeRegExt(pnRFMainStruct, TX_ADDR, (pnRFMainStruct->addrStruct.txAddr),
 8000e2e:	4b26      	ldr	r3, [pc, #152]	; (8000ec8 <nRF_Init+0x1b8>)
 8000e30:	6818      	ldr	r0, [r3, #0]
 8000e32:	4b25      	ldr	r3, [pc, #148]	; (8000ec8 <nRF_Init+0x1b8>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	f103 0211 	add.w	r2, r3, #17
 8000e3a:	2305      	movs	r3, #5
 8000e3c:	2110      	movs	r1, #16
 8000e3e:	f7ff fe18 	bl	8000a72 <writeRegExt>
			sizeof(pnRFMainStruct->addrStruct.txAddr));
	writeRegExt(pnRFMainStruct, RX_ADDR_P0,
 8000e42:	4b21      	ldr	r3, [pc, #132]	; (8000ec8 <nRF_Init+0x1b8>)
 8000e44:	6818      	ldr	r0, [r3, #0]
			(pnRFMainStruct->addrStruct.rxAddr0),
 8000e46:	4b20      	ldr	r3, [pc, #128]	; (8000ec8 <nRF_Init+0x1b8>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f103 0216 	add.w	r2, r3, #22
	writeRegExt(pnRFMainStruct, RX_ADDR_P0,
 8000e4e:	2305      	movs	r3, #5
 8000e50:	210a      	movs	r1, #10
 8000e52:	f7ff fe0e 	bl	8000a72 <writeRegExt>
			sizeof(pnRFMainStruct->addrStruct.rxAddr0));
	writeRegExt(pnRFMainStruct, RX_ADDR_P1,
 8000e56:	4b1c      	ldr	r3, [pc, #112]	; (8000ec8 <nRF_Init+0x1b8>)
 8000e58:	6818      	ldr	r0, [r3, #0]
			(pnRFMainStruct->addrStruct.rxAddr1),
 8000e5a:	4b1b      	ldr	r3, [pc, #108]	; (8000ec8 <nRF_Init+0x1b8>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f103 021b 	add.w	r2, r3, #27
	writeRegExt(pnRFMainStruct, RX_ADDR_P1,
 8000e62:	2305      	movs	r3, #5
 8000e64:	210b      	movs	r1, #11
 8000e66:	f7ff fe04 	bl	8000a72 <writeRegExt>
			sizeof(pnRFMainStruct->addrStruct.rxAddr1));
	writeReg(pnRFMainStruct, RX_ADDR_P2, (pnRFMainStruct->addrStruct.rxAddr2));
 8000e6a:	4b17      	ldr	r3, [pc, #92]	; (8000ec8 <nRF_Init+0x1b8>)
 8000e6c:	6818      	ldr	r0, [r3, #0]
 8000e6e:	4b16      	ldr	r3, [pc, #88]	; (8000ec8 <nRF_Init+0x1b8>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e76:	461a      	mov	r2, r3
 8000e78:	210c      	movs	r1, #12
 8000e7a:	f7ff fdce 	bl	8000a1a <writeReg>
	writeReg(pnRFMainStruct, RX_ADDR_P3, (pnRFMainStruct->addrStruct.rxAddr3));
 8000e7e:	4b12      	ldr	r3, [pc, #72]	; (8000ec8 <nRF_Init+0x1b8>)
 8000e80:	6818      	ldr	r0, [r3, #0]
 8000e82:	4b11      	ldr	r3, [pc, #68]	; (8000ec8 <nRF_Init+0x1b8>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000e8a:	461a      	mov	r2, r3
 8000e8c:	210d      	movs	r1, #13
 8000e8e:	f7ff fdc4 	bl	8000a1a <writeReg>
	writeReg(pnRFMainStruct, RX_ADDR_P4, (pnRFMainStruct->addrStruct.rxAddr4));
 8000e92:	4b0d      	ldr	r3, [pc, #52]	; (8000ec8 <nRF_Init+0x1b8>)
 8000e94:	6818      	ldr	r0, [r3, #0]
 8000e96:	4b0c      	ldr	r3, [pc, #48]	; (8000ec8 <nRF_Init+0x1b8>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8000e9e:	461a      	mov	r2, r3
 8000ea0:	210e      	movs	r1, #14
 8000ea2:	f7ff fdba 	bl	8000a1a <writeReg>
	writeReg(pnRFMainStruct, RX_ADDR_P5, (pnRFMainStruct->addrStruct.rxAddr5));
 8000ea6:	4b08      	ldr	r3, [pc, #32]	; (8000ec8 <nRF_Init+0x1b8>)
 8000ea8:	6818      	ldr	r0, [r3, #0]
 8000eaa:	4b07      	ldr	r3, [pc, #28]	; (8000ec8 <nRF_Init+0x1b8>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	210f      	movs	r1, #15
 8000eb6:	f7ff fdb0 	bl	8000a1a <writeReg>

	return pnRFMainStruct;
 8000eba:	4b03      	ldr	r3, [pc, #12]	; (8000ec8 <nRF_Init+0x1b8>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
}
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	3718      	adds	r7, #24
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	20000000 	.word	0x20000000

08000ecc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	uint8_t j;
	for (j = 0; j < BUF_SIZE; j++) {
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	71fb      	strb	r3, [r7, #7]
 8000ed6:	e006      	b.n	8000ee6 <main+0x1a>
		TransmitData[j] = j;
 8000ed8:	79fb      	ldrb	r3, [r7, #7]
 8000eda:	4950      	ldr	r1, [pc, #320]	; (800101c <main+0x150>)
 8000edc:	79fa      	ldrb	r2, [r7, #7]
 8000ede:	54ca      	strb	r2, [r1, r3]
	for (j = 0; j < BUF_SIZE; j++) {
 8000ee0:	79fb      	ldrb	r3, [r7, #7]
 8000ee2:	3301      	adds	r3, #1
 8000ee4:	71fb      	strb	r3, [r7, #7]
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	2b1f      	cmp	r3, #31
 8000eea:	d9f5      	bls.n	8000ed8 <main+0xc>
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eec:	f000 feea 	bl	8001cc4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ef0:	f000 f8a6 	bl	8001040 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ef4:	f7ff faf0 	bl	80004d8 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000ef8:	f000 fe48 	bl	8001b8c <MX_TIM1_Init>
  MX_SPI1_Init();
 8000efc:	f000 fd5c 	bl	80019b8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim1);
 8000f00:	4847      	ldr	r0, [pc, #284]	; (8001020 <main+0x154>)
 8000f02:	f002 fb7c 	bl	80035fe <HAL_TIM_Base_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
#if  TEST_CONFIG
	/* 0. Create pointer and init structure. */
	nrfStruct_t *testStruct;						// create pointer to struct
	testStruct = nRF_Init(&hspi1, &htim1, CSN_GPIO_Port, CSN_Pin, CE_GPIO_Port,
 8000f06:	2310      	movs	r3, #16
 8000f08:	9301      	str	r3, [sp, #4]
 8000f0a:	4b46      	ldr	r3, [pc, #280]	; (8001024 <main+0x158>)
 8000f0c:	9300      	str	r3, [sp, #0]
 8000f0e:	2310      	movs	r3, #16
 8000f10:	4a45      	ldr	r2, [pc, #276]	; (8001028 <main+0x15c>)
 8000f12:	4943      	ldr	r1, [pc, #268]	; (8001020 <main+0x154>)
 8000f14:	4845      	ldr	r0, [pc, #276]	; (800102c <main+0x160>)
 8000f16:	f7ff fefb 	bl	8000d10 <nRF_Init>
 8000f1a:	6038      	str	r0, [r7, #0]
	CE_Pin);	// create struct
	regTmp = readReg(testStruct, CONFIG); 		// read value of CONFIG register
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	6838      	ldr	r0, [r7, #0]
 8000f20:	f7ff fd50 	bl	80009c4 <readReg>
 8000f24:	4603      	mov	r3, r0
 8000f26:	461a      	mov	r2, r3
 8000f28:	4b41      	ldr	r3, [pc, #260]	; (8001030 <main+0x164>)
 8000f2a:	601a      	str	r2, [r3, #0]

	/* 1.1  Set role as RX */
	modeTX(testStruct);
 8000f2c:	6838      	ldr	r0, [r7, #0]
 8000f2e:	f000 f8f7 	bl	8001120 <modeTX>
	regTmp = readReg(testStruct, CONFIG); 		// read value of CONFIG register
 8000f32:	2100      	movs	r1, #0
 8000f34:	6838      	ldr	r0, [r7, #0]
 8000f36:	f7ff fd45 	bl	80009c4 <readReg>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	4b3c      	ldr	r3, [pc, #240]	; (8001030 <main+0x164>)
 8000f40:	601a      	str	r2, [r3, #0]
	/* 1.2 Enable CRC and set coding */
	enableCRC(testStruct);
 8000f42:	6838      	ldr	r0, [r7, #0]
 8000f44:	f000 f9b4 	bl	80012b0 <enableCRC>
	setCRC(testStruct, CRC_16_bits);
 8000f48:	2101      	movs	r1, #1
 8000f4a:	6838      	ldr	r0, [r7, #0]
 8000f4c:	f000 f9c2 	bl	80012d4 <setCRC>
	/* 1.3 Enable/disable interrupts */
	enableRXinterrupt(testStruct);
 8000f50:	6838      	ldr	r0, [r7, #0]
 8000f52:	f000 f94d 	bl	80011f0 <enableRXinterrupt>
	enableTXinterrupt(testStruct);
 8000f56:	6838      	ldr	r0, [r7, #0]
 8000f58:	f000 f95c 	bl	8001214 <enableTXinterrupt>
	regTmp = readReg(testStruct, CONFIG); 		// read value of CONFIG register
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	6838      	ldr	r0, [r7, #0]
 8000f60:	f7ff fd30 	bl	80009c4 <readReg>
 8000f64:	4603      	mov	r3, r0
 8000f66:	461a      	mov	r2, r3
 8000f68:	4b31      	ldr	r3, [pc, #196]	; (8001030 <main+0x164>)
 8000f6a:	601a      	str	r2, [r3, #0]
	/* 2. Set ACK for RX pipe  */
	enableAutoAckPipe(testStruct, 0);
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	6838      	ldr	r0, [r7, #0]
 8000f70:	f000 f9e3 	bl	800133a <enableAutoAckPipe>
	/* 3. Set RX pipe */
	enableRxAddr(testStruct, 0);
 8000f74:	2100      	movs	r1, #0
 8000f76:	6838      	ldr	r0, [r7, #0]
 8000f78:	f000 fa06 	bl	8001388 <enableRxAddr>
	/* 4. Set RX/TX address width */
	setAddrWidth(testStruct, longWidth);
 8000f7c:	2103      	movs	r1, #3
 8000f7e:	6838      	ldr	r0, [r7, #0]
 8000f80:	f000 fa29 	bl	80013d6 <setAddrWidth>
	/* 5. Set ARD and ARC */
	setAutoRetrCount(testStruct, 4);
 8000f84:	2104      	movs	r1, #4
 8000f86:	6838      	ldr	r0, [r7, #0]
 8000f88:	f000 fa38 	bl	80013fc <setAutoRetrCount>
	setAutoRetrDelay(testStruct, 3); //500us
 8000f8c:	2103      	movs	r1, #3
 8000f8e:	6838      	ldr	r0, [r7, #0]
 8000f90:	f000 fa5b 	bl	800144a <setAutoRetrDelay>
	/* 6. Set RF channel */
	setChannel(testStruct, 2);
 8000f94:	2102      	movs	r1, #2
 8000f96:	6838      	ldr	r0, [r7, #0]
 8000f98:	f000 fa88 	bl	80014ac <setChannel>
	/* 7. Set RF power and Data Rate */
	setRFpower(testStruct, RF_PWR_6dBm);
 8000f9c:	2102      	movs	r1, #2
 8000f9e:	6838      	ldr	r0, [r7, #0]
 8000fa0:	f000 fa9d 	bl	80014de <setRFpower>
	setDataRate(testStruct, RF_DataRate_250);
 8000fa4:	2104      	movs	r1, #4
 8000fa6:	6838      	ldr	r0, [r7, #0]
 8000fa8:	f000 fabe 	bl	8001528 <setDataRate>
	/* 8 Set RX address */
	setReceivePipeAddress(testStruct, 0, ReceiveAddress,
 8000fac:	2305      	movs	r3, #5
 8000fae:	4a21      	ldr	r2, [pc, #132]	; (8001034 <main+0x168>)
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	6838      	ldr	r0, [r7, #0]
 8000fb4:	f000 fafe 	bl	80015b4 <setReceivePipeAddress>
			sizeof(ReceiveAddress));
	/* 9. Set TX address */
	setTransmitPipeAddress(testStruct, TransmitAddress,
 8000fb8:	2205      	movs	r2, #5
 8000fba:	491f      	ldr	r1, [pc, #124]	; (8001038 <main+0x16c>)
 8000fbc:	6838      	ldr	r0, [r7, #0]
 8000fbe:	f000 fb8d 	bl	80016dc <setTransmitPipeAddress>
			sizeof(TransmitAddress));
#if TEST_STATIC_LENGTH
	setRxPayloadWidth(testStruct, 0, 32);
 8000fc2:	2220      	movs	r2, #32
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	6838      	ldr	r0, [r7, #0]
 8000fc8:	f000 fbb5 	bl	8001736 <setRxPayloadWidth>
#endif
#if TEST_DYNAMIC_LENGTH
	enableDynamicPayloadLength(testStruct);
 8000fcc:	6838      	ldr	r0, [r7, #0]
 8000fce:	f000 fcce 	bl	800196e <enableDynamicPayloadLength>
	enableDynamicPayloadLengthPipe(testStruct, 0);
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	6838      	ldr	r0, [r7, #0]
 8000fd6:	f000 fca3 	bl	8001920 <enableDynamicPayloadLengthPipe>
#endif
#if TESTS_ACK_PAYLOAD
	enableAckPayload(testStruct);
 8000fda:	6838      	ldr	r0, [r7, #0]
 8000fdc:	f000 fcd9 	bl	8001992 <enableAckPayload>
#endif
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		HAL_GPIO_WritePin(TX_LED_GPIO_Port, TX_LED_Pin, GPIO_PIN_SET);
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fe6:	4815      	ldr	r0, [pc, #84]	; (800103c <main+0x170>)
 8000fe8:	f001 f968 	bl	80022bc <HAL_GPIO_WritePin>
		writeTxPayload(testStruct, TransmitData, sizeof(TransmitData));
 8000fec:	2220      	movs	r2, #32
 8000fee:	490b      	ldr	r1, [pc, #44]	; (800101c <main+0x150>)
 8000ff0:	6838      	ldr	r0, [r7, #0]
 8000ff2:	f7ff fd6b 	bl	8000acc <writeTxPayload>
		HAL_Delay(1);
 8000ff6:	2001      	movs	r0, #1
 8000ff8:	f000 fed6 	bl	8001da8 <HAL_Delay>
		HAL_GPIO_WritePin(TX_LED_GPIO_Port, TX_LED_Pin, GPIO_PIN_RESET);
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001002:	480e      	ldr	r0, [pc, #56]	; (800103c <main+0x170>)
 8001004:	f001 f95a 	bl	80022bc <HAL_GPIO_WritePin>
		if (getStatusFullTxFIFO(testStruct)) {
 8001008:	6838      	ldr	r0, [r7, #0]
 800100a:	f000 fab2 	bl	8001572 <getStatusFullTxFIFO>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d0e5      	beq.n	8000fe0 <main+0x114>
			flushTx(testStruct);
 8001014:	6838      	ldr	r0, [r7, #0]
 8001016:	f7ff fd8c 	bl	8000b32 <flushTx>
		HAL_GPIO_WritePin(TX_LED_GPIO_Port, TX_LED_Pin, GPIO_PIN_SET);
 800101a:	e7e1      	b.n	8000fe0 <main+0x114>
 800101c:	20000080 	.word	0x20000080
 8001020:	20000120 	.word	0x20000120
 8001024:	40020800 	.word	0x40020800
 8001028:	40020000 	.word	0x40020000
 800102c:	200000c8 	.word	0x200000c8
 8001030:	2000007c 	.word	0x2000007c
 8001034:	2000000c 	.word	0x2000000c
 8001038:	20000004 	.word	0x20000004
 800103c:	40020c00 	.word	0x40020c00

08001040 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b094      	sub	sp, #80	; 0x50
 8001044:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001046:	f107 0320 	add.w	r3, r7, #32
 800104a:	2230      	movs	r2, #48	; 0x30
 800104c:	2100      	movs	r1, #0
 800104e:	4618      	mov	r0, r3
 8001050:	f002 fd5c 	bl	8003b0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001054:	f107 030c 	add.w	r3, r7, #12
 8001058:	2200      	movs	r2, #0
 800105a:	601a      	str	r2, [r3, #0]
 800105c:	605a      	str	r2, [r3, #4]
 800105e:	609a      	str	r2, [r3, #8]
 8001060:	60da      	str	r2, [r3, #12]
 8001062:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001064:	2300      	movs	r3, #0
 8001066:	60bb      	str	r3, [r7, #8]
 8001068:	4b27      	ldr	r3, [pc, #156]	; (8001108 <SystemClock_Config+0xc8>)
 800106a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800106c:	4a26      	ldr	r2, [pc, #152]	; (8001108 <SystemClock_Config+0xc8>)
 800106e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001072:	6413      	str	r3, [r2, #64]	; 0x40
 8001074:	4b24      	ldr	r3, [pc, #144]	; (8001108 <SystemClock_Config+0xc8>)
 8001076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001078:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800107c:	60bb      	str	r3, [r7, #8]
 800107e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001080:	2300      	movs	r3, #0
 8001082:	607b      	str	r3, [r7, #4]
 8001084:	4b21      	ldr	r3, [pc, #132]	; (800110c <SystemClock_Config+0xcc>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4a20      	ldr	r2, [pc, #128]	; (800110c <SystemClock_Config+0xcc>)
 800108a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800108e:	6013      	str	r3, [r2, #0]
 8001090:	4b1e      	ldr	r3, [pc, #120]	; (800110c <SystemClock_Config+0xcc>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001098:	607b      	str	r3, [r7, #4]
 800109a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800109c:	2302      	movs	r3, #2
 800109e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010a0:	2301      	movs	r3, #1
 80010a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010a4:	2310      	movs	r3, #16
 80010a6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010a8:	2302      	movs	r3, #2
 80010aa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010ac:	2300      	movs	r3, #0
 80010ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80010b0:	2308      	movs	r3, #8
 80010b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80010b4:	2348      	movs	r3, #72	; 0x48
 80010b6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010b8:	2302      	movs	r3, #2
 80010ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80010bc:	2304      	movs	r3, #4
 80010be:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010c0:	f107 0320 	add.w	r3, r7, #32
 80010c4:	4618      	mov	r0, r3
 80010c6:	f001 f913 	bl	80022f0 <HAL_RCC_OscConfig>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80010d0:	f000 f81e 	bl	8001110 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010d4:	230f      	movs	r3, #15
 80010d6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010d8:	2302      	movs	r3, #2
 80010da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010dc:	2300      	movs	r3, #0
 80010de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010e4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010e6:	2300      	movs	r3, #0
 80010e8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010ea:	f107 030c 	add.w	r3, r7, #12
 80010ee:	2102      	movs	r1, #2
 80010f0:	4618      	mov	r0, r3
 80010f2:	f001 fb6d 	bl	80027d0 <HAL_RCC_ClockConfig>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80010fc:	f000 f808 	bl	8001110 <Error_Handler>
  }
}
 8001100:	bf00      	nop
 8001102:	3750      	adds	r7, #80	; 0x50
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	40023800 	.word	0x40023800
 800110c:	40007000 	.word	0x40007000

08001110 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001114:	bf00      	nop
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
	...

08001120 <modeTX>:

/**
 *@Brief	Switch radio module to Transmitter (PTX) mode
 */
void modeTX(nrfStruct_t *nrfStruct)
 {
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
	if (!readBit(nrfStruct, CONFIG, bit1)) {	//Check state of module
 8001128:	2201      	movs	r2, #1
 800112a:	2100      	movs	r1, #0
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f7ff fd8c 	bl	8000c4a <readBit>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d107      	bne.n	8001148 <modeTX+0x28>
		pwrUp(nrfStruct);
 8001138:	6878      	ldr	r0, [r7, #4]
 800113a:	f7ff fd6e 	bl	8000c1a <pwrUp>
		delayUs(nrfStruct, 1500);	//wait 1.5ms fo nRF24L01+ stand up
 800113e:	f240 51dc 	movw	r1, #1500	; 0x5dc
 8001142:	6878      	ldr	r0, [r7, #4]
 8001144:	f7ff fbf5 	bl	8000932 <delayUs>
	}
	regTmp = readReg(nrfStruct, CONFIG); 		// read value of CONFIG register
 8001148:	2100      	movs	r1, #0
 800114a:	6878      	ldr	r0, [r7, #4]
 800114c:	f7ff fc3a 	bl	80009c4 <readReg>
 8001150:	4603      	mov	r3, r0
 8001152:	461a      	mov	r2, r3
 8001154:	4b25      	ldr	r3, [pc, #148]	; (80011ec <modeTX+0xcc>)
 8001156:	701a      	strb	r2, [r3, #0]
	flushRx(nrfStruct);			//clear (flush) RX FIFO buffer
 8001158:	6878      	ldr	r0, [r7, #4]
 800115a:	f7ff fd24 	bl	8000ba6 <flushRx>
	regTmp = readReg(nrfStruct, CONFIG); 		// read value of CONFIG register
 800115e:	2100      	movs	r1, #0
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	f7ff fc2f 	bl	80009c4 <readReg>
 8001166:	4603      	mov	r3, r0
 8001168:	461a      	mov	r2, r3
 800116a:	4b20      	ldr	r3, [pc, #128]	; (80011ec <modeTX+0xcc>)
 800116c:	701a      	strb	r2, [r3, #0]
	if (getRxStatusFIFO(nrfStruct) == RX_FIFO_EMPTY) {
 800116e:	6878      	ldr	r0, [r7, #4]
 8001170:	f000 fb0d 	bl	800178e <getRxStatusFIFO>
 8001174:	4603      	mov	r3, r0
 8001176:	2b07      	cmp	r3, #7
 8001178:	d10a      	bne.n	8001190 <modeTX+0x70>
		flushTx(nrfStruct);		//clear (flush) TX FIFO buffer
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f7ff fcd9 	bl	8000b32 <flushTx>
		if (getTxStatusFIFO(nrfStruct) == TX_FIFO_MASK_EMPTY) {
 8001180:	6878      	ldr	r0, [r7, #4]
 8001182:	f000 fb67 	bl	8001854 <getTxStatusFIFO>
 8001186:	4603      	mov	r3, r0
 8001188:	2b01      	cmp	r3, #1
 800118a:	d101      	bne.n	8001190 <modeTX+0x70>
			uint8_t tmp = 1;	//variable for test
 800118c:	2301      	movs	r3, #1
 800118e:	73fb      	strb	r3, [r7, #15]
		}
	}
	regTmp = readReg(nrfStruct, CONFIG); 		// read value of CONFIG register
 8001190:	2100      	movs	r1, #0
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff fc16 	bl	80009c4 <readReg>
 8001198:	4603      	mov	r3, r0
 800119a:	461a      	mov	r2, r3
 800119c:	4b13      	ldr	r3, [pc, #76]	; (80011ec <modeTX+0xcc>)
 800119e:	701a      	strb	r2, [r3, #0]
	clearRX_DR(nrfStruct);	//clear interrupts flags
 80011a0:	6878      	ldr	r0, [r7, #4]
 80011a2:	f000 f849 	bl	8001238 <clearRX_DR>
	clearTX_DS(nrfStruct);
 80011a6:	6878      	ldr	r0, [r7, #4]
 80011a8:	f000 f85a 	bl	8001260 <clearTX_DS>
	clearMAX_RT(nrfStruct);
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	f000 f86b 	bl	8001288 <clearMAX_RT>
	regTmp = readReg(nrfStruct, CONFIG); 		// read value of CONFIG register
 80011b2:	2100      	movs	r1, #0
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f7ff fc05 	bl	80009c4 <readReg>
 80011ba:	4603      	mov	r3, r0
 80011bc:	461a      	mov	r2, r3
 80011be:	4b0b      	ldr	r3, [pc, #44]	; (80011ec <modeTX+0xcc>)
 80011c0:	701a      	strb	r2, [r3, #0]
	ceHigh(nrfStruct);
 80011c2:	6878      	ldr	r0, [r7, #4]
 80011c4:	f7ff fbee 	bl	80009a4 <ceHigh>
	resetBit(nrfStruct, CONFIG, bit0);
 80011c8:	2200      	movs	r2, #0
 80011ca:	2100      	movs	r1, #0
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f7ff fd57 	bl	8000c80 <resetBit>
	regTmp = readReg(nrfStruct, CONFIG); 		// read value of CONFIG register
 80011d2:	2100      	movs	r1, #0
 80011d4:	6878      	ldr	r0, [r7, #4]
 80011d6:	f7ff fbf5 	bl	80009c4 <readReg>
 80011da:	4603      	mov	r3, r0
 80011dc:	461a      	mov	r2, r3
 80011de:	4b03      	ldr	r3, [pc, #12]	; (80011ec <modeTX+0xcc>)
 80011e0:	701a      	strb	r2, [r3, #0]
}
 80011e2:	bf00      	nop
 80011e4:	3710      	adds	r7, #16
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	2000007c 	.word	0x2000007c

080011f0 <enableRXinterrupt>:
	resetBit(nrfStruct, CONFIG, bit4);
	nrfStruct->setStruct.enableMaxRtIrq = 0;
}

void enableRXinterrupt(nrfStruct_t *nrfStruct)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
	setBit(nrfStruct, CONFIG, bit6);
 80011f8:	2206      	movs	r2, #6
 80011fa:	2100      	movs	r1, #0
 80011fc:	6878      	ldr	r0, [r7, #4]
 80011fe:	f7ff fd64 	bl	8000cca <setBit>
	nrfStruct->setStruct.enableRxIrq = 1;
 8001202:	687a      	ldr	r2, [r7, #4]
 8001204:	7bd3      	ldrb	r3, [r2, #15]
 8001206:	f043 0308 	orr.w	r3, r3, #8
 800120a:	73d3      	strb	r3, [r2, #15]
}
 800120c:	bf00      	nop
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}

08001214 <enableTXinterrupt>:
void enableTXinterrupt(nrfStruct_t *nrfStruct)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
	setBit(nrfStruct, CONFIG, bit5);
 800121c:	2205      	movs	r2, #5
 800121e:	2100      	movs	r1, #0
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f7ff fd52 	bl	8000cca <setBit>
	nrfStruct->setStruct.enableTxIrq = 1;
 8001226:	687a      	ldr	r2, [r7, #4]
 8001228:	7bd3      	ldrb	r3, [r2, #15]
 800122a:	f043 0304 	orr.w	r3, r3, #4
 800122e:	73d3      	strb	r3, [r2, #15]
}
 8001230:	bf00      	nop
 8001232:	3708      	adds	r7, #8
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}

08001238 <clearRX_DR>:
	setBit(nrfStruct, CONFIG, bit4);
	nrfStruct->setStruct.enableMaxRtIrq = 1;
}

void clearRX_DR(nrfStruct_t *nrfStruct)
{ //clear irt bits in Status Register
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
	setBit(nrfStruct, STATUS, bit6);
 8001240:	2206      	movs	r2, #6
 8001242:	2107      	movs	r1, #7
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f7ff fd40 	bl	8000cca <setBit>
	nrfStruct->statusStruct.dataReadIrq = 0;
 800124a:	687a      	ldr	r2, [r7, #4]
 800124c:	f892 3025 	ldrb.w	r3, [r2, #37]	; 0x25
 8001250:	f36f 0300 	bfc	r3, #0, #1
 8001254:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
}
 8001258:	bf00      	nop
 800125a:	3708      	adds	r7, #8
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}

08001260 <clearTX_DS>:
void clearTX_DS(nrfStruct_t *nrfStruct)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
	setBit(nrfStruct, STATUS, bit5);
 8001268:	2205      	movs	r2, #5
 800126a:	2107      	movs	r1, #7
 800126c:	6878      	ldr	r0, [r7, #4]
 800126e:	f7ff fd2c 	bl	8000cca <setBit>
	nrfStruct->statusStruct.dataSendIrq = 0;
 8001272:	687a      	ldr	r2, [r7, #4]
 8001274:	f892 3025 	ldrb.w	r3, [r2, #37]	; 0x25
 8001278:	f36f 0341 	bfc	r3, #1, #1
 800127c:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
}
 8001280:	bf00      	nop
 8001282:	3708      	adds	r7, #8
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}

08001288 <clearMAX_RT>:
void clearMAX_RT(nrfStruct_t *nrfStruct)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
	setBit(nrfStruct, STATUS, bit4);
 8001290:	2204      	movs	r2, #4
 8001292:	2107      	movs	r1, #7
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f7ff fd18 	bl	8000cca <setBit>
	nrfStruct->statusStruct.maxRetr = 0;
 800129a:	687a      	ldr	r2, [r7, #4]
 800129c:	f892 3025 	ldrb.w	r3, [r2, #37]	; 0x25
 80012a0:	f36f 0382 	bfc	r3, #2, #1
 80012a4:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
}
 80012a8:	bf00      	nop
 80012aa:	3708      	adds	r7, #8
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}

080012b0 <enableCRC>:

/* CRC functions */
void enableCRC(nrfStruct_t *nrfStruct)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
	setBit(nrfStruct, CONFIG, bit3);
 80012b8:	2203      	movs	r2, #3
 80012ba:	2100      	movs	r1, #0
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	f7ff fd04 	bl	8000cca <setBit>
	nrfStruct->setStruct.enableCRC = 1;
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	7bd3      	ldrb	r3, [r2, #15]
 80012c6:	f043 0301 	orr.w	r3, r3, #1
 80012ca:	73d3      	strb	r3, [r2, #15]
}
 80012cc:	bf00      	nop
 80012ce:	3708      	adds	r7, #8
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <setCRC>:
	resetBit(nrfStruct, CONFIG, bit3);
	nrfStruct->setStruct.enableCRC = 0;
}

void setCRC(nrfStruct_t *nrfStruct, widthCRC_t w)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	460b      	mov	r3, r1
 80012de:	70fb      	strb	r3, [r7, #3]
	if (w)
 80012e0:	78fb      	ldrb	r3, [r7, #3]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d00a      	beq.n	80012fc <setCRC+0x28>
	{
		setBit(nrfStruct, CONFIG, bit2);
 80012e6:	2202      	movs	r2, #2
 80012e8:	2100      	movs	r1, #0
 80012ea:	6878      	ldr	r0, [r7, #4]
 80012ec:	f7ff fced 	bl	8000cca <setBit>
		nrfStruct->setStruct.codingCRC = 1;
 80012f0:	687a      	ldr	r2, [r7, #4]
 80012f2:	7bd3      	ldrb	r3, [r2, #15]
 80012f4:	f043 0302 	orr.w	r3, r3, #2
 80012f8:	73d3      	strb	r3, [r2, #15]
	else
	{
		resetBit(nrfStruct, CONFIG, bit2);
		nrfStruct->setStruct.codingCRC = 0;
	}
}
 80012fa:	e009      	b.n	8001310 <setCRC+0x3c>
		resetBit(nrfStruct, CONFIG, bit2);
 80012fc:	2202      	movs	r2, #2
 80012fe:	2100      	movs	r1, #0
 8001300:	6878      	ldr	r0, [r7, #4]
 8001302:	f7ff fcbd 	bl	8000c80 <resetBit>
		nrfStruct->setStruct.codingCRC = 0;
 8001306:	687a      	ldr	r2, [r7, #4]
 8001308:	7bd3      	ldrb	r3, [r2, #15]
 800130a:	f36f 0341 	bfc	r3, #1, #1
 800130e:	73d3      	strb	r3, [r2, #15]
}
 8001310:	bf00      	nop
 8001312:	3708      	adds	r7, #8
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <checkPipe>:

/* Auto ACK */
uint8_t checkPipe(uint8_t pipe)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	71fb      	strb	r3, [r7, #7]
	if (pipe >= 0 && pipe <= 5) //check correct pipe number
 8001322:	79fb      	ldrb	r3, [r7, #7]
 8001324:	2b05      	cmp	r3, #5
 8001326:	d801      	bhi.n	800132c <checkPipe+0x14>
		return 1;
 8001328:	2301      	movs	r3, #1
 800132a:	e000      	b.n	800132e <checkPipe+0x16>
	return 0;
 800132c:	2300      	movs	r3, #0
}
 800132e:	4618      	mov	r0, r3
 8001330:	370c      	adds	r7, #12
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr

0800133a <enableAutoAckPipe>:
uint8_t enableAutoAckPipe(nrfStruct_t *nrfStruct, uint8_t pipe)
{
 800133a:	b580      	push	{r7, lr}
 800133c:	b082      	sub	sp, #8
 800133e:	af00      	add	r7, sp, #0
 8001340:	6078      	str	r0, [r7, #4]
 8001342:	460b      	mov	r3, r1
 8001344:	70fb      	strb	r3, [r7, #3]
	if (checkPipe(pipe))
 8001346:	78fb      	ldrb	r3, [r7, #3]
 8001348:	4618      	mov	r0, r3
 800134a:	f7ff ffe5 	bl	8001318 <checkPipe>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d014      	beq.n	800137e <enableAutoAckPipe+0x44>
	{
		setBit(nrfStruct, EN_AA, pipe);
 8001354:	78fb      	ldrb	r3, [r7, #3]
 8001356:	461a      	mov	r2, r3
 8001358:	2101      	movs	r1, #1
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f7ff fcb5 	bl	8000cca <setBit>
		nrfStruct->setStruct.pipeACK |= (1 << pipe);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	79db      	ldrb	r3, [r3, #7]
 8001364:	b25a      	sxtb	r2, r3
 8001366:	78fb      	ldrb	r3, [r7, #3]
 8001368:	2101      	movs	r1, #1
 800136a:	fa01 f303 	lsl.w	r3, r1, r3
 800136e:	b25b      	sxtb	r3, r3
 8001370:	4313      	orrs	r3, r2
 8001372:	b25b      	sxtb	r3, r3
 8001374:	b2da      	uxtb	r2, r3
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	71da      	strb	r2, [r3, #7]
		return 1;
 800137a:	2301      	movs	r3, #1
 800137c:	e000      	b.n	8001380 <enableAutoAckPipe+0x46>
	}
	return 0;
 800137e:	2300      	movs	r3, #0
}
 8001380:	4618      	mov	r0, r3
 8001382:	3708      	adds	r7, #8
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}

08001388 <enableRxAddr>:
	return 0;
}

/* RX addresses */
uint8_t enableRxAddr(nrfStruct_t *nrfStruct, uint8_t pipe)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	460b      	mov	r3, r1
 8001392:	70fb      	strb	r3, [r7, #3]
	if (checkPipe(pipe))
 8001394:	78fb      	ldrb	r3, [r7, #3]
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff ffbe 	bl	8001318 <checkPipe>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d014      	beq.n	80013cc <enableRxAddr+0x44>
	{
		setBit(nrfStruct, EN_RXADDR, pipe);
 80013a2:	78fb      	ldrb	r3, [r7, #3]
 80013a4:	461a      	mov	r2, r3
 80013a6:	2102      	movs	r1, #2
 80013a8:	6878      	ldr	r0, [r7, #4]
 80013aa:	f7ff fc8e 	bl	8000cca <setBit>
		nrfStruct->setStruct.pipeEn |= (1 << pipe);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	799b      	ldrb	r3, [r3, #6]
 80013b2:	b25a      	sxtb	r2, r3
 80013b4:	78fb      	ldrb	r3, [r7, #3]
 80013b6:	2101      	movs	r1, #1
 80013b8:	fa01 f303 	lsl.w	r3, r1, r3
 80013bc:	b25b      	sxtb	r3, r3
 80013be:	4313      	orrs	r3, r2
 80013c0:	b25b      	sxtb	r3, r3
 80013c2:	b2da      	uxtb	r2, r3
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	719a      	strb	r2, [r3, #6]
		return 1;
 80013c8:	2301      	movs	r3, #1
 80013ca:	e000      	b.n	80013ce <enableRxAddr+0x46>
	}
	return 0;
 80013cc:	2300      	movs	r3, #0
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}

080013d6 <setAddrWidth>:
	return 0;
}

/* Address Width */
void setAddrWidth(nrfStruct_t *nrfStruct, addressWidth_t width)
{
 80013d6:	b580      	push	{r7, lr}
 80013d8:	b082      	sub	sp, #8
 80013da:	af00      	add	r7, sp, #0
 80013dc:	6078      	str	r0, [r7, #4]
 80013de:	460b      	mov	r3, r1
 80013e0:	70fb      	strb	r3, [r7, #3]
	writeReg(nrfStruct, SETUP_AW, width);
 80013e2:	78fb      	ldrb	r3, [r7, #3]
 80013e4:	461a      	mov	r2, r3
 80013e6:	2103      	movs	r1, #3
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f7ff fb16 	bl	8000a1a <writeReg>
	nrfStruct->addrStruct.addrWidth = width;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	78fa      	ldrb	r2, [r7, #3]
 80013f2:	741a      	strb	r2, [r3, #16]
}
 80013f4:	bf00      	nop
 80013f6:	3708      	adds	r7, #8
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}

080013fc <setAutoRetrCount>:

/* Setup retransmission */
uint8_t setAutoRetrCount(nrfStruct_t *nrfStruct, uint8_t count)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b084      	sub	sp, #16
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	460b      	mov	r3, r1
 8001406:	70fb      	strb	r3, [r7, #3]
	if (count >= 0x00 && count <= 0x0F)
 8001408:	78fb      	ldrb	r3, [r7, #3]
 800140a:	2b0f      	cmp	r3, #15
 800140c:	d818      	bhi.n	8001440 <setAutoRetrCount+0x44>
	{					//check count val
		uint8_t tmp = readReg(nrfStruct, SETUP_RETR); 	//read reg. val
 800140e:	2104      	movs	r1, #4
 8001410:	6878      	ldr	r0, [r7, #4]
 8001412:	f7ff fad7 	bl	80009c4 <readReg>
 8001416:	4603      	mov	r3, r0
 8001418:	73fb      	strb	r3, [r7, #15]
		tmp = tmp & 0xF0;							// reset LSB and save MSB
 800141a:	7bfb      	ldrb	r3, [r7, #15]
 800141c:	f023 030f 	bic.w	r3, r3, #15
 8001420:	73fb      	strb	r3, [r7, #15]
		tmp |= count;									//add tmp and count
 8001422:	7bfa      	ldrb	r2, [r7, #15]
 8001424:	78fb      	ldrb	r3, [r7, #3]
 8001426:	4313      	orrs	r3, r2
 8001428:	73fb      	strb	r3, [r7, #15]
		writeReg(nrfStruct, SETUP_RETR, tmp);			//write to SETUP_RETR
 800142a:	7bfb      	ldrb	r3, [r7, #15]
 800142c:	461a      	mov	r2, r3
 800142e:	2104      	movs	r1, #4
 8001430:	6878      	ldr	r0, [r7, #4]
 8001432:	f7ff faf2 	bl	8000a1a <writeReg>
		nrfStruct->setStruct.arc = count;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	78fa      	ldrb	r2, [r7, #3]
 800143a:	715a      	strb	r2, [r3, #5]
		return OK_CODE;
 800143c:	2301      	movs	r3, #1
 800143e:	e000      	b.n	8001442 <setAutoRetrCount+0x46>
	}
	return ERR_CODE;
 8001440:	23ff      	movs	r3, #255	; 0xff
}
 8001442:	4618      	mov	r0, r3
 8001444:	3710      	adds	r7, #16
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}

0800144a <setAutoRetrDelay>:

uint8_t setAutoRetrDelay(nrfStruct_t *nrfStruct, uint8_t delay)
{
 800144a:	b580      	push	{r7, lr}
 800144c:	b084      	sub	sp, #16
 800144e:	af00      	add	r7, sp, #0
 8001450:	6078      	str	r0, [r7, #4]
 8001452:	460b      	mov	r3, r1
 8001454:	70fb      	strb	r3, [r7, #3]
	if (delay > 0x0F)
 8001456:	78fb      	ldrb	r3, [r7, #3]
 8001458:	2b0f      	cmp	r3, #15
 800145a:	d902      	bls.n	8001462 <setAutoRetrDelay+0x18>
	{						//if delay in MSB format
		delay = delay >> 4; //shift to LSB format
 800145c:	78fb      	ldrb	r3, [r7, #3]
 800145e:	091b      	lsrs	r3, r3, #4
 8001460:	70fb      	strb	r3, [r7, #3]
	}
	if (delay >= 0x00 && delay <= 0x0F)
 8001462:	78fb      	ldrb	r3, [r7, #3]
 8001464:	2b0f      	cmp	r3, #15
 8001466:	d81c      	bhi.n	80014a2 <setAutoRetrDelay+0x58>
	{
		uint8_t tmp = readReg(nrfStruct, SETUP_RETR);
 8001468:	2104      	movs	r1, #4
 800146a:	6878      	ldr	r0, [r7, #4]
 800146c:	f7ff faaa 	bl	80009c4 <readReg>
 8001470:	4603      	mov	r3, r0
 8001472:	73fb      	strb	r3, [r7, #15]
		tmp = tmp & 0x0F;	//save LSB, reset MSB
 8001474:	7bfb      	ldrb	r3, [r7, #15]
 8001476:	f003 030f 	and.w	r3, r3, #15
 800147a:	73fb      	strb	r3, [r7, #15]
		tmp |= (delay << 4); //add tmp and delay
 800147c:	78fb      	ldrb	r3, [r7, #3]
 800147e:	011b      	lsls	r3, r3, #4
 8001480:	b25a      	sxtb	r2, r3
 8001482:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001486:	4313      	orrs	r3, r2
 8001488:	b25b      	sxtb	r3, r3
 800148a:	73fb      	strb	r3, [r7, #15]
		writeReg(nrfStruct, SETUP_RETR, tmp);
 800148c:	7bfb      	ldrb	r3, [r7, #15]
 800148e:	461a      	mov	r2, r3
 8001490:	2104      	movs	r1, #4
 8001492:	6878      	ldr	r0, [r7, #4]
 8001494:	f7ff fac1 	bl	8000a1a <writeReg>
		nrfStruct->setStruct.ard = delay;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	78fa      	ldrb	r2, [r7, #3]
 800149c:	711a      	strb	r2, [r3, #4]
		return OK_CODE;
 800149e:	2301      	movs	r3, #1
 80014a0:	e000      	b.n	80014a4 <setAutoRetrDelay+0x5a>
	}
	return ERR_CODE;
 80014a2:	23ff      	movs	r3, #255	; 0xff
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	3710      	adds	r7, #16
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}

080014ac <setChannel>:

/* RF channel */
uint8_t setChannel(nrfStruct_t *nrfStruct, uint8_t channel)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
 80014b4:	460b      	mov	r3, r1
 80014b6:	70fb      	strb	r3, [r7, #3]
	if (channel >= 0 && channel <= 125)
 80014b8:	78fb      	ldrb	r3, [r7, #3]
 80014ba:	2b7d      	cmp	r3, #125	; 0x7d
 80014bc:	d80a      	bhi.n	80014d4 <setChannel+0x28>
	{
		writeReg(nrfStruct, RF_CH, channel); //Maximum channel limited to 125 by hardware
 80014be:	78fb      	ldrb	r3, [r7, #3]
 80014c0:	461a      	mov	r2, r3
 80014c2:	2105      	movs	r1, #5
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	f7ff faa8 	bl	8000a1a <writeReg>
		nrfStruct->setStruct.channel = channel;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	78fa      	ldrb	r2, [r7, #3]
 80014ce:	705a      	strb	r2, [r3, #1]
		return OK_CODE;
 80014d0:	2301      	movs	r3, #1
 80014d2:	e000      	b.n	80014d6 <setChannel+0x2a>
	}
	return ERR_CODE;
 80014d4:	23ff      	movs	r3, #255	; 0xff
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	3708      	adds	r7, #8
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}

080014de <setRFpower>:
		return 0;
}


void setRFpower(nrfStruct_t *nrfStruct, powerRF_t power)
{
 80014de:	b580      	push	{r7, lr}
 80014e0:	b084      	sub	sp, #16
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
 80014e6:	460b      	mov	r3, r1
 80014e8:	70fb      	strb	r3, [r7, #3]
	/*
	if (power > RF_PWR_0dBm && power < RF_PWR_18dBm)
	 return ERR_CODE;*/
	uint8_t tmp = readReg(nrfStruct, RF_SETUP); //
 80014ea:	2106      	movs	r1, #6
 80014ec:	6878      	ldr	r0, [r7, #4]
 80014ee:	f7ff fa69 	bl	80009c4 <readReg>
 80014f2:	4603      	mov	r3, r0
 80014f4:	73fb      	strb	r3, [r7, #15]
	tmp = tmp & 0xF8;					  //0xF8 - 1111 1000B reset 3 LSB
 80014f6:	7bfb      	ldrb	r3, [r7, #15]
 80014f8:	f023 0307 	bic.w	r3, r3, #7
 80014fc:	73fb      	strb	r3, [r7, #15]
	tmp = tmp | (power << 1);			  //combining tmp and shifted power
 80014fe:	78fb      	ldrb	r3, [r7, #3]
 8001500:	005b      	lsls	r3, r3, #1
 8001502:	b25a      	sxtb	r2, r3
 8001504:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001508:	4313      	orrs	r3, r2
 800150a:	b25b      	sxtb	r3, r3
 800150c:	73fb      	strb	r3, [r7, #15]
	writeReg(nrfStruct, RF_SETUP, tmp);
 800150e:	7bfb      	ldrb	r3, [r7, #15]
 8001510:	461a      	mov	r2, r3
 8001512:	2106      	movs	r1, #6
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f7ff fa80 	bl	8000a1a <writeReg>
	nrfStruct->setStruct.powerRF = power;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	78fa      	ldrb	r2, [r7, #3]
 800151e:	70da      	strb	r2, [r3, #3]

}
 8001520:	bf00      	nop
 8001522:	3710      	adds	r7, #16
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}

08001528 <setDataRate>:

void setDataRate(nrfStruct_t *nrfStruct, dataRate_t rate)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b084      	sub	sp, #16
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
 8001530:	460b      	mov	r3, r1
 8001532:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp = readReg(nrfStruct, RF_SETUP); 	//
 8001534:	2106      	movs	r1, #6
 8001536:	6878      	ldr	r0, [r7, #4]
 8001538:	f7ff fa44 	bl	80009c4 <readReg>
 800153c:	4603      	mov	r3, r0
 800153e:	73fb      	strb	r3, [r7, #15]
	tmp = tmp & 0x06;//0x06 = 0000 0110B - reset data rate's bits - Also this line reset PLL_LOCK and CONT_WAVE bits
 8001540:	7bfb      	ldrb	r3, [r7, #15]
 8001542:	f003 0306 	and.w	r3, r3, #6
 8001546:	73fb      	strb	r3, [r7, #15]
	tmp = tmp | (rate << 3);			  //combining tmp and shifted data rate
 8001548:	78fb      	ldrb	r3, [r7, #3]
 800154a:	00db      	lsls	r3, r3, #3
 800154c:	b25a      	sxtb	r2, r3
 800154e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001552:	4313      	orrs	r3, r2
 8001554:	b25b      	sxtb	r3, r3
 8001556:	73fb      	strb	r3, [r7, #15]
	writeReg(nrfStruct, RF_SETUP, tmp);
 8001558:	7bfb      	ldrb	r3, [r7, #15]
 800155a:	461a      	mov	r2, r3
 800155c:	2106      	movs	r1, #6
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	f7ff fa5b 	bl	8000a1a <writeReg>
	nrfStruct->setStruct.dataRate = rate;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	78fa      	ldrb	r2, [r7, #3]
 8001568:	709a      	strb	r2, [r3, #2]
}
 800156a:	bf00      	nop
 800156c:	3710      	adds	r7, #16
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}

08001572 <getStatusFullTxFIFO>:

/* Status */
uint8_t getStatusFullTxFIFO(nrfStruct_t *nrfStruct)
{
 8001572:	b580      	push	{r7, lr}
 8001574:	b082      	sub	sp, #8
 8001576:	af00      	add	r7, sp, #0
 8001578:	6078      	str	r0, [r7, #4]
	if (readBit(nrfStruct, STATUS, bit0)) {
 800157a:	2200      	movs	r2, #0
 800157c:	2107      	movs	r1, #7
 800157e:	6878      	ldr	r0, [r7, #4]
 8001580:	f7ff fb63 	bl	8000c4a <readBit>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d008      	beq.n	800159c <getStatusFullTxFIFO+0x2a>
		nrfStruct->statusStruct.txFull = 1;
 800158a:	687a      	ldr	r2, [r7, #4]
 800158c:	f892 3025 	ldrb.w	r3, [r2, #37]	; 0x25
 8001590:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001594:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
		return 1; //TX FIFO full
 8001598:	2301      	movs	r3, #1
 800159a:	e007      	b.n	80015ac <getStatusFullTxFIFO+0x3a>
	}
	nrfStruct->statusStruct.txFull = 0;
 800159c:	687a      	ldr	r2, [r7, #4]
 800159e:	f892 3025 	ldrb.w	r3, [r2, #37]	; 0x25
 80015a2:	f36f 1386 	bfc	r3, #6, #1
 80015a6:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
	return 0;	 //Available locations in TX FIFO
 80015aa:	2300      	movs	r3, #0
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3708      	adds	r7, #8
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}

080015b4 <setReceivePipeAddress>:
 * @Note	Remember that addresses registers for pipes from 2 to 5 are 1 byte only.
 * 			Also registers for pipe 0 and 1 can have size of from 3 to 5 bytes.
 */
uint8_t setReceivePipeAddress(nrfStruct_t *nrfStruct, uint8_t pipe,
		uint8_t *addrBuf, size_t addrBufSize)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b086      	sub	sp, #24
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	60f8      	str	r0, [r7, #12]
 80015bc:	607a      	str	r2, [r7, #4]
 80015be:	603b      	str	r3, [r7, #0]
 80015c0:	460b      	mov	r3, r1
 80015c2:	72fb      	strb	r3, [r7, #11]
	if (!checkPipe(pipe)) { //if checkPipe return 0 - end fun. by return 0.
 80015c4:	7afb      	ldrb	r3, [r7, #11]
 80015c6:	4618      	mov	r0, r3
 80015c8:	f7ff fea6 	bl	8001318 <checkPipe>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d101      	bne.n	80015d6 <setReceivePipeAddress+0x22>
		return ERR_CODE;
 80015d2:	23ff      	movs	r3, #255	; 0xff
 80015d4:	e07e      	b.n	80016d4 <setReceivePipeAddress+0x120>
	}
	size_t bufSize = 0x05;
 80015d6:	2305      	movs	r3, #5
 80015d8:	617b      	str	r3, [r7, #20]
	if (pipe == 0 || pipe == 1) {	//if pipe 0 or 1 check bufer width
 80015da:	7afb      	ldrb	r3, [r7, #11]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d002      	beq.n	80015e6 <setReceivePipeAddress+0x32>
 80015e0:	7afb      	ldrb	r3, [r7, #11]
 80015e2:	2b01      	cmp	r3, #1
 80015e4:	d13e      	bne.n	8001664 <setReceivePipeAddress+0xb0>
		switch (addrBufSize) {	//check addrBufSize
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	2b04      	cmp	r3, #4
 80015ea:	d006      	beq.n	80015fa <setReceivePipeAddress+0x46>
 80015ec:	2b05      	cmp	r3, #5
 80015ee:	d007      	beq.n	8001600 <setReceivePipeAddress+0x4c>
 80015f0:	2b03      	cmp	r3, #3
 80015f2:	d108      	bne.n	8001606 <setReceivePipeAddress+0x52>
		case 3:
			bufSize = 0x03;
 80015f4:	2303      	movs	r3, #3
 80015f6:	617b      	str	r3, [r7, #20]
			break;
 80015f8:	e007      	b.n	800160a <setReceivePipeAddress+0x56>
		case 4:
			bufSize = 0x04;
 80015fa:	2304      	movs	r3, #4
 80015fc:	617b      	str	r3, [r7, #20]
			break;
 80015fe:	e004      	b.n	800160a <setReceivePipeAddress+0x56>
		case 5:
			bufSize = 0x05;
 8001600:	2305      	movs	r3, #5
 8001602:	617b      	str	r3, [r7, #20]
			break;
 8001604:	e001      	b.n	800160a <setReceivePipeAddress+0x56>
		default:
			return ERR_CODE;
 8001606:	23ff      	movs	r3, #255	; 0xff
 8001608:	e064      	b.n	80016d4 <setReceivePipeAddress+0x120>
			break;
		}
		if (pipe == 0) {	//check pipe and write addr to struct
 800160a:	7afb      	ldrb	r3, [r7, #11]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d112      	bne.n	8001636 <setReceivePipeAddress+0x82>
			uint8_t i;
			for (i = 0; i < addrBufSize; i++) {
 8001610:	2300      	movs	r3, #0
 8001612:	74fb      	strb	r3, [r7, #19]
 8001614:	e00b      	b.n	800162e <setReceivePipeAddress+0x7a>
				nrfStruct->addrStruct.rxAddr0[i] = addrBuf[i];
 8001616:	7cfb      	ldrb	r3, [r7, #19]
 8001618:	687a      	ldr	r2, [r7, #4]
 800161a:	441a      	add	r2, r3
 800161c:	7cfb      	ldrb	r3, [r7, #19]
 800161e:	7811      	ldrb	r1, [r2, #0]
 8001620:	68fa      	ldr	r2, [r7, #12]
 8001622:	4413      	add	r3, r2
 8001624:	460a      	mov	r2, r1
 8001626:	759a      	strb	r2, [r3, #22]
			for (i = 0; i < addrBufSize; i++) {
 8001628:	7cfb      	ldrb	r3, [r7, #19]
 800162a:	3301      	adds	r3, #1
 800162c:	74fb      	strb	r3, [r7, #19]
 800162e:	7cfb      	ldrb	r3, [r7, #19]
 8001630:	683a      	ldr	r2, [r7, #0]
 8001632:	429a      	cmp	r2, r3
 8001634:	d8ef      	bhi.n	8001616 <setReceivePipeAddress+0x62>
			}
		}
		if (pipe == 1) {
 8001636:	7afb      	ldrb	r3, [r7, #11]
 8001638:	2b01      	cmp	r3, #1
 800163a:	d141      	bne.n	80016c0 <setReceivePipeAddress+0x10c>
			uint8_t i;
			for (i = 0; i < addrBufSize; i++) {
 800163c:	2300      	movs	r3, #0
 800163e:	74bb      	strb	r3, [r7, #18]
 8001640:	e00b      	b.n	800165a <setReceivePipeAddress+0xa6>
				nrfStruct->addrStruct.rxAddr1[i] = addrBuf[i];
 8001642:	7cbb      	ldrb	r3, [r7, #18]
 8001644:	687a      	ldr	r2, [r7, #4]
 8001646:	441a      	add	r2, r3
 8001648:	7cbb      	ldrb	r3, [r7, #18]
 800164a:	7811      	ldrb	r1, [r2, #0]
 800164c:	68fa      	ldr	r2, [r7, #12]
 800164e:	4413      	add	r3, r2
 8001650:	460a      	mov	r2, r1
 8001652:	76da      	strb	r2, [r3, #27]
			for (i = 0; i < addrBufSize; i++) {
 8001654:	7cbb      	ldrb	r3, [r7, #18]
 8001656:	3301      	adds	r3, #1
 8001658:	74bb      	strb	r3, [r7, #18]
 800165a:	7cbb      	ldrb	r3, [r7, #18]
 800165c:	683a      	ldr	r2, [r7, #0]
 800165e:	429a      	cmp	r2, r3
 8001660:	d8ef      	bhi.n	8001642 <setReceivePipeAddress+0x8e>
		if (pipe == 1) {
 8001662:	e02d      	b.n	80016c0 <setReceivePipeAddress+0x10c>
			}
		}
	} else {
		if (addrBufSize == 1)
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	2b01      	cmp	r3, #1
 8001668:	d101      	bne.n	800166e <setReceivePipeAddress+0xba>
			bufSize = 0x01;
 800166a:	2301      	movs	r3, #1
 800166c:	617b      	str	r3, [r7, #20]
		switch (pipe) {	//check pipe and write addr to struct
 800166e:	7afb      	ldrb	r3, [r7, #11]
 8001670:	3b02      	subs	r3, #2
 8001672:	2b03      	cmp	r3, #3
 8001674:	d822      	bhi.n	80016bc <setReceivePipeAddress+0x108>
 8001676:	a201      	add	r2, pc, #4	; (adr r2, 800167c <setReceivePipeAddress+0xc8>)
 8001678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800167c:	0800168d 	.word	0x0800168d
 8001680:	08001699 	.word	0x08001699
 8001684:	080016a5 	.word	0x080016a5
 8001688:	080016b1 	.word	0x080016b1
		case 2:
			nrfStruct->addrStruct.rxAddr2 = *addrBuf;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	781a      	ldrb	r2, [r3, #0]
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 8001696:	e013      	b.n	80016c0 <setReceivePipeAddress+0x10c>
		case 3:
			nrfStruct->addrStruct.rxAddr3 = *addrBuf;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	781a      	ldrb	r2, [r3, #0]
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			break;
 80016a2:	e00d      	b.n	80016c0 <setReceivePipeAddress+0x10c>
		case 4:
			nrfStruct->addrStruct.rxAddr4 = *addrBuf;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	781a      	ldrb	r2, [r3, #0]
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 80016ae:	e007      	b.n	80016c0 <setReceivePipeAddress+0x10c>
		case 5:
			nrfStruct->addrStruct.rxAddr5 = *addrBuf;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	781a      	ldrb	r2, [r3, #0]
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			break;
 80016ba:	e001      	b.n	80016c0 <setReceivePipeAddress+0x10c>
		default:
			return ERR_CODE;
 80016bc:	23ff      	movs	r3, #255	; 0xff
 80016be:	e009      	b.n	80016d4 <setReceivePipeAddress+0x120>
			break;
		}
	}
	uint8_t addr = RX_ADDR_P0 + pipe; //if pipe = 0 -> write Receive address pipe 0
 80016c0:	7afb      	ldrb	r3, [r7, #11]
 80016c2:	330a      	adds	r3, #10
 80016c4:	747b      	strb	r3, [r7, #17]
	writeRegExt(nrfStruct, addr, addrBuf, bufSize);
 80016c6:	7c79      	ldrb	r1, [r7, #17]
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	687a      	ldr	r2, [r7, #4]
 80016cc:	68f8      	ldr	r0, [r7, #12]
 80016ce:	f7ff f9d0 	bl	8000a72 <writeRegExt>

	return OK_CODE;
 80016d2:	2301      	movs	r3, #1
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3718      	adds	r7, #24
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}

080016dc <setTransmitPipeAddress>:

/* Transmit address data pipe */
uint8_t setTransmitPipeAddress(nrfStruct_t *nrfStruct, uint8_t *addrBuf,
		size_t addrBufSize)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b086      	sub	sp, #24
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	60f8      	str	r0, [r7, #12]
 80016e4:	60b9      	str	r1, [r7, #8]
 80016e6:	607a      	str	r2, [r7, #4]
	if (((nrfStruct->addrStruct.addrWidth) + 2) != addrBufSize) {
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	7c1b      	ldrb	r3, [r3, #16]
 80016ec:	3302      	adds	r3, #2
 80016ee:	461a      	mov	r2, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d001      	beq.n	80016fa <setTransmitPipeAddress+0x1e>
		return ERR_CODE;
 80016f6:	23ff      	movs	r3, #255	; 0xff
 80016f8:	e019      	b.n	800172e <setTransmitPipeAddress+0x52>
	}

	uint8_t i;
	for (i = 0; i < addrBufSize; i++) {	//write to struct
 80016fa:	2300      	movs	r3, #0
 80016fc:	75fb      	strb	r3, [r7, #23]
 80016fe:	e00b      	b.n	8001718 <setTransmitPipeAddress+0x3c>
		nrfStruct->addrStruct.txAddr[i] = addrBuf[i];
 8001700:	7dfb      	ldrb	r3, [r7, #23]
 8001702:	68ba      	ldr	r2, [r7, #8]
 8001704:	441a      	add	r2, r3
 8001706:	7dfb      	ldrb	r3, [r7, #23]
 8001708:	7811      	ldrb	r1, [r2, #0]
 800170a:	68fa      	ldr	r2, [r7, #12]
 800170c:	4413      	add	r3, r2
 800170e:	460a      	mov	r2, r1
 8001710:	745a      	strb	r2, [r3, #17]
	for (i = 0; i < addrBufSize; i++) {	//write to struct
 8001712:	7dfb      	ldrb	r3, [r7, #23]
 8001714:	3301      	adds	r3, #1
 8001716:	75fb      	strb	r3, [r7, #23]
 8001718:	7dfb      	ldrb	r3, [r7, #23]
 800171a:	687a      	ldr	r2, [r7, #4]
 800171c:	429a      	cmp	r2, r3
 800171e:	d8ef      	bhi.n	8001700 <setTransmitPipeAddress+0x24>
	}
	writeRegExt(nrfStruct, TX_ADDR, addrBuf, addrBufSize);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	68ba      	ldr	r2, [r7, #8]
 8001724:	2110      	movs	r1, #16
 8001726:	68f8      	ldr	r0, [r7, #12]
 8001728:	f7ff f9a3 	bl	8000a72 <writeRegExt>
	return OK_CODE;
 800172c:	2301      	movs	r3, #1
}
 800172e:	4618      	mov	r0, r3
 8001730:	3718      	adds	r7, #24
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}

08001736 <setRxPayloadWidth>:
	}
	return ERR_CODE;
}

uint8_t setRxPayloadWidth(nrfStruct_t *nrfStruct, uint8_t pipe, uint8_t width)
{
 8001736:	b580      	push	{r7, lr}
 8001738:	b084      	sub	sp, #16
 800173a:	af00      	add	r7, sp, #0
 800173c:	6078      	str	r0, [r7, #4]
 800173e:	460b      	mov	r3, r1
 8001740:	70fb      	strb	r3, [r7, #3]
 8001742:	4613      	mov	r3, r2
 8001744:	70bb      	strb	r3, [r7, #2]
	if (checkPipe(pipe))
 8001746:	78fb      	ldrb	r3, [r7, #3]
 8001748:	4618      	mov	r0, r3
 800174a:	f7ff fde5 	bl	8001318 <checkPipe>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d017      	beq.n	8001784 <setRxPayloadWidth+0x4e>
	{
		if (width < 1 && width > 32) { //check width correct value
 8001754:	78bb      	ldrb	r3, [r7, #2]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d104      	bne.n	8001764 <setRxPayloadWidth+0x2e>
 800175a:	78bb      	ldrb	r3, [r7, #2]
 800175c:	2b20      	cmp	r3, #32
 800175e:	d901      	bls.n	8001764 <setRxPayloadWidth+0x2e>
			return ERR_CODE;
 8001760:	23ff      	movs	r3, #255	; 0xff
 8001762:	e010      	b.n	8001786 <setRxPayloadWidth+0x50>
		}
		uint8_t addr = RX_PW_P0 + pipe;
 8001764:	78fb      	ldrb	r3, [r7, #3]
 8001766:	3311      	adds	r3, #17
 8001768:	73fb      	strb	r3, [r7, #15]
		writeReg(nrfStruct, addr, width);
 800176a:	78ba      	ldrb	r2, [r7, #2]
 800176c:	7bfb      	ldrb	r3, [r7, #15]
 800176e:	4619      	mov	r1, r3
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	f7ff f952 	bl	8000a1a <writeReg>
		nrfStruct->setStruct.pipePayLen[pipe] = width;
 8001776:	78fb      	ldrb	r3, [r7, #3]
 8001778:	687a      	ldr	r2, [r7, #4]
 800177a:	4413      	add	r3, r2
 800177c:	78ba      	ldrb	r2, [r7, #2]
 800177e:	725a      	strb	r2, [r3, #9]
		return OK_CODE;
 8001780:	2301      	movs	r3, #1
 8001782:	e000      	b.n	8001786 <setRxPayloadWidth+0x50>
	}
	return ERR_CODE;
 8001784:	23ff      	movs	r3, #255	; 0xff
}
 8001786:	4618      	mov	r0, r3
 8001788:	3710      	adds	r7, #16
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}

0800178e <getRxStatusFIFO>:
/* FIFO status */
/**
 * @Brief	Return status of RX FIFO buffer by check bits in FIFO Status Register 
 * */
uint8_t getRxStatusFIFO(nrfStruct_t *nrfStruct)
{
 800178e:	b580      	push	{r7, lr}
 8001790:	b084      	sub	sp, #16
 8001792:	af00      	add	r7, sp, #0
 8001794:	6078      	str	r0, [r7, #4]
	uint8_t tmp = readReg(nrfStruct, FIFO_STATUS);
 8001796:	2117      	movs	r1, #23
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f7ff f913 	bl	80009c4 <readReg>
 800179e:	4603      	mov	r3, r0
 80017a0:	73fb      	strb	r3, [r7, #15]
	if ((tmp & 0x03) == RX_FIFO_MASK_EMPTY)
 80017a2:	7bfb      	ldrb	r3, [r7, #15]
 80017a4:	f003 0303 	and.w	r3, r3, #3
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d116      	bne.n	80017da <getRxStatusFIFO+0x4c>
	{
		nrfStruct->fifoStruct.rxEmpty = 1;
 80017ac:	687a      	ldr	r2, [r7, #4]
 80017ae:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 80017b2:	f043 0308 	orr.w	r3, r3, #8
 80017b6:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
		nrfStruct->fifoStruct.rxFull = 0;
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 80017c0:	f36f 0382 	bfc	r3, #2, #1
 80017c4:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
		nrfStruct->fifoStruct.rxRead = 0;
 80017c8:	687a      	ldr	r2, [r7, #4]
 80017ca:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 80017ce:	f36f 0341 	bfc	r3, #1, #1
 80017d2:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
		return RX_FIFO_MASK_EMPTY; //RX FIFO register buffer is empty
 80017d6:	2301      	movs	r3, #1
 80017d8:	e038      	b.n	800184c <getRxStatusFIFO+0xbe>
	}
	if ((tmp & 0x03) == RX_FIFO_MASK_FULL)
 80017da:	7bfb      	ldrb	r3, [r7, #15]
 80017dc:	f003 0303 	and.w	r3, r3, #3
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d116      	bne.n	8001812 <getRxStatusFIFO+0x84>
	{
		nrfStruct->fifoStruct.rxEmpty = 0;
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 80017ea:	f36f 03c3 	bfc	r3, #3, #1
 80017ee:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
		nrfStruct->fifoStruct.rxFull = 1;
 80017f2:	687a      	ldr	r2, [r7, #4]
 80017f4:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 80017f8:	f043 0304 	orr.w	r3, r3, #4
 80017fc:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
		nrfStruct->fifoStruct.rxRead = 1;
 8001800:	687a      	ldr	r2, [r7, #4]
 8001802:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 8001806:	f043 0302 	orr.w	r3, r3, #2
 800180a:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
		return RX_FIFO_MASK_FULL; ////RX FIFO register buffer is full
 800180e:	2302      	movs	r3, #2
 8001810:	e01c      	b.n	800184c <getRxStatusFIFO+0xbe>
	}
	if ((tmp & 0x03) == RX_FIFO_MASK_DATA)
 8001812:	7bfb      	ldrb	r3, [r7, #15]
 8001814:	f003 0303 	and.w	r3, r3, #3
 8001818:	2b00      	cmp	r3, #0
 800181a:	d116      	bne.n	800184a <getRxStatusFIFO+0xbc>
	{
		nrfStruct->fifoStruct.rxEmpty = 0;
 800181c:	687a      	ldr	r2, [r7, #4]
 800181e:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 8001822:	f36f 03c3 	bfc	r3, #3, #1
 8001826:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
		nrfStruct->fifoStruct.rxFull = 0;
 800182a:	687a      	ldr	r2, [r7, #4]
 800182c:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 8001830:	f36f 0382 	bfc	r3, #2, #1
 8001834:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
		nrfStruct->fifoStruct.rxRead = 1;
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 800183e:	f043 0302 	orr.w	r3, r3, #2
 8001842:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
		return RX_FIFO_MASK_DATA; //RX FIFO register buffer has some data but isn't full
 8001846:	2300      	movs	r3, #0
 8001848:	e000      	b.n	800184c <getRxStatusFIFO+0xbe>
	}
	return ERR_CODE;
 800184a:	23ff      	movs	r3, #255	; 0xff
}
 800184c:	4618      	mov	r0, r3
 800184e:	3710      	adds	r7, #16
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}

08001854 <getTxStatusFIFO>:
/**
 * @Brief	Return status of TX FIFO buffer by check bits in FIFO Status Register 
 * */
uint8_t getTxStatusFIFO(nrfStruct_t *nrfStruct)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
	uint8_t tmp = readReg(nrfStruct, FIFO_STATUS);
 800185c:	2117      	movs	r1, #23
 800185e:	6878      	ldr	r0, [r7, #4]
 8001860:	f7ff f8b0 	bl	80009c4 <readReg>
 8001864:	4603      	mov	r3, r0
 8001866:	73fb      	strb	r3, [r7, #15]
	tmp = tmp >> 4;
 8001868:	7bfb      	ldrb	r3, [r7, #15]
 800186a:	091b      	lsrs	r3, r3, #4
 800186c:	73fb      	strb	r3, [r7, #15]
	if ((tmp & 0x03) == TX_FIFO_MASK_EMPTY)
 800186e:	7bfb      	ldrb	r3, [r7, #15]
 8001870:	f003 0303 	and.w	r3, r3, #3
 8001874:	2b01      	cmp	r3, #1
 8001876:	d116      	bne.n	80018a6 <getTxStatusFIFO+0x52>
	{
		nrfStruct->fifoStruct.txEmpty = 1;
 8001878:	687a      	ldr	r2, [r7, #4]
 800187a:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 800187e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001882:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
		nrfStruct->fifoStruct.txFull = 0;
 8001886:	687a      	ldr	r2, [r7, #4]
 8001888:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 800188c:	f36f 1345 	bfc	r3, #5, #1
 8001890:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
		nrfStruct->fifoStruct.txSend = 0;
 8001894:	687a      	ldr	r2, [r7, #4]
 8001896:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 800189a:	f36f 1304 	bfc	r3, #4, #1
 800189e:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
		return TX_FIFO_MASK_EMPTY;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e038      	b.n	8001918 <getTxStatusFIFO+0xc4>
	}
	if ((tmp & 0x03) == TX_FIFO_MASK_FULL)
 80018a6:	7bfb      	ldrb	r3, [r7, #15]
 80018a8:	f003 0303 	and.w	r3, r3, #3
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d116      	bne.n	80018de <getTxStatusFIFO+0x8a>
	{
		nrfStruct->fifoStruct.txEmpty = 0;
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 80018b6:	f36f 1386 	bfc	r3, #6, #1
 80018ba:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
		nrfStruct->fifoStruct.txFull = 1;
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 80018c4:	f043 0320 	orr.w	r3, r3, #32
 80018c8:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
		nrfStruct->fifoStruct.txSend = 1;
 80018cc:	687a      	ldr	r2, [r7, #4]
 80018ce:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 80018d2:	f043 0310 	orr.w	r3, r3, #16
 80018d6:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
		return TX_FIFO_MASK_FULL;
 80018da:	2302      	movs	r3, #2
 80018dc:	e01c      	b.n	8001918 <getTxStatusFIFO+0xc4>
	}
	if ((tmp & 0x03) == TX_FIFO_MASK_DATA)
 80018de:	7bfb      	ldrb	r3, [r7, #15]
 80018e0:	f003 0303 	and.w	r3, r3, #3
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d116      	bne.n	8001916 <getTxStatusFIFO+0xc2>
	{
		nrfStruct->fifoStruct.txEmpty = 0;
 80018e8:	687a      	ldr	r2, [r7, #4]
 80018ea:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 80018ee:	f36f 1386 	bfc	r3, #6, #1
 80018f2:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
		nrfStruct->fifoStruct.txFull = 0;
 80018f6:	687a      	ldr	r2, [r7, #4]
 80018f8:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 80018fc:	f36f 1345 	bfc	r3, #5, #1
 8001900:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
		nrfStruct->fifoStruct.txSend = 1;
 8001904:	687a      	ldr	r2, [r7, #4]
 8001906:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 800190a:	f043 0310 	orr.w	r3, r3, #16
 800190e:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
		return TX_FIFO_MASK_DATA;
 8001912:	2300      	movs	r3, #0
 8001914:	e000      	b.n	8001918 <getTxStatusFIFO+0xc4>
	}
	return ERR_CODE;
 8001916:	23ff      	movs	r3, #255	; 0xff
}
 8001918:	4618      	mov	r0, r3
 800191a:	3710      	adds	r7, #16
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}

08001920 <enableDynamicPayloadLengthPipe>:
	return TX_REUSE_UNUSED;
}

/* Dynamic Payload Lenggth */
uint8_t enableDynamicPayloadLengthPipe(nrfStruct_t *nrfStruct, uint8_t pipe)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	460b      	mov	r3, r1
 800192a:	70fb      	strb	r3, [r7, #3]
	if (!checkPipe(pipe))
 800192c:	78fb      	ldrb	r3, [r7, #3]
 800192e:	4618      	mov	r0, r3
 8001930:	f7ff fcf2 	bl	8001318 <checkPipe>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d101      	bne.n	800193e <enableDynamicPayloadLengthPipe+0x1e>
	{
		return ERR_CODE;
 800193a:	23ff      	movs	r3, #255	; 0xff
 800193c:	e013      	b.n	8001966 <enableDynamicPayloadLengthPipe+0x46>
	}
	setBit(nrfStruct, DYNPD, pipe);
 800193e:	78fb      	ldrb	r3, [r7, #3]
 8001940:	461a      	mov	r2, r3
 8001942:	211c      	movs	r1, #28
 8001944:	6878      	ldr	r0, [r7, #4]
 8001946:	f7ff f9c0 	bl	8000cca <setBit>
	nrfStruct->setStruct.pipeDPL |= (1 << pipe);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	7a1b      	ldrb	r3, [r3, #8]
 800194e:	b25a      	sxtb	r2, r3
 8001950:	78fb      	ldrb	r3, [r7, #3]
 8001952:	2101      	movs	r1, #1
 8001954:	fa01 f303 	lsl.w	r3, r1, r3
 8001958:	b25b      	sxtb	r3, r3
 800195a:	4313      	orrs	r3, r2
 800195c:	b25b      	sxtb	r3, r3
 800195e:	b2da      	uxtb	r2, r3
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	721a      	strb	r2, [r3, #8]
	return OK_CODE;
 8001964:	2301      	movs	r3, #1
}
 8001966:	4618      	mov	r0, r3
 8001968:	3708      	adds	r7, #8
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}

0800196e <enableDynamicPayloadLength>:
	nrfStruct->setStruct.pipeDPL |= (0 << pipe);
	return OK_CODE;
}
/* Feature */
void enableDynamicPayloadLength(nrfStruct_t *nrfStruct)
{
 800196e:	b580      	push	{r7, lr}
 8001970:	b082      	sub	sp, #8
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
	setBit(nrfStruct, FEATURE, EN_DPL);
 8001976:	2202      	movs	r2, #2
 8001978:	211d      	movs	r1, #29
 800197a:	6878      	ldr	r0, [r7, #4]
 800197c:	f7ff f9a5 	bl	8000cca <setBit>
	nrfStruct->setStruct.enableDPL = 1;
 8001980:	687a      	ldr	r2, [r7, #4]
 8001982:	7bd3      	ldrb	r3, [r2, #15]
 8001984:	f043 0320 	orr.w	r3, r3, #32
 8001988:	73d3      	strb	r3, [r2, #15]
}
 800198a:	bf00      	nop
 800198c:	3708      	adds	r7, #8
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}

08001992 <enableAckPayload>:
	resetBit(nrfStruct, FEATURE, EN_DPL);
	nrfStruct->setStruct.enableDPL = 0;
}

void enableAckPayload(nrfStruct_t *nrfStruct)
{
 8001992:	b580      	push	{r7, lr}
 8001994:	b082      	sub	sp, #8
 8001996:	af00      	add	r7, sp, #0
 8001998:	6078      	str	r0, [r7, #4]
	setBit(nrfStruct, FEATURE, EN_ACK_PAY);
 800199a:	2201      	movs	r2, #1
 800199c:	211d      	movs	r1, #29
 800199e:	6878      	ldr	r0, [r7, #4]
 80019a0:	f7ff f993 	bl	8000cca <setBit>
	nrfStruct->setStruct.enableAckPay = 1;
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	7bd3      	ldrb	r3, [r2, #15]
 80019a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019ac:	73d3      	strb	r3, [r2, #15]

}
 80019ae:	bf00      	nop
 80019b0:	3708      	adds	r7, #8
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
	...

080019b8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80019bc:	4b17      	ldr	r3, [pc, #92]	; (8001a1c <MX_SPI1_Init+0x64>)
 80019be:	4a18      	ldr	r2, [pc, #96]	; (8001a20 <MX_SPI1_Init+0x68>)
 80019c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80019c2:	4b16      	ldr	r3, [pc, #88]	; (8001a1c <MX_SPI1_Init+0x64>)
 80019c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80019c8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80019ca:	4b14      	ldr	r3, [pc, #80]	; (8001a1c <MX_SPI1_Init+0x64>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80019d0:	4b12      	ldr	r3, [pc, #72]	; (8001a1c <MX_SPI1_Init+0x64>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019d6:	4b11      	ldr	r3, [pc, #68]	; (8001a1c <MX_SPI1_Init+0x64>)
 80019d8:	2200      	movs	r2, #0
 80019da:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019dc:	4b0f      	ldr	r3, [pc, #60]	; (8001a1c <MX_SPI1_Init+0x64>)
 80019de:	2200      	movs	r2, #0
 80019e0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80019e2:	4b0e      	ldr	r3, [pc, #56]	; (8001a1c <MX_SPI1_Init+0x64>)
 80019e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019e8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80019ea:	4b0c      	ldr	r3, [pc, #48]	; (8001a1c <MX_SPI1_Init+0x64>)
 80019ec:	2218      	movs	r2, #24
 80019ee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019f0:	4b0a      	ldr	r3, [pc, #40]	; (8001a1c <MX_SPI1_Init+0x64>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80019f6:	4b09      	ldr	r3, [pc, #36]	; (8001a1c <MX_SPI1_Init+0x64>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019fc:	4b07      	ldr	r3, [pc, #28]	; (8001a1c <MX_SPI1_Init+0x64>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001a02:	4b06      	ldr	r3, [pc, #24]	; (8001a1c <MX_SPI1_Init+0x64>)
 8001a04:	220a      	movs	r2, #10
 8001a06:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a08:	4804      	ldr	r0, [pc, #16]	; (8001a1c <MX_SPI1_Init+0x64>)
 8001a0a:	f001 f879 	bl	8002b00 <HAL_SPI_Init>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001a14:	f7ff fb7c 	bl	8001110 <Error_Handler>
  }

}
 8001a18:	bf00      	nop
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	200000c8 	.word	0x200000c8
 8001a20:	40013000 	.word	0x40013000

08001a24 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b08a      	sub	sp, #40	; 0x28
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a2c:	f107 0314 	add.w	r3, r7, #20
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]
 8001a34:	605a      	str	r2, [r3, #4]
 8001a36:	609a      	str	r2, [r3, #8]
 8001a38:	60da      	str	r2, [r3, #12]
 8001a3a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a19      	ldr	r2, [pc, #100]	; (8001aa8 <HAL_SPI_MspInit+0x84>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d12b      	bne.n	8001a9e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a46:	2300      	movs	r3, #0
 8001a48:	613b      	str	r3, [r7, #16]
 8001a4a:	4b18      	ldr	r3, [pc, #96]	; (8001aac <HAL_SPI_MspInit+0x88>)
 8001a4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a4e:	4a17      	ldr	r2, [pc, #92]	; (8001aac <HAL_SPI_MspInit+0x88>)
 8001a50:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a54:	6453      	str	r3, [r2, #68]	; 0x44
 8001a56:	4b15      	ldr	r3, [pc, #84]	; (8001aac <HAL_SPI_MspInit+0x88>)
 8001a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a5a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a5e:	613b      	str	r3, [r7, #16]
 8001a60:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	60fb      	str	r3, [r7, #12]
 8001a66:	4b11      	ldr	r3, [pc, #68]	; (8001aac <HAL_SPI_MspInit+0x88>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6a:	4a10      	ldr	r2, [pc, #64]	; (8001aac <HAL_SPI_MspInit+0x88>)
 8001a6c:	f043 0301 	orr.w	r3, r3, #1
 8001a70:	6313      	str	r3, [r2, #48]	; 0x30
 8001a72:	4b0e      	ldr	r3, [pc, #56]	; (8001aac <HAL_SPI_MspInit+0x88>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a76:	f003 0301 	and.w	r3, r3, #1
 8001a7a:	60fb      	str	r3, [r7, #12]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001a7e:	23e0      	movs	r3, #224	; 0xe0
 8001a80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a82:	2302      	movs	r3, #2
 8001a84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a86:	2300      	movs	r3, #0
 8001a88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a8e:	2305      	movs	r3, #5
 8001a90:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a92:	f107 0314 	add.w	r3, r7, #20
 8001a96:	4619      	mov	r1, r3
 8001a98:	4805      	ldr	r0, [pc, #20]	; (8001ab0 <HAL_SPI_MspInit+0x8c>)
 8001a9a:	f000 fa8d 	bl	8001fb8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001a9e:	bf00      	nop
 8001aa0:	3728      	adds	r7, #40	; 0x28
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	40013000 	.word	0x40013000
 8001aac:	40023800 	.word	0x40023800
 8001ab0:	40020000 	.word	0x40020000

08001ab4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aba:	2300      	movs	r3, #0
 8001abc:	607b      	str	r3, [r7, #4]
 8001abe:	4b10      	ldr	r3, [pc, #64]	; (8001b00 <HAL_MspInit+0x4c>)
 8001ac0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ac2:	4a0f      	ldr	r2, [pc, #60]	; (8001b00 <HAL_MspInit+0x4c>)
 8001ac4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ac8:	6453      	str	r3, [r2, #68]	; 0x44
 8001aca:	4b0d      	ldr	r3, [pc, #52]	; (8001b00 <HAL_MspInit+0x4c>)
 8001acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ace:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ad2:	607b      	str	r3, [r7, #4]
 8001ad4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	603b      	str	r3, [r7, #0]
 8001ada:	4b09      	ldr	r3, [pc, #36]	; (8001b00 <HAL_MspInit+0x4c>)
 8001adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ade:	4a08      	ldr	r2, [pc, #32]	; (8001b00 <HAL_MspInit+0x4c>)
 8001ae0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ae4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ae6:	4b06      	ldr	r3, [pc, #24]	; (8001b00 <HAL_MspInit+0x4c>)
 8001ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aee:	603b      	str	r3, [r7, #0]
 8001af0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001af2:	bf00      	nop
 8001af4:	370c      	adds	r7, #12
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	40023800 	.word	0x40023800

08001b04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001b08:	bf00      	nop
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr

08001b12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b12:	b480      	push	{r7}
 8001b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b16:	e7fe      	b.n	8001b16 <HardFault_Handler+0x4>

08001b18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b1c:	e7fe      	b.n	8001b1c <MemManage_Handler+0x4>

08001b1e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b22:	e7fe      	b.n	8001b22 <BusFault_Handler+0x4>

08001b24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b28:	e7fe      	b.n	8001b28 <UsageFault_Handler+0x4>

08001b2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b2a:	b480      	push	{r7}
 8001b2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b2e:	bf00      	nop
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr

08001b38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b3c:	bf00      	nop
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr

08001b46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b46:	b480      	push	{r7}
 8001b48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b4a:	bf00      	nop
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr

08001b54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b58:	f000 f906 	bl	8001d68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b5c:	bf00      	nop
 8001b5e:	bd80      	pop	{r7, pc}

08001b60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b64:	4b08      	ldr	r3, [pc, #32]	; (8001b88 <SystemInit+0x28>)
 8001b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b6a:	4a07      	ldr	r2, [pc, #28]	; (8001b88 <SystemInit+0x28>)
 8001b6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b74:	4b04      	ldr	r3, [pc, #16]	; (8001b88 <SystemInit+0x28>)
 8001b76:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b7a:	609a      	str	r2, [r3, #8]
#endif
}
 8001b7c:	bf00      	nop
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	e000ed00 	.word	0xe000ed00

08001b8c <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b086      	sub	sp, #24
 8001b90:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b92:	f107 0308 	add.w	r3, r7, #8
 8001b96:	2200      	movs	r2, #0
 8001b98:	601a      	str	r2, [r3, #0]
 8001b9a:	605a      	str	r2, [r3, #4]
 8001b9c:	609a      	str	r2, [r3, #8]
 8001b9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ba0:	463b      	mov	r3, r7
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	601a      	str	r2, [r3, #0]
 8001ba6:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 8001ba8:	4b1e      	ldr	r3, [pc, #120]	; (8001c24 <MX_TIM1_Init+0x98>)
 8001baa:	4a1f      	ldr	r2, [pc, #124]	; (8001c28 <MX_TIM1_Init+0x9c>)
 8001bac:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001bae:	4b1d      	ldr	r3, [pc, #116]	; (8001c24 <MX_TIM1_Init+0x98>)
 8001bb0:	2247      	movs	r2, #71	; 0x47
 8001bb2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bb4:	4b1b      	ldr	r3, [pc, #108]	; (8001c24 <MX_TIM1_Init+0x98>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xFFFE;
 8001bba:	4b1a      	ldr	r3, [pc, #104]	; (8001c24 <MX_TIM1_Init+0x98>)
 8001bbc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001bc0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bc2:	4b18      	ldr	r3, [pc, #96]	; (8001c24 <MX_TIM1_Init+0x98>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001bc8:	4b16      	ldr	r3, [pc, #88]	; (8001c24 <MX_TIM1_Init+0x98>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001bce:	4b15      	ldr	r3, [pc, #84]	; (8001c24 <MX_TIM1_Init+0x98>)
 8001bd0:	2280      	movs	r2, #128	; 0x80
 8001bd2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001bd4:	4813      	ldr	r0, [pc, #76]	; (8001c24 <MX_TIM1_Init+0x98>)
 8001bd6:	f001 fce7 	bl	80035a8 <HAL_TIM_Base_Init>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d001      	beq.n	8001be4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001be0:	f7ff fa96 	bl	8001110 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001be4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001be8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001bea:	f107 0308 	add.w	r3, r7, #8
 8001bee:	4619      	mov	r1, r3
 8001bf0:	480c      	ldr	r0, [pc, #48]	; (8001c24 <MX_TIM1_Init+0x98>)
 8001bf2:	f001 fd28 	bl	8003646 <HAL_TIM_ConfigClockSource>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001bfc:	f7ff fa88 	bl	8001110 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c00:	2300      	movs	r3, #0
 8001c02:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c04:	2300      	movs	r3, #0
 8001c06:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c08:	463b      	mov	r3, r7
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	4805      	ldr	r0, [pc, #20]	; (8001c24 <MX_TIM1_Init+0x98>)
 8001c0e:	f001 feeb 	bl	80039e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d001      	beq.n	8001c1c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001c18:	f7ff fa7a 	bl	8001110 <Error_Handler>
  }

}
 8001c1c:	bf00      	nop
 8001c1e:	3718      	adds	r7, #24
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	20000120 	.word	0x20000120
 8001c28:	40010000 	.word	0x40010000

08001c2c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b085      	sub	sp, #20
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a0b      	ldr	r2, [pc, #44]	; (8001c68 <HAL_TIM_Base_MspInit+0x3c>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d10d      	bne.n	8001c5a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c3e:	2300      	movs	r3, #0
 8001c40:	60fb      	str	r3, [r7, #12]
 8001c42:	4b0a      	ldr	r3, [pc, #40]	; (8001c6c <HAL_TIM_Base_MspInit+0x40>)
 8001c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c46:	4a09      	ldr	r2, [pc, #36]	; (8001c6c <HAL_TIM_Base_MspInit+0x40>)
 8001c48:	f043 0301 	orr.w	r3, r3, #1
 8001c4c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c4e:	4b07      	ldr	r3, [pc, #28]	; (8001c6c <HAL_TIM_Base_MspInit+0x40>)
 8001c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c52:	f003 0301 	and.w	r3, r3, #1
 8001c56:	60fb      	str	r3, [r7, #12]
 8001c58:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001c5a:	bf00      	nop
 8001c5c:	3714      	adds	r7, #20
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	40010000 	.word	0x40010000
 8001c6c:	40023800 	.word	0x40023800

08001c70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ca8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001c74:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001c76:	e003      	b.n	8001c80 <LoopCopyDataInit>

08001c78 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001c78:	4b0c      	ldr	r3, [pc, #48]	; (8001cac <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001c7a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001c7c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001c7e:	3104      	adds	r1, #4

08001c80 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001c80:	480b      	ldr	r0, [pc, #44]	; (8001cb0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001c82:	4b0c      	ldr	r3, [pc, #48]	; (8001cb4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001c84:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001c86:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001c88:	d3f6      	bcc.n	8001c78 <CopyDataInit>
  ldr  r2, =_sbss
 8001c8a:	4a0b      	ldr	r2, [pc, #44]	; (8001cb8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001c8c:	e002      	b.n	8001c94 <LoopFillZerobss>

08001c8e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001c8e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001c90:	f842 3b04 	str.w	r3, [r2], #4

08001c94 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001c94:	4b09      	ldr	r3, [pc, #36]	; (8001cbc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001c96:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001c98:	d3f9      	bcc.n	8001c8e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001c9a:	f7ff ff61 	bl	8001b60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c9e:	f001 ff11 	bl	8003ac4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ca2:	f7ff f913 	bl	8000ecc <main>
  bx  lr    
 8001ca6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ca8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001cac:	08003b54 	.word	0x08003b54
  ldr  r0, =_sdata
 8001cb0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001cb4:	20000020 	.word	0x20000020
  ldr  r2, =_sbss
 8001cb8:	20000020 	.word	0x20000020
  ldr  r3, = _ebss
 8001cbc:	20000164 	.word	0x20000164

08001cc0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cc0:	e7fe      	b.n	8001cc0 <ADC_IRQHandler>
	...

08001cc4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001cc8:	4b0e      	ldr	r3, [pc, #56]	; (8001d04 <HAL_Init+0x40>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a0d      	ldr	r2, [pc, #52]	; (8001d04 <HAL_Init+0x40>)
 8001cce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cd2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001cd4:	4b0b      	ldr	r3, [pc, #44]	; (8001d04 <HAL_Init+0x40>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a0a      	ldr	r2, [pc, #40]	; (8001d04 <HAL_Init+0x40>)
 8001cda:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001cde:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ce0:	4b08      	ldr	r3, [pc, #32]	; (8001d04 <HAL_Init+0x40>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a07      	ldr	r2, [pc, #28]	; (8001d04 <HAL_Init+0x40>)
 8001ce6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cec:	2003      	movs	r0, #3
 8001cee:	f000 f92f 	bl	8001f50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cf2:	2000      	movs	r0, #0
 8001cf4:	f000 f808 	bl	8001d08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cf8:	f7ff fedc 	bl	8001ab4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cfc:	2300      	movs	r3, #0
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	40023c00 	.word	0x40023c00

08001d08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b082      	sub	sp, #8
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d10:	4b12      	ldr	r3, [pc, #72]	; (8001d5c <HAL_InitTick+0x54>)
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	4b12      	ldr	r3, [pc, #72]	; (8001d60 <HAL_InitTick+0x58>)
 8001d16:	781b      	ldrb	r3, [r3, #0]
 8001d18:	4619      	mov	r1, r3
 8001d1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d22:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d26:	4618      	mov	r0, r3
 8001d28:	f000 f939 	bl	8001f9e <HAL_SYSTICK_Config>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e00e      	b.n	8001d54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2b0f      	cmp	r3, #15
 8001d3a:	d80a      	bhi.n	8001d52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	6879      	ldr	r1, [r7, #4]
 8001d40:	f04f 30ff 	mov.w	r0, #4294967295
 8001d44:	f000 f90f 	bl	8001f66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d48:	4a06      	ldr	r2, [pc, #24]	; (8001d64 <HAL_InitTick+0x5c>)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	e000      	b.n	8001d54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3708      	adds	r7, #8
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	20000014 	.word	0x20000014
 8001d60:	2000001c 	.word	0x2000001c
 8001d64:	20000018 	.word	0x20000018

08001d68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d6c:	4b06      	ldr	r3, [pc, #24]	; (8001d88 <HAL_IncTick+0x20>)
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	461a      	mov	r2, r3
 8001d72:	4b06      	ldr	r3, [pc, #24]	; (8001d8c <HAL_IncTick+0x24>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4413      	add	r3, r2
 8001d78:	4a04      	ldr	r2, [pc, #16]	; (8001d8c <HAL_IncTick+0x24>)
 8001d7a:	6013      	str	r3, [r2, #0]
}
 8001d7c:	bf00      	nop
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	2000001c 	.word	0x2000001c
 8001d8c:	20000160 	.word	0x20000160

08001d90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  return uwTick;
 8001d94:	4b03      	ldr	r3, [pc, #12]	; (8001da4 <HAL_GetTick+0x14>)
 8001d96:	681b      	ldr	r3, [r3, #0]
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	20000160 	.word	0x20000160

08001da8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b084      	sub	sp, #16
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001db0:	f7ff ffee 	bl	8001d90 <HAL_GetTick>
 8001db4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dc0:	d005      	beq.n	8001dce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001dc2:	4b09      	ldr	r3, [pc, #36]	; (8001de8 <HAL_Delay+0x40>)
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	4413      	add	r3, r2
 8001dcc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001dce:	bf00      	nop
 8001dd0:	f7ff ffde 	bl	8001d90 <HAL_GetTick>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	1ad3      	subs	r3, r2, r3
 8001dda:	68fa      	ldr	r2, [r7, #12]
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d8f7      	bhi.n	8001dd0 <HAL_Delay+0x28>
  {
  }
}
 8001de0:	bf00      	nop
 8001de2:	3710      	adds	r7, #16
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	2000001c 	.word	0x2000001c

08001dec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b085      	sub	sp, #20
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f003 0307 	and.w	r3, r3, #7
 8001dfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001dfc:	4b0c      	ldr	r3, [pc, #48]	; (8001e30 <__NVIC_SetPriorityGrouping+0x44>)
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e02:	68ba      	ldr	r2, [r7, #8]
 8001e04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e08:	4013      	ands	r3, r2
 8001e0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e14:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e1e:	4a04      	ldr	r2, [pc, #16]	; (8001e30 <__NVIC_SetPriorityGrouping+0x44>)
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	60d3      	str	r3, [r2, #12]
}
 8001e24:	bf00      	nop
 8001e26:	3714      	adds	r7, #20
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr
 8001e30:	e000ed00 	.word	0xe000ed00

08001e34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e38:	4b04      	ldr	r3, [pc, #16]	; (8001e4c <__NVIC_GetPriorityGrouping+0x18>)
 8001e3a:	68db      	ldr	r3, [r3, #12]
 8001e3c:	0a1b      	lsrs	r3, r3, #8
 8001e3e:	f003 0307 	and.w	r3, r3, #7
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr
 8001e4c:	e000ed00 	.word	0xe000ed00

08001e50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	4603      	mov	r3, r0
 8001e58:	6039      	str	r1, [r7, #0]
 8001e5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	db0a      	blt.n	8001e7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	b2da      	uxtb	r2, r3
 8001e68:	490c      	ldr	r1, [pc, #48]	; (8001e9c <__NVIC_SetPriority+0x4c>)
 8001e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e6e:	0112      	lsls	r2, r2, #4
 8001e70:	b2d2      	uxtb	r2, r2
 8001e72:	440b      	add	r3, r1
 8001e74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e78:	e00a      	b.n	8001e90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	b2da      	uxtb	r2, r3
 8001e7e:	4908      	ldr	r1, [pc, #32]	; (8001ea0 <__NVIC_SetPriority+0x50>)
 8001e80:	79fb      	ldrb	r3, [r7, #7]
 8001e82:	f003 030f 	and.w	r3, r3, #15
 8001e86:	3b04      	subs	r3, #4
 8001e88:	0112      	lsls	r2, r2, #4
 8001e8a:	b2d2      	uxtb	r2, r2
 8001e8c:	440b      	add	r3, r1
 8001e8e:	761a      	strb	r2, [r3, #24]
}
 8001e90:	bf00      	nop
 8001e92:	370c      	adds	r7, #12
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr
 8001e9c:	e000e100 	.word	0xe000e100
 8001ea0:	e000ed00 	.word	0xe000ed00

08001ea4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b089      	sub	sp, #36	; 0x24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	f003 0307 	and.w	r3, r3, #7
 8001eb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	f1c3 0307 	rsb	r3, r3, #7
 8001ebe:	2b04      	cmp	r3, #4
 8001ec0:	bf28      	it	cs
 8001ec2:	2304      	movcs	r3, #4
 8001ec4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ec6:	69fb      	ldr	r3, [r7, #28]
 8001ec8:	3304      	adds	r3, #4
 8001eca:	2b06      	cmp	r3, #6
 8001ecc:	d902      	bls.n	8001ed4 <NVIC_EncodePriority+0x30>
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	3b03      	subs	r3, #3
 8001ed2:	e000      	b.n	8001ed6 <NVIC_EncodePriority+0x32>
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ed8:	f04f 32ff 	mov.w	r2, #4294967295
 8001edc:	69bb      	ldr	r3, [r7, #24]
 8001ede:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee2:	43da      	mvns	r2, r3
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	401a      	ands	r2, r3
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001eec:	f04f 31ff 	mov.w	r1, #4294967295
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ef6:	43d9      	mvns	r1, r3
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001efc:	4313      	orrs	r3, r2
         );
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3724      	adds	r7, #36	; 0x24
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
	...

08001f0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	3b01      	subs	r3, #1
 8001f18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f1c:	d301      	bcc.n	8001f22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e00f      	b.n	8001f42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f22:	4a0a      	ldr	r2, [pc, #40]	; (8001f4c <SysTick_Config+0x40>)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	3b01      	subs	r3, #1
 8001f28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f2a:	210f      	movs	r1, #15
 8001f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f30:	f7ff ff8e 	bl	8001e50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f34:	4b05      	ldr	r3, [pc, #20]	; (8001f4c <SysTick_Config+0x40>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f3a:	4b04      	ldr	r3, [pc, #16]	; (8001f4c <SysTick_Config+0x40>)
 8001f3c:	2207      	movs	r2, #7
 8001f3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f40:	2300      	movs	r3, #0
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3708      	adds	r7, #8
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	e000e010 	.word	0xe000e010

08001f50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	f7ff ff47 	bl	8001dec <__NVIC_SetPriorityGrouping>
}
 8001f5e:	bf00      	nop
 8001f60:	3708      	adds	r7, #8
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}

08001f66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f66:	b580      	push	{r7, lr}
 8001f68:	b086      	sub	sp, #24
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	60b9      	str	r1, [r7, #8]
 8001f70:	607a      	str	r2, [r7, #4]
 8001f72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f74:	2300      	movs	r3, #0
 8001f76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f78:	f7ff ff5c 	bl	8001e34 <__NVIC_GetPriorityGrouping>
 8001f7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f7e:	687a      	ldr	r2, [r7, #4]
 8001f80:	68b9      	ldr	r1, [r7, #8]
 8001f82:	6978      	ldr	r0, [r7, #20]
 8001f84:	f7ff ff8e 	bl	8001ea4 <NVIC_EncodePriority>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f8e:	4611      	mov	r1, r2
 8001f90:	4618      	mov	r0, r3
 8001f92:	f7ff ff5d 	bl	8001e50 <__NVIC_SetPriority>
}
 8001f96:	bf00      	nop
 8001f98:	3718      	adds	r7, #24
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}

08001f9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f9e:	b580      	push	{r7, lr}
 8001fa0:	b082      	sub	sp, #8
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fa6:	6878      	ldr	r0, [r7, #4]
 8001fa8:	f7ff ffb0 	bl	8001f0c <SysTick_Config>
 8001fac:	4603      	mov	r3, r0
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3708      	adds	r7, #8
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
	...

08001fb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b089      	sub	sp, #36	; 0x24
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fce:	2300      	movs	r3, #0
 8001fd0:	61fb      	str	r3, [r7, #28]
 8001fd2:	e159      	b.n	8002288 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	69fb      	ldr	r3, [r7, #28]
 8001fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fdc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	697a      	ldr	r2, [r7, #20]
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001fe8:	693a      	ldr	r2, [r7, #16]
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	f040 8148 	bne.w	8002282 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d00b      	beq.n	8002012 <HAL_GPIO_Init+0x5a>
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d007      	beq.n	8002012 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002006:	2b11      	cmp	r3, #17
 8002008:	d003      	beq.n	8002012 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	2b12      	cmp	r3, #18
 8002010:	d130      	bne.n	8002074 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002018:	69fb      	ldr	r3, [r7, #28]
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	2203      	movs	r2, #3
 800201e:	fa02 f303 	lsl.w	r3, r2, r3
 8002022:	43db      	mvns	r3, r3
 8002024:	69ba      	ldr	r2, [r7, #24]
 8002026:	4013      	ands	r3, r2
 8002028:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	68da      	ldr	r2, [r3, #12]
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	005b      	lsls	r3, r3, #1
 8002032:	fa02 f303 	lsl.w	r3, r2, r3
 8002036:	69ba      	ldr	r2, [r7, #24]
 8002038:	4313      	orrs	r3, r2
 800203a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	69ba      	ldr	r2, [r7, #24]
 8002040:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002048:	2201      	movs	r2, #1
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	fa02 f303 	lsl.w	r3, r2, r3
 8002050:	43db      	mvns	r3, r3
 8002052:	69ba      	ldr	r2, [r7, #24]
 8002054:	4013      	ands	r3, r2
 8002056:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	091b      	lsrs	r3, r3, #4
 800205e:	f003 0201 	and.w	r2, r3, #1
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	fa02 f303 	lsl.w	r3, r2, r3
 8002068:	69ba      	ldr	r2, [r7, #24]
 800206a:	4313      	orrs	r3, r2
 800206c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	69ba      	ldr	r2, [r7, #24]
 8002072:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	005b      	lsls	r3, r3, #1
 800207e:	2203      	movs	r2, #3
 8002080:	fa02 f303 	lsl.w	r3, r2, r3
 8002084:	43db      	mvns	r3, r3
 8002086:	69ba      	ldr	r2, [r7, #24]
 8002088:	4013      	ands	r3, r2
 800208a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	689a      	ldr	r2, [r3, #8]
 8002090:	69fb      	ldr	r3, [r7, #28]
 8002092:	005b      	lsls	r3, r3, #1
 8002094:	fa02 f303 	lsl.w	r3, r2, r3
 8002098:	69ba      	ldr	r2, [r7, #24]
 800209a:	4313      	orrs	r3, r2
 800209c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	69ba      	ldr	r2, [r7, #24]
 80020a2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	2b02      	cmp	r3, #2
 80020aa:	d003      	beq.n	80020b4 <HAL_GPIO_Init+0xfc>
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	2b12      	cmp	r3, #18
 80020b2:	d123      	bne.n	80020fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	08da      	lsrs	r2, r3, #3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	3208      	adds	r2, #8
 80020bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	f003 0307 	and.w	r3, r3, #7
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	220f      	movs	r2, #15
 80020cc:	fa02 f303 	lsl.w	r3, r2, r3
 80020d0:	43db      	mvns	r3, r3
 80020d2:	69ba      	ldr	r2, [r7, #24]
 80020d4:	4013      	ands	r3, r2
 80020d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	691a      	ldr	r2, [r3, #16]
 80020dc:	69fb      	ldr	r3, [r7, #28]
 80020de:	f003 0307 	and.w	r3, r3, #7
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	fa02 f303 	lsl.w	r3, r2, r3
 80020e8:	69ba      	ldr	r2, [r7, #24]
 80020ea:	4313      	orrs	r3, r2
 80020ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	08da      	lsrs	r2, r3, #3
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	3208      	adds	r2, #8
 80020f6:	69b9      	ldr	r1, [r7, #24]
 80020f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	005b      	lsls	r3, r3, #1
 8002106:	2203      	movs	r2, #3
 8002108:	fa02 f303 	lsl.w	r3, r2, r3
 800210c:	43db      	mvns	r3, r3
 800210e:	69ba      	ldr	r2, [r7, #24]
 8002110:	4013      	ands	r3, r2
 8002112:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f003 0203 	and.w	r2, r3, #3
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	005b      	lsls	r3, r3, #1
 8002120:	fa02 f303 	lsl.w	r3, r2, r3
 8002124:	69ba      	ldr	r2, [r7, #24]
 8002126:	4313      	orrs	r3, r2
 8002128:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	69ba      	ldr	r2, [r7, #24]
 800212e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002138:	2b00      	cmp	r3, #0
 800213a:	f000 80a2 	beq.w	8002282 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800213e:	2300      	movs	r3, #0
 8002140:	60fb      	str	r3, [r7, #12]
 8002142:	4b56      	ldr	r3, [pc, #344]	; (800229c <HAL_GPIO_Init+0x2e4>)
 8002144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002146:	4a55      	ldr	r2, [pc, #340]	; (800229c <HAL_GPIO_Init+0x2e4>)
 8002148:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800214c:	6453      	str	r3, [r2, #68]	; 0x44
 800214e:	4b53      	ldr	r3, [pc, #332]	; (800229c <HAL_GPIO_Init+0x2e4>)
 8002150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002152:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002156:	60fb      	str	r3, [r7, #12]
 8002158:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800215a:	4a51      	ldr	r2, [pc, #324]	; (80022a0 <HAL_GPIO_Init+0x2e8>)
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	089b      	lsrs	r3, r3, #2
 8002160:	3302      	adds	r3, #2
 8002162:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002166:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002168:	69fb      	ldr	r3, [r7, #28]
 800216a:	f003 0303 	and.w	r3, r3, #3
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	220f      	movs	r2, #15
 8002172:	fa02 f303 	lsl.w	r3, r2, r3
 8002176:	43db      	mvns	r3, r3
 8002178:	69ba      	ldr	r2, [r7, #24]
 800217a:	4013      	ands	r3, r2
 800217c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4a48      	ldr	r2, [pc, #288]	; (80022a4 <HAL_GPIO_Init+0x2ec>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d019      	beq.n	80021ba <HAL_GPIO_Init+0x202>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4a47      	ldr	r2, [pc, #284]	; (80022a8 <HAL_GPIO_Init+0x2f0>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d013      	beq.n	80021b6 <HAL_GPIO_Init+0x1fe>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4a46      	ldr	r2, [pc, #280]	; (80022ac <HAL_GPIO_Init+0x2f4>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d00d      	beq.n	80021b2 <HAL_GPIO_Init+0x1fa>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a45      	ldr	r2, [pc, #276]	; (80022b0 <HAL_GPIO_Init+0x2f8>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d007      	beq.n	80021ae <HAL_GPIO_Init+0x1f6>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4a44      	ldr	r2, [pc, #272]	; (80022b4 <HAL_GPIO_Init+0x2fc>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d101      	bne.n	80021aa <HAL_GPIO_Init+0x1f2>
 80021a6:	2304      	movs	r3, #4
 80021a8:	e008      	b.n	80021bc <HAL_GPIO_Init+0x204>
 80021aa:	2307      	movs	r3, #7
 80021ac:	e006      	b.n	80021bc <HAL_GPIO_Init+0x204>
 80021ae:	2303      	movs	r3, #3
 80021b0:	e004      	b.n	80021bc <HAL_GPIO_Init+0x204>
 80021b2:	2302      	movs	r3, #2
 80021b4:	e002      	b.n	80021bc <HAL_GPIO_Init+0x204>
 80021b6:	2301      	movs	r3, #1
 80021b8:	e000      	b.n	80021bc <HAL_GPIO_Init+0x204>
 80021ba:	2300      	movs	r3, #0
 80021bc:	69fa      	ldr	r2, [r7, #28]
 80021be:	f002 0203 	and.w	r2, r2, #3
 80021c2:	0092      	lsls	r2, r2, #2
 80021c4:	4093      	lsls	r3, r2
 80021c6:	69ba      	ldr	r2, [r7, #24]
 80021c8:	4313      	orrs	r3, r2
 80021ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021cc:	4934      	ldr	r1, [pc, #208]	; (80022a0 <HAL_GPIO_Init+0x2e8>)
 80021ce:	69fb      	ldr	r3, [r7, #28]
 80021d0:	089b      	lsrs	r3, r3, #2
 80021d2:	3302      	adds	r3, #2
 80021d4:	69ba      	ldr	r2, [r7, #24]
 80021d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021da:	4b37      	ldr	r3, [pc, #220]	; (80022b8 <HAL_GPIO_Init+0x300>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	43db      	mvns	r3, r3
 80021e4:	69ba      	ldr	r2, [r7, #24]
 80021e6:	4013      	ands	r3, r2
 80021e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d003      	beq.n	80021fe <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80021f6:	69ba      	ldr	r2, [r7, #24]
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	4313      	orrs	r3, r2
 80021fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80021fe:	4a2e      	ldr	r2, [pc, #184]	; (80022b8 <HAL_GPIO_Init+0x300>)
 8002200:	69bb      	ldr	r3, [r7, #24]
 8002202:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002204:	4b2c      	ldr	r3, [pc, #176]	; (80022b8 <HAL_GPIO_Init+0x300>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800220a:	693b      	ldr	r3, [r7, #16]
 800220c:	43db      	mvns	r3, r3
 800220e:	69ba      	ldr	r2, [r7, #24]
 8002210:	4013      	ands	r3, r2
 8002212:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800221c:	2b00      	cmp	r3, #0
 800221e:	d003      	beq.n	8002228 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002220:	69ba      	ldr	r2, [r7, #24]
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	4313      	orrs	r3, r2
 8002226:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002228:	4a23      	ldr	r2, [pc, #140]	; (80022b8 <HAL_GPIO_Init+0x300>)
 800222a:	69bb      	ldr	r3, [r7, #24]
 800222c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800222e:	4b22      	ldr	r3, [pc, #136]	; (80022b8 <HAL_GPIO_Init+0x300>)
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	43db      	mvns	r3, r3
 8002238:	69ba      	ldr	r2, [r7, #24]
 800223a:	4013      	ands	r3, r2
 800223c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002246:	2b00      	cmp	r3, #0
 8002248:	d003      	beq.n	8002252 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800224a:	69ba      	ldr	r2, [r7, #24]
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	4313      	orrs	r3, r2
 8002250:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002252:	4a19      	ldr	r2, [pc, #100]	; (80022b8 <HAL_GPIO_Init+0x300>)
 8002254:	69bb      	ldr	r3, [r7, #24]
 8002256:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002258:	4b17      	ldr	r3, [pc, #92]	; (80022b8 <HAL_GPIO_Init+0x300>)
 800225a:	68db      	ldr	r3, [r3, #12]
 800225c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	43db      	mvns	r3, r3
 8002262:	69ba      	ldr	r2, [r7, #24]
 8002264:	4013      	ands	r3, r2
 8002266:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d003      	beq.n	800227c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002274:	69ba      	ldr	r2, [r7, #24]
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	4313      	orrs	r3, r2
 800227a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800227c:	4a0e      	ldr	r2, [pc, #56]	; (80022b8 <HAL_GPIO_Init+0x300>)
 800227e:	69bb      	ldr	r3, [r7, #24]
 8002280:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	3301      	adds	r3, #1
 8002286:	61fb      	str	r3, [r7, #28]
 8002288:	69fb      	ldr	r3, [r7, #28]
 800228a:	2b0f      	cmp	r3, #15
 800228c:	f67f aea2 	bls.w	8001fd4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002290:	bf00      	nop
 8002292:	3724      	adds	r7, #36	; 0x24
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr
 800229c:	40023800 	.word	0x40023800
 80022a0:	40013800 	.word	0x40013800
 80022a4:	40020000 	.word	0x40020000
 80022a8:	40020400 	.word	0x40020400
 80022ac:	40020800 	.word	0x40020800
 80022b0:	40020c00 	.word	0x40020c00
 80022b4:	40021000 	.word	0x40021000
 80022b8:	40013c00 	.word	0x40013c00

080022bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	460b      	mov	r3, r1
 80022c6:	807b      	strh	r3, [r7, #2]
 80022c8:	4613      	mov	r3, r2
 80022ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80022cc:	787b      	ldrb	r3, [r7, #1]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d003      	beq.n	80022da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022d2:	887a      	ldrh	r2, [r7, #2]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80022d8:	e003      	b.n	80022e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80022da:	887b      	ldrh	r3, [r7, #2]
 80022dc:	041a      	lsls	r2, r3, #16
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	619a      	str	r2, [r3, #24]
}
 80022e2:	bf00      	nop
 80022e4:	370c      	adds	r7, #12
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
	...

080022f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b086      	sub	sp, #24
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d101      	bne.n	8002302 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e25b      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 0301 	and.w	r3, r3, #1
 800230a:	2b00      	cmp	r3, #0
 800230c:	d075      	beq.n	80023fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800230e:	4ba3      	ldr	r3, [pc, #652]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	f003 030c 	and.w	r3, r3, #12
 8002316:	2b04      	cmp	r3, #4
 8002318:	d00c      	beq.n	8002334 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800231a:	4ba0      	ldr	r3, [pc, #640]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002322:	2b08      	cmp	r3, #8
 8002324:	d112      	bne.n	800234c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002326:	4b9d      	ldr	r3, [pc, #628]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800232e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002332:	d10b      	bne.n	800234c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002334:	4b99      	ldr	r3, [pc, #612]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800233c:	2b00      	cmp	r3, #0
 800233e:	d05b      	beq.n	80023f8 <HAL_RCC_OscConfig+0x108>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d157      	bne.n	80023f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	e236      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002354:	d106      	bne.n	8002364 <HAL_RCC_OscConfig+0x74>
 8002356:	4b91      	ldr	r3, [pc, #580]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4a90      	ldr	r2, [pc, #576]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 800235c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002360:	6013      	str	r3, [r2, #0]
 8002362:	e01d      	b.n	80023a0 <HAL_RCC_OscConfig+0xb0>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800236c:	d10c      	bne.n	8002388 <HAL_RCC_OscConfig+0x98>
 800236e:	4b8b      	ldr	r3, [pc, #556]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a8a      	ldr	r2, [pc, #552]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002374:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002378:	6013      	str	r3, [r2, #0]
 800237a:	4b88      	ldr	r3, [pc, #544]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a87      	ldr	r2, [pc, #540]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002380:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002384:	6013      	str	r3, [r2, #0]
 8002386:	e00b      	b.n	80023a0 <HAL_RCC_OscConfig+0xb0>
 8002388:	4b84      	ldr	r3, [pc, #528]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a83      	ldr	r2, [pc, #524]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 800238e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002392:	6013      	str	r3, [r2, #0]
 8002394:	4b81      	ldr	r3, [pc, #516]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a80      	ldr	r2, [pc, #512]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 800239a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800239e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d013      	beq.n	80023d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023a8:	f7ff fcf2 	bl	8001d90 <HAL_GetTick>
 80023ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023ae:	e008      	b.n	80023c2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023b0:	f7ff fcee 	bl	8001d90 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	2b64      	cmp	r3, #100	; 0x64
 80023bc:	d901      	bls.n	80023c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80023be:	2303      	movs	r3, #3
 80023c0:	e1fb      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023c2:	4b76      	ldr	r3, [pc, #472]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d0f0      	beq.n	80023b0 <HAL_RCC_OscConfig+0xc0>
 80023ce:	e014      	b.n	80023fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023d0:	f7ff fcde 	bl	8001d90 <HAL_GetTick>
 80023d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023d6:	e008      	b.n	80023ea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023d8:	f7ff fcda 	bl	8001d90 <HAL_GetTick>
 80023dc:	4602      	mov	r2, r0
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	2b64      	cmp	r3, #100	; 0x64
 80023e4:	d901      	bls.n	80023ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80023e6:	2303      	movs	r3, #3
 80023e8:	e1e7      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023ea:	4b6c      	ldr	r3, [pc, #432]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d1f0      	bne.n	80023d8 <HAL_RCC_OscConfig+0xe8>
 80023f6:	e000      	b.n	80023fa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0302 	and.w	r3, r3, #2
 8002402:	2b00      	cmp	r3, #0
 8002404:	d063      	beq.n	80024ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002406:	4b65      	ldr	r3, [pc, #404]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	f003 030c 	and.w	r3, r3, #12
 800240e:	2b00      	cmp	r3, #0
 8002410:	d00b      	beq.n	800242a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002412:	4b62      	ldr	r3, [pc, #392]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800241a:	2b08      	cmp	r3, #8
 800241c:	d11c      	bne.n	8002458 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800241e:	4b5f      	ldr	r3, [pc, #380]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002426:	2b00      	cmp	r3, #0
 8002428:	d116      	bne.n	8002458 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800242a:	4b5c      	ldr	r3, [pc, #368]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 0302 	and.w	r3, r3, #2
 8002432:	2b00      	cmp	r3, #0
 8002434:	d005      	beq.n	8002442 <HAL_RCC_OscConfig+0x152>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	68db      	ldr	r3, [r3, #12]
 800243a:	2b01      	cmp	r3, #1
 800243c:	d001      	beq.n	8002442 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e1bb      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002442:	4b56      	ldr	r3, [pc, #344]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	691b      	ldr	r3, [r3, #16]
 800244e:	00db      	lsls	r3, r3, #3
 8002450:	4952      	ldr	r1, [pc, #328]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002452:	4313      	orrs	r3, r2
 8002454:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002456:	e03a      	b.n	80024ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d020      	beq.n	80024a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002460:	4b4f      	ldr	r3, [pc, #316]	; (80025a0 <HAL_RCC_OscConfig+0x2b0>)
 8002462:	2201      	movs	r2, #1
 8002464:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002466:	f7ff fc93 	bl	8001d90 <HAL_GetTick>
 800246a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800246c:	e008      	b.n	8002480 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800246e:	f7ff fc8f 	bl	8001d90 <HAL_GetTick>
 8002472:	4602      	mov	r2, r0
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	2b02      	cmp	r3, #2
 800247a:	d901      	bls.n	8002480 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800247c:	2303      	movs	r3, #3
 800247e:	e19c      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002480:	4b46      	ldr	r3, [pc, #280]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0302 	and.w	r3, r3, #2
 8002488:	2b00      	cmp	r3, #0
 800248a:	d0f0      	beq.n	800246e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800248c:	4b43      	ldr	r3, [pc, #268]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	691b      	ldr	r3, [r3, #16]
 8002498:	00db      	lsls	r3, r3, #3
 800249a:	4940      	ldr	r1, [pc, #256]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 800249c:	4313      	orrs	r3, r2
 800249e:	600b      	str	r3, [r1, #0]
 80024a0:	e015      	b.n	80024ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024a2:	4b3f      	ldr	r3, [pc, #252]	; (80025a0 <HAL_RCC_OscConfig+0x2b0>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024a8:	f7ff fc72 	bl	8001d90 <HAL_GetTick>
 80024ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024ae:	e008      	b.n	80024c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024b0:	f7ff fc6e 	bl	8001d90 <HAL_GetTick>
 80024b4:	4602      	mov	r2, r0
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d901      	bls.n	80024c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e17b      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024c2:	4b36      	ldr	r3, [pc, #216]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0302 	and.w	r3, r3, #2
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d1f0      	bne.n	80024b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 0308 	and.w	r3, r3, #8
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d030      	beq.n	800253c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	695b      	ldr	r3, [r3, #20]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d016      	beq.n	8002510 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024e2:	4b30      	ldr	r3, [pc, #192]	; (80025a4 <HAL_RCC_OscConfig+0x2b4>)
 80024e4:	2201      	movs	r2, #1
 80024e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024e8:	f7ff fc52 	bl	8001d90 <HAL_GetTick>
 80024ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024ee:	e008      	b.n	8002502 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024f0:	f7ff fc4e 	bl	8001d90 <HAL_GetTick>
 80024f4:	4602      	mov	r2, r0
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	2b02      	cmp	r3, #2
 80024fc:	d901      	bls.n	8002502 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80024fe:	2303      	movs	r3, #3
 8002500:	e15b      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002502:	4b26      	ldr	r3, [pc, #152]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002504:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002506:	f003 0302 	and.w	r3, r3, #2
 800250a:	2b00      	cmp	r3, #0
 800250c:	d0f0      	beq.n	80024f0 <HAL_RCC_OscConfig+0x200>
 800250e:	e015      	b.n	800253c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002510:	4b24      	ldr	r3, [pc, #144]	; (80025a4 <HAL_RCC_OscConfig+0x2b4>)
 8002512:	2200      	movs	r2, #0
 8002514:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002516:	f7ff fc3b 	bl	8001d90 <HAL_GetTick>
 800251a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800251c:	e008      	b.n	8002530 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800251e:	f7ff fc37 	bl	8001d90 <HAL_GetTick>
 8002522:	4602      	mov	r2, r0
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	1ad3      	subs	r3, r2, r3
 8002528:	2b02      	cmp	r3, #2
 800252a:	d901      	bls.n	8002530 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800252c:	2303      	movs	r3, #3
 800252e:	e144      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002530:	4b1a      	ldr	r3, [pc, #104]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002532:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002534:	f003 0302 	and.w	r3, r3, #2
 8002538:	2b00      	cmp	r3, #0
 800253a:	d1f0      	bne.n	800251e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0304 	and.w	r3, r3, #4
 8002544:	2b00      	cmp	r3, #0
 8002546:	f000 80a0 	beq.w	800268a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800254a:	2300      	movs	r3, #0
 800254c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800254e:	4b13      	ldr	r3, [pc, #76]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002552:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d10f      	bne.n	800257a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800255a:	2300      	movs	r3, #0
 800255c:	60bb      	str	r3, [r7, #8]
 800255e:	4b0f      	ldr	r3, [pc, #60]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002562:	4a0e      	ldr	r2, [pc, #56]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 8002564:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002568:	6413      	str	r3, [r2, #64]	; 0x40
 800256a:	4b0c      	ldr	r3, [pc, #48]	; (800259c <HAL_RCC_OscConfig+0x2ac>)
 800256c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002572:	60bb      	str	r3, [r7, #8]
 8002574:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002576:	2301      	movs	r3, #1
 8002578:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800257a:	4b0b      	ldr	r3, [pc, #44]	; (80025a8 <HAL_RCC_OscConfig+0x2b8>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002582:	2b00      	cmp	r3, #0
 8002584:	d121      	bne.n	80025ca <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002586:	4b08      	ldr	r3, [pc, #32]	; (80025a8 <HAL_RCC_OscConfig+0x2b8>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a07      	ldr	r2, [pc, #28]	; (80025a8 <HAL_RCC_OscConfig+0x2b8>)
 800258c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002590:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002592:	f7ff fbfd 	bl	8001d90 <HAL_GetTick>
 8002596:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002598:	e011      	b.n	80025be <HAL_RCC_OscConfig+0x2ce>
 800259a:	bf00      	nop
 800259c:	40023800 	.word	0x40023800
 80025a0:	42470000 	.word	0x42470000
 80025a4:	42470e80 	.word	0x42470e80
 80025a8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025ac:	f7ff fbf0 	bl	8001d90 <HAL_GetTick>
 80025b0:	4602      	mov	r2, r0
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	2b02      	cmp	r3, #2
 80025b8:	d901      	bls.n	80025be <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80025ba:	2303      	movs	r3, #3
 80025bc:	e0fd      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025be:	4b81      	ldr	r3, [pc, #516]	; (80027c4 <HAL_RCC_OscConfig+0x4d4>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d0f0      	beq.n	80025ac <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d106      	bne.n	80025e0 <HAL_RCC_OscConfig+0x2f0>
 80025d2:	4b7d      	ldr	r3, [pc, #500]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 80025d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025d6:	4a7c      	ldr	r2, [pc, #496]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 80025d8:	f043 0301 	orr.w	r3, r3, #1
 80025dc:	6713      	str	r3, [r2, #112]	; 0x70
 80025de:	e01c      	b.n	800261a <HAL_RCC_OscConfig+0x32a>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	2b05      	cmp	r3, #5
 80025e6:	d10c      	bne.n	8002602 <HAL_RCC_OscConfig+0x312>
 80025e8:	4b77      	ldr	r3, [pc, #476]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 80025ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025ec:	4a76      	ldr	r2, [pc, #472]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 80025ee:	f043 0304 	orr.w	r3, r3, #4
 80025f2:	6713      	str	r3, [r2, #112]	; 0x70
 80025f4:	4b74      	ldr	r3, [pc, #464]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 80025f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025f8:	4a73      	ldr	r2, [pc, #460]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 80025fa:	f043 0301 	orr.w	r3, r3, #1
 80025fe:	6713      	str	r3, [r2, #112]	; 0x70
 8002600:	e00b      	b.n	800261a <HAL_RCC_OscConfig+0x32a>
 8002602:	4b71      	ldr	r3, [pc, #452]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 8002604:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002606:	4a70      	ldr	r2, [pc, #448]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 8002608:	f023 0301 	bic.w	r3, r3, #1
 800260c:	6713      	str	r3, [r2, #112]	; 0x70
 800260e:	4b6e      	ldr	r3, [pc, #440]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 8002610:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002612:	4a6d      	ldr	r2, [pc, #436]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 8002614:	f023 0304 	bic.w	r3, r3, #4
 8002618:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d015      	beq.n	800264e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002622:	f7ff fbb5 	bl	8001d90 <HAL_GetTick>
 8002626:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002628:	e00a      	b.n	8002640 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800262a:	f7ff fbb1 	bl	8001d90 <HAL_GetTick>
 800262e:	4602      	mov	r2, r0
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	f241 3288 	movw	r2, #5000	; 0x1388
 8002638:	4293      	cmp	r3, r2
 800263a:	d901      	bls.n	8002640 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800263c:	2303      	movs	r3, #3
 800263e:	e0bc      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002640:	4b61      	ldr	r3, [pc, #388]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 8002642:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002644:	f003 0302 	and.w	r3, r3, #2
 8002648:	2b00      	cmp	r3, #0
 800264a:	d0ee      	beq.n	800262a <HAL_RCC_OscConfig+0x33a>
 800264c:	e014      	b.n	8002678 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800264e:	f7ff fb9f 	bl	8001d90 <HAL_GetTick>
 8002652:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002654:	e00a      	b.n	800266c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002656:	f7ff fb9b 	bl	8001d90 <HAL_GetTick>
 800265a:	4602      	mov	r2, r0
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	f241 3288 	movw	r2, #5000	; 0x1388
 8002664:	4293      	cmp	r3, r2
 8002666:	d901      	bls.n	800266c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002668:	2303      	movs	r3, #3
 800266a:	e0a6      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800266c:	4b56      	ldr	r3, [pc, #344]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 800266e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002670:	f003 0302 	and.w	r3, r3, #2
 8002674:	2b00      	cmp	r3, #0
 8002676:	d1ee      	bne.n	8002656 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002678:	7dfb      	ldrb	r3, [r7, #23]
 800267a:	2b01      	cmp	r3, #1
 800267c:	d105      	bne.n	800268a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800267e:	4b52      	ldr	r3, [pc, #328]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 8002680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002682:	4a51      	ldr	r2, [pc, #324]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 8002684:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002688:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	699b      	ldr	r3, [r3, #24]
 800268e:	2b00      	cmp	r3, #0
 8002690:	f000 8092 	beq.w	80027b8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002694:	4b4c      	ldr	r3, [pc, #304]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	f003 030c 	and.w	r3, r3, #12
 800269c:	2b08      	cmp	r3, #8
 800269e:	d05c      	beq.n	800275a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	699b      	ldr	r3, [r3, #24]
 80026a4:	2b02      	cmp	r3, #2
 80026a6:	d141      	bne.n	800272c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026a8:	4b48      	ldr	r3, [pc, #288]	; (80027cc <HAL_RCC_OscConfig+0x4dc>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ae:	f7ff fb6f 	bl	8001d90 <HAL_GetTick>
 80026b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026b4:	e008      	b.n	80026c8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026b6:	f7ff fb6b 	bl	8001d90 <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d901      	bls.n	80026c8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80026c4:	2303      	movs	r3, #3
 80026c6:	e078      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026c8:	4b3f      	ldr	r3, [pc, #252]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d1f0      	bne.n	80026b6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	69da      	ldr	r2, [r3, #28]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6a1b      	ldr	r3, [r3, #32]
 80026dc:	431a      	orrs	r2, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e2:	019b      	lsls	r3, r3, #6
 80026e4:	431a      	orrs	r2, r3
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ea:	085b      	lsrs	r3, r3, #1
 80026ec:	3b01      	subs	r3, #1
 80026ee:	041b      	lsls	r3, r3, #16
 80026f0:	431a      	orrs	r2, r3
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026f6:	061b      	lsls	r3, r3, #24
 80026f8:	4933      	ldr	r1, [pc, #204]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 80026fa:	4313      	orrs	r3, r2
 80026fc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026fe:	4b33      	ldr	r3, [pc, #204]	; (80027cc <HAL_RCC_OscConfig+0x4dc>)
 8002700:	2201      	movs	r2, #1
 8002702:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002704:	f7ff fb44 	bl	8001d90 <HAL_GetTick>
 8002708:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800270a:	e008      	b.n	800271e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800270c:	f7ff fb40 	bl	8001d90 <HAL_GetTick>
 8002710:	4602      	mov	r2, r0
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	2b02      	cmp	r3, #2
 8002718:	d901      	bls.n	800271e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800271a:	2303      	movs	r3, #3
 800271c:	e04d      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800271e:	4b2a      	ldr	r3, [pc, #168]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002726:	2b00      	cmp	r3, #0
 8002728:	d0f0      	beq.n	800270c <HAL_RCC_OscConfig+0x41c>
 800272a:	e045      	b.n	80027b8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800272c:	4b27      	ldr	r3, [pc, #156]	; (80027cc <HAL_RCC_OscConfig+0x4dc>)
 800272e:	2200      	movs	r2, #0
 8002730:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002732:	f7ff fb2d 	bl	8001d90 <HAL_GetTick>
 8002736:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002738:	e008      	b.n	800274c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800273a:	f7ff fb29 	bl	8001d90 <HAL_GetTick>
 800273e:	4602      	mov	r2, r0
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	1ad3      	subs	r3, r2, r3
 8002744:	2b02      	cmp	r3, #2
 8002746:	d901      	bls.n	800274c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002748:	2303      	movs	r3, #3
 800274a:	e036      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800274c:	4b1e      	ldr	r3, [pc, #120]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d1f0      	bne.n	800273a <HAL_RCC_OscConfig+0x44a>
 8002758:	e02e      	b.n	80027b8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	699b      	ldr	r3, [r3, #24]
 800275e:	2b01      	cmp	r3, #1
 8002760:	d101      	bne.n	8002766 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e029      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002766:	4b18      	ldr	r3, [pc, #96]	; (80027c8 <HAL_RCC_OscConfig+0x4d8>)
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	69db      	ldr	r3, [r3, #28]
 8002776:	429a      	cmp	r2, r3
 8002778:	d11c      	bne.n	80027b4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002784:	429a      	cmp	r2, r3
 8002786:	d115      	bne.n	80027b4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002788:	68fa      	ldr	r2, [r7, #12]
 800278a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800278e:	4013      	ands	r3, r2
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002794:	4293      	cmp	r3, r2
 8002796:	d10d      	bne.n	80027b4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d106      	bne.n	80027b4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d001      	beq.n	80027b8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	e000      	b.n	80027ba <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80027b8:	2300      	movs	r3, #0
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3718      	adds	r7, #24
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	40007000 	.word	0x40007000
 80027c8:	40023800 	.word	0x40023800
 80027cc:	42470060 	.word	0x42470060

080027d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d101      	bne.n	80027e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e0cc      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027e4:	4b68      	ldr	r3, [pc, #416]	; (8002988 <HAL_RCC_ClockConfig+0x1b8>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 030f 	and.w	r3, r3, #15
 80027ec:	683a      	ldr	r2, [r7, #0]
 80027ee:	429a      	cmp	r2, r3
 80027f0:	d90c      	bls.n	800280c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027f2:	4b65      	ldr	r3, [pc, #404]	; (8002988 <HAL_RCC_ClockConfig+0x1b8>)
 80027f4:	683a      	ldr	r2, [r7, #0]
 80027f6:	b2d2      	uxtb	r2, r2
 80027f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027fa:	4b63      	ldr	r3, [pc, #396]	; (8002988 <HAL_RCC_ClockConfig+0x1b8>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 030f 	and.w	r3, r3, #15
 8002802:	683a      	ldr	r2, [r7, #0]
 8002804:	429a      	cmp	r2, r3
 8002806:	d001      	beq.n	800280c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e0b8      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0302 	and.w	r3, r3, #2
 8002814:	2b00      	cmp	r3, #0
 8002816:	d020      	beq.n	800285a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 0304 	and.w	r3, r3, #4
 8002820:	2b00      	cmp	r3, #0
 8002822:	d005      	beq.n	8002830 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002824:	4b59      	ldr	r3, [pc, #356]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	4a58      	ldr	r2, [pc, #352]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 800282a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800282e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 0308 	and.w	r3, r3, #8
 8002838:	2b00      	cmp	r3, #0
 800283a:	d005      	beq.n	8002848 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800283c:	4b53      	ldr	r3, [pc, #332]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	4a52      	ldr	r2, [pc, #328]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002842:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002846:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002848:	4b50      	ldr	r3, [pc, #320]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	494d      	ldr	r1, [pc, #308]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002856:	4313      	orrs	r3, r2
 8002858:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0301 	and.w	r3, r3, #1
 8002862:	2b00      	cmp	r3, #0
 8002864:	d044      	beq.n	80028f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	2b01      	cmp	r3, #1
 800286c:	d107      	bne.n	800287e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800286e:	4b47      	ldr	r3, [pc, #284]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d119      	bne.n	80028ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e07f      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	2b02      	cmp	r3, #2
 8002884:	d003      	beq.n	800288e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800288a:	2b03      	cmp	r3, #3
 800288c:	d107      	bne.n	800289e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800288e:	4b3f      	ldr	r3, [pc, #252]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d109      	bne.n	80028ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e06f      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800289e:	4b3b      	ldr	r3, [pc, #236]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0302 	and.w	r3, r3, #2
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d101      	bne.n	80028ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e067      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028ae:	4b37      	ldr	r3, [pc, #220]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	f023 0203 	bic.w	r2, r3, #3
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	4934      	ldr	r1, [pc, #208]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 80028bc:	4313      	orrs	r3, r2
 80028be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028c0:	f7ff fa66 	bl	8001d90 <HAL_GetTick>
 80028c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028c6:	e00a      	b.n	80028de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028c8:	f7ff fa62 	bl	8001d90 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d901      	bls.n	80028de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e04f      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028de:	4b2b      	ldr	r3, [pc, #172]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	f003 020c 	and.w	r2, r3, #12
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d1eb      	bne.n	80028c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028f0:	4b25      	ldr	r3, [pc, #148]	; (8002988 <HAL_RCC_ClockConfig+0x1b8>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 030f 	and.w	r3, r3, #15
 80028f8:	683a      	ldr	r2, [r7, #0]
 80028fa:	429a      	cmp	r2, r3
 80028fc:	d20c      	bcs.n	8002918 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028fe:	4b22      	ldr	r3, [pc, #136]	; (8002988 <HAL_RCC_ClockConfig+0x1b8>)
 8002900:	683a      	ldr	r2, [r7, #0]
 8002902:	b2d2      	uxtb	r2, r2
 8002904:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002906:	4b20      	ldr	r3, [pc, #128]	; (8002988 <HAL_RCC_ClockConfig+0x1b8>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 030f 	and.w	r3, r3, #15
 800290e:	683a      	ldr	r2, [r7, #0]
 8002910:	429a      	cmp	r2, r3
 8002912:	d001      	beq.n	8002918 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	e032      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 0304 	and.w	r3, r3, #4
 8002920:	2b00      	cmp	r3, #0
 8002922:	d008      	beq.n	8002936 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002924:	4b19      	ldr	r3, [pc, #100]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	4916      	ldr	r1, [pc, #88]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002932:	4313      	orrs	r3, r2
 8002934:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0308 	and.w	r3, r3, #8
 800293e:	2b00      	cmp	r3, #0
 8002940:	d009      	beq.n	8002956 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002942:	4b12      	ldr	r3, [pc, #72]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	691b      	ldr	r3, [r3, #16]
 800294e:	00db      	lsls	r3, r3, #3
 8002950:	490e      	ldr	r1, [pc, #56]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002952:	4313      	orrs	r3, r2
 8002954:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002956:	f000 f821 	bl	800299c <HAL_RCC_GetSysClockFreq>
 800295a:	4601      	mov	r1, r0
 800295c:	4b0b      	ldr	r3, [pc, #44]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	091b      	lsrs	r3, r3, #4
 8002962:	f003 030f 	and.w	r3, r3, #15
 8002966:	4a0a      	ldr	r2, [pc, #40]	; (8002990 <HAL_RCC_ClockConfig+0x1c0>)
 8002968:	5cd3      	ldrb	r3, [r2, r3]
 800296a:	fa21 f303 	lsr.w	r3, r1, r3
 800296e:	4a09      	ldr	r2, [pc, #36]	; (8002994 <HAL_RCC_ClockConfig+0x1c4>)
 8002970:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002972:	4b09      	ldr	r3, [pc, #36]	; (8002998 <HAL_RCC_ClockConfig+0x1c8>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4618      	mov	r0, r3
 8002978:	f7ff f9c6 	bl	8001d08 <HAL_InitTick>

  return HAL_OK;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	3710      	adds	r7, #16
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	40023c00 	.word	0x40023c00
 800298c:	40023800 	.word	0x40023800
 8002990:	08003b34 	.word	0x08003b34
 8002994:	20000014 	.word	0x20000014
 8002998:	20000018 	.word	0x20000018

0800299c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800299c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800299e:	b085      	sub	sp, #20
 80029a0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80029a2:	2300      	movs	r3, #0
 80029a4:	607b      	str	r3, [r7, #4]
 80029a6:	2300      	movs	r3, #0
 80029a8:	60fb      	str	r3, [r7, #12]
 80029aa:	2300      	movs	r3, #0
 80029ac:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80029ae:	2300      	movs	r3, #0
 80029b0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80029b2:	4b50      	ldr	r3, [pc, #320]	; (8002af4 <HAL_RCC_GetSysClockFreq+0x158>)
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	f003 030c 	and.w	r3, r3, #12
 80029ba:	2b04      	cmp	r3, #4
 80029bc:	d007      	beq.n	80029ce <HAL_RCC_GetSysClockFreq+0x32>
 80029be:	2b08      	cmp	r3, #8
 80029c0:	d008      	beq.n	80029d4 <HAL_RCC_GetSysClockFreq+0x38>
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	f040 808d 	bne.w	8002ae2 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80029c8:	4b4b      	ldr	r3, [pc, #300]	; (8002af8 <HAL_RCC_GetSysClockFreq+0x15c>)
 80029ca:	60bb      	str	r3, [r7, #8]
       break;
 80029cc:	e08c      	b.n	8002ae8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80029ce:	4b4b      	ldr	r3, [pc, #300]	; (8002afc <HAL_RCC_GetSysClockFreq+0x160>)
 80029d0:	60bb      	str	r3, [r7, #8]
      break;
 80029d2:	e089      	b.n	8002ae8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80029d4:	4b47      	ldr	r3, [pc, #284]	; (8002af4 <HAL_RCC_GetSysClockFreq+0x158>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80029dc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80029de:	4b45      	ldr	r3, [pc, #276]	; (8002af4 <HAL_RCC_GetSysClockFreq+0x158>)
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d023      	beq.n	8002a32 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029ea:	4b42      	ldr	r3, [pc, #264]	; (8002af4 <HAL_RCC_GetSysClockFreq+0x158>)
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	099b      	lsrs	r3, r3, #6
 80029f0:	f04f 0400 	mov.w	r4, #0
 80029f4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80029f8:	f04f 0200 	mov.w	r2, #0
 80029fc:	ea03 0501 	and.w	r5, r3, r1
 8002a00:	ea04 0602 	and.w	r6, r4, r2
 8002a04:	4a3d      	ldr	r2, [pc, #244]	; (8002afc <HAL_RCC_GetSysClockFreq+0x160>)
 8002a06:	fb02 f106 	mul.w	r1, r2, r6
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	fb02 f205 	mul.w	r2, r2, r5
 8002a10:	440a      	add	r2, r1
 8002a12:	493a      	ldr	r1, [pc, #232]	; (8002afc <HAL_RCC_GetSysClockFreq+0x160>)
 8002a14:	fba5 0101 	umull	r0, r1, r5, r1
 8002a18:	1853      	adds	r3, r2, r1
 8002a1a:	4619      	mov	r1, r3
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f04f 0400 	mov.w	r4, #0
 8002a22:	461a      	mov	r2, r3
 8002a24:	4623      	mov	r3, r4
 8002a26:	f7fd fbd7 	bl	80001d8 <__aeabi_uldivmod>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	460c      	mov	r4, r1
 8002a2e:	60fb      	str	r3, [r7, #12]
 8002a30:	e049      	b.n	8002ac6 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a32:	4b30      	ldr	r3, [pc, #192]	; (8002af4 <HAL_RCC_GetSysClockFreq+0x158>)
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	099b      	lsrs	r3, r3, #6
 8002a38:	f04f 0400 	mov.w	r4, #0
 8002a3c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002a40:	f04f 0200 	mov.w	r2, #0
 8002a44:	ea03 0501 	and.w	r5, r3, r1
 8002a48:	ea04 0602 	and.w	r6, r4, r2
 8002a4c:	4629      	mov	r1, r5
 8002a4e:	4632      	mov	r2, r6
 8002a50:	f04f 0300 	mov.w	r3, #0
 8002a54:	f04f 0400 	mov.w	r4, #0
 8002a58:	0154      	lsls	r4, r2, #5
 8002a5a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002a5e:	014b      	lsls	r3, r1, #5
 8002a60:	4619      	mov	r1, r3
 8002a62:	4622      	mov	r2, r4
 8002a64:	1b49      	subs	r1, r1, r5
 8002a66:	eb62 0206 	sbc.w	r2, r2, r6
 8002a6a:	f04f 0300 	mov.w	r3, #0
 8002a6e:	f04f 0400 	mov.w	r4, #0
 8002a72:	0194      	lsls	r4, r2, #6
 8002a74:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002a78:	018b      	lsls	r3, r1, #6
 8002a7a:	1a5b      	subs	r3, r3, r1
 8002a7c:	eb64 0402 	sbc.w	r4, r4, r2
 8002a80:	f04f 0100 	mov.w	r1, #0
 8002a84:	f04f 0200 	mov.w	r2, #0
 8002a88:	00e2      	lsls	r2, r4, #3
 8002a8a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002a8e:	00d9      	lsls	r1, r3, #3
 8002a90:	460b      	mov	r3, r1
 8002a92:	4614      	mov	r4, r2
 8002a94:	195b      	adds	r3, r3, r5
 8002a96:	eb44 0406 	adc.w	r4, r4, r6
 8002a9a:	f04f 0100 	mov.w	r1, #0
 8002a9e:	f04f 0200 	mov.w	r2, #0
 8002aa2:	02a2      	lsls	r2, r4, #10
 8002aa4:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002aa8:	0299      	lsls	r1, r3, #10
 8002aaa:	460b      	mov	r3, r1
 8002aac:	4614      	mov	r4, r2
 8002aae:	4618      	mov	r0, r3
 8002ab0:	4621      	mov	r1, r4
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	f04f 0400 	mov.w	r4, #0
 8002ab8:	461a      	mov	r2, r3
 8002aba:	4623      	mov	r3, r4
 8002abc:	f7fd fb8c 	bl	80001d8 <__aeabi_uldivmod>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	460c      	mov	r4, r1
 8002ac4:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002ac6:	4b0b      	ldr	r3, [pc, #44]	; (8002af4 <HAL_RCC_GetSysClockFreq+0x158>)
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	0c1b      	lsrs	r3, r3, #16
 8002acc:	f003 0303 	and.w	r3, r3, #3
 8002ad0:	3301      	adds	r3, #1
 8002ad2:	005b      	lsls	r3, r3, #1
 8002ad4:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002ad6:	68fa      	ldr	r2, [r7, #12]
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ade:	60bb      	str	r3, [r7, #8]
      break;
 8002ae0:	e002      	b.n	8002ae8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ae2:	4b05      	ldr	r3, [pc, #20]	; (8002af8 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002ae4:	60bb      	str	r3, [r7, #8]
      break;
 8002ae6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ae8:	68bb      	ldr	r3, [r7, #8]
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3714      	adds	r7, #20
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002af2:	bf00      	nop
 8002af4:	40023800 	.word	0x40023800
 8002af8:	00f42400 	.word	0x00f42400
 8002afc:	017d7840 	.word	0x017d7840

08002b00 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d101      	bne.n	8002b12 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e056      	b.n	8002bc0 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d106      	bne.n	8002b32 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2200      	movs	r2, #0
 8002b28:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f7fe ff79 	bl	8001a24 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2202      	movs	r2, #2
 8002b36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b48:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	685a      	ldr	r2, [r3, #4]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	431a      	orrs	r2, r3
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	431a      	orrs	r2, r3
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	691b      	ldr	r3, [r3, #16]
 8002b5e:	431a      	orrs	r2, r3
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	695b      	ldr	r3, [r3, #20]
 8002b64:	431a      	orrs	r2, r3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	699b      	ldr	r3, [r3, #24]
 8002b6a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b6e:	431a      	orrs	r2, r3
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	69db      	ldr	r3, [r3, #28]
 8002b74:	431a      	orrs	r2, r3
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6a1b      	ldr	r3, [r3, #32]
 8002b7a:	ea42 0103 	orr.w	r1, r2, r3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	430a      	orrs	r2, r1
 8002b88:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	699b      	ldr	r3, [r3, #24]
 8002b8e:	0c1b      	lsrs	r3, r3, #16
 8002b90:	f003 0104 	and.w	r1, r3, #4
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	430a      	orrs	r2, r1
 8002b9e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	69da      	ldr	r2, [r3, #28]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002bae:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2201      	movs	r2, #1
 8002bba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002bbe:	2300      	movs	r3, #0
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	3708      	adds	r7, #8
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}

08002bc8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b088      	sub	sp, #32
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	60f8      	str	r0, [r7, #12]
 8002bd0:	60b9      	str	r1, [r7, #8]
 8002bd2:	603b      	str	r3, [r7, #0]
 8002bd4:	4613      	mov	r3, r2
 8002bd6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d101      	bne.n	8002bea <HAL_SPI_Transmit+0x22>
 8002be6:	2302      	movs	r3, #2
 8002be8:	e11e      	b.n	8002e28 <HAL_SPI_Transmit+0x260>
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	2201      	movs	r2, #1
 8002bee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002bf2:	f7ff f8cd 	bl	8001d90 <HAL_GetTick>
 8002bf6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002bf8:	88fb      	ldrh	r3, [r7, #6]
 8002bfa:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d002      	beq.n	8002c0e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002c08:	2302      	movs	r3, #2
 8002c0a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002c0c:	e103      	b.n	8002e16 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d002      	beq.n	8002c1a <HAL_SPI_Transmit+0x52>
 8002c14:	88fb      	ldrh	r3, [r7, #6]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d102      	bne.n	8002c20 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002c1e:	e0fa      	b.n	8002e16 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2203      	movs	r2, #3
 8002c24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	68ba      	ldr	r2, [r7, #8]
 8002c32:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	88fa      	ldrh	r2, [r7, #6]
 8002c38:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	88fa      	ldrh	r2, [r7, #6]
 8002c3e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2200      	movs	r2, #0
 8002c44:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2200      	movs	r2, #0
 8002c56:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c66:	d107      	bne.n	8002c78 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c76:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c82:	2b40      	cmp	r3, #64	; 0x40
 8002c84:	d007      	beq.n	8002c96 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002c94:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	68db      	ldr	r3, [r3, #12]
 8002c9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002c9e:	d14b      	bne.n	8002d38 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d002      	beq.n	8002cae <HAL_SPI_Transmit+0xe6>
 8002ca8:	8afb      	ldrh	r3, [r7, #22]
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d13e      	bne.n	8002d2c <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cb2:	881a      	ldrh	r2, [r3, #0]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cbe:	1c9a      	adds	r2, r3, #2
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002cc8:	b29b      	uxth	r3, r3
 8002cca:	3b01      	subs	r3, #1
 8002ccc:	b29a      	uxth	r2, r3
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002cd2:	e02b      	b.n	8002d2c <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	f003 0302 	and.w	r3, r3, #2
 8002cde:	2b02      	cmp	r3, #2
 8002ce0:	d112      	bne.n	8002d08 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ce6:	881a      	ldrh	r2, [r3, #0]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf2:	1c9a      	adds	r2, r3, #2
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002cfc:	b29b      	uxth	r3, r3
 8002cfe:	3b01      	subs	r3, #1
 8002d00:	b29a      	uxth	r2, r3
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	86da      	strh	r2, [r3, #54]	; 0x36
 8002d06:	e011      	b.n	8002d2c <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d08:	f7ff f842 	bl	8001d90 <HAL_GetTick>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	69bb      	ldr	r3, [r7, #24]
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	683a      	ldr	r2, [r7, #0]
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d803      	bhi.n	8002d20 <HAL_SPI_Transmit+0x158>
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d1e:	d102      	bne.n	8002d26 <HAL_SPI_Transmit+0x15e>
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d102      	bne.n	8002d2c <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8002d26:	2303      	movs	r3, #3
 8002d28:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002d2a:	e074      	b.n	8002e16 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d30:	b29b      	uxth	r3, r3
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d1ce      	bne.n	8002cd4 <HAL_SPI_Transmit+0x10c>
 8002d36:	e04c      	b.n	8002dd2 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d002      	beq.n	8002d46 <HAL_SPI_Transmit+0x17e>
 8002d40:	8afb      	ldrh	r3, [r7, #22]
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d140      	bne.n	8002dc8 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	330c      	adds	r3, #12
 8002d50:	7812      	ldrb	r2, [r2, #0]
 8002d52:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d58:	1c5a      	adds	r2, r3, #1
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	3b01      	subs	r3, #1
 8002d66:	b29a      	uxth	r2, r3
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002d6c:	e02c      	b.n	8002dc8 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	f003 0302 	and.w	r3, r3, #2
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	d113      	bne.n	8002da4 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	330c      	adds	r3, #12
 8002d86:	7812      	ldrb	r2, [r2, #0]
 8002d88:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d8e:	1c5a      	adds	r2, r3, #1
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	3b01      	subs	r3, #1
 8002d9c:	b29a      	uxth	r2, r3
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	86da      	strh	r2, [r3, #54]	; 0x36
 8002da2:	e011      	b.n	8002dc8 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002da4:	f7fe fff4 	bl	8001d90 <HAL_GetTick>
 8002da8:	4602      	mov	r2, r0
 8002daa:	69bb      	ldr	r3, [r7, #24]
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	683a      	ldr	r2, [r7, #0]
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d803      	bhi.n	8002dbc <HAL_SPI_Transmit+0x1f4>
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dba:	d102      	bne.n	8002dc2 <HAL_SPI_Transmit+0x1fa>
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d102      	bne.n	8002dc8 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8002dc2:	2303      	movs	r3, #3
 8002dc4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002dc6:	e026      	b.n	8002e16 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d1cd      	bne.n	8002d6e <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002dd2:	69ba      	ldr	r2, [r7, #24]
 8002dd4:	6839      	ldr	r1, [r7, #0]
 8002dd6:	68f8      	ldr	r0, [r7, #12]
 8002dd8:	f000 fba4 	bl	8003524 <SPI_EndRxTxTransaction>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d002      	beq.n	8002de8 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2220      	movs	r2, #32
 8002de6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d10a      	bne.n	8002e06 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002df0:	2300      	movs	r3, #0
 8002df2:	613b      	str	r3, [r7, #16]
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	68db      	ldr	r3, [r3, #12]
 8002dfa:	613b      	str	r3, [r7, #16]
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	613b      	str	r3, [r7, #16]
 8002e04:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d002      	beq.n	8002e14 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	77fb      	strb	r3, [r7, #31]
 8002e12:	e000      	b.n	8002e16 <HAL_SPI_Transmit+0x24e>
  }

error:
 8002e14:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2201      	movs	r2, #1
 8002e1a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002e26:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3720      	adds	r7, #32
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}

08002e30 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b088      	sub	sp, #32
 8002e34:	af02      	add	r7, sp, #8
 8002e36:	60f8      	str	r0, [r7, #12]
 8002e38:	60b9      	str	r1, [r7, #8]
 8002e3a:	603b      	str	r3, [r7, #0]
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002e40:	2300      	movs	r3, #0
 8002e42:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002e4c:	d112      	bne.n	8002e74 <HAL_SPI_Receive+0x44>
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d10e      	bne.n	8002e74 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	2204      	movs	r2, #4
 8002e5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002e5e:	88fa      	ldrh	r2, [r7, #6]
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	9300      	str	r3, [sp, #0]
 8002e64:	4613      	mov	r3, r2
 8002e66:	68ba      	ldr	r2, [r7, #8]
 8002e68:	68b9      	ldr	r1, [r7, #8]
 8002e6a:	68f8      	ldr	r0, [r7, #12]
 8002e6c:	f000 f8e9 	bl	8003042 <HAL_SPI_TransmitReceive>
 8002e70:	4603      	mov	r3, r0
 8002e72:	e0e2      	b.n	800303a <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d101      	bne.n	8002e82 <HAL_SPI_Receive+0x52>
 8002e7e:	2302      	movs	r3, #2
 8002e80:	e0db      	b.n	800303a <HAL_SPI_Receive+0x20a>
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2201      	movs	r2, #1
 8002e86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002e8a:	f7fe ff81 	bl	8001d90 <HAL_GetTick>
 8002e8e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d002      	beq.n	8002ea2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002ea0:	e0c2      	b.n	8003028 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d002      	beq.n	8002eae <HAL_SPI_Receive+0x7e>
 8002ea8:	88fb      	ldrh	r3, [r7, #6]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d102      	bne.n	8002eb4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002eb2:	e0b9      	b.n	8003028 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2204      	movs	r2, #4
 8002eb8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	68ba      	ldr	r2, [r7, #8]
 8002ec6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	88fa      	ldrh	r2, [r7, #6]
 8002ecc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	88fa      	ldrh	r2, [r7, #6]
 8002ed2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	2200      	movs	r2, #0
 8002ede:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002efa:	d107      	bne.n	8002f0c <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002f0a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f16:	2b40      	cmp	r3, #64	; 0x40
 8002f18:	d007      	beq.n	8002f2a <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f28:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	68db      	ldr	r3, [r3, #12]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d162      	bne.n	8002ff8 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002f32:	e02e      	b.n	8002f92 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	f003 0301 	and.w	r3, r3, #1
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d115      	bne.n	8002f6e <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f103 020c 	add.w	r2, r3, #12
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f4e:	7812      	ldrb	r2, [r2, #0]
 8002f50:	b2d2      	uxtb	r2, r2
 8002f52:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f58:	1c5a      	adds	r2, r3, #1
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	3b01      	subs	r3, #1
 8002f66:	b29a      	uxth	r2, r3
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002f6c:	e011      	b.n	8002f92 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f6e:	f7fe ff0f 	bl	8001d90 <HAL_GetTick>
 8002f72:	4602      	mov	r2, r0
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	1ad3      	subs	r3, r2, r3
 8002f78:	683a      	ldr	r2, [r7, #0]
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	d803      	bhi.n	8002f86 <HAL_SPI_Receive+0x156>
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f84:	d102      	bne.n	8002f8c <HAL_SPI_Receive+0x15c>
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d102      	bne.n	8002f92 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8002f8c:	2303      	movs	r3, #3
 8002f8e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002f90:	e04a      	b.n	8003028 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d1cb      	bne.n	8002f34 <HAL_SPI_Receive+0x104>
 8002f9c:	e031      	b.n	8003002 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	f003 0301 	and.w	r3, r3, #1
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d113      	bne.n	8002fd4 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	68da      	ldr	r2, [r3, #12]
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fb6:	b292      	uxth	r2, r2
 8002fb8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fbe:	1c9a      	adds	r2, r3, #2
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fc8:	b29b      	uxth	r3, r3
 8002fca:	3b01      	subs	r3, #1
 8002fcc:	b29a      	uxth	r2, r3
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002fd2:	e011      	b.n	8002ff8 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002fd4:	f7fe fedc 	bl	8001d90 <HAL_GetTick>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	1ad3      	subs	r3, r2, r3
 8002fde:	683a      	ldr	r2, [r7, #0]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d803      	bhi.n	8002fec <HAL_SPI_Receive+0x1bc>
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fea:	d102      	bne.n	8002ff2 <HAL_SPI_Receive+0x1c2>
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d102      	bne.n	8002ff8 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002ff6:	e017      	b.n	8003028 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ffc:	b29b      	uxth	r3, r3
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d1cd      	bne.n	8002f9e <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003002:	693a      	ldr	r2, [r7, #16]
 8003004:	6839      	ldr	r1, [r7, #0]
 8003006:	68f8      	ldr	r0, [r7, #12]
 8003008:	f000 fa27 	bl	800345a <SPI_EndRxTransaction>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d002      	beq.n	8003018 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2220      	movs	r2, #32
 8003016:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800301c:	2b00      	cmp	r3, #0
 800301e:	d002      	beq.n	8003026 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	75fb      	strb	r3, [r7, #23]
 8003024:	e000      	b.n	8003028 <HAL_SPI_Receive+0x1f8>
  }

error :
 8003026:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2201      	movs	r2, #1
 800302c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2200      	movs	r2, #0
 8003034:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003038:	7dfb      	ldrb	r3, [r7, #23]
}
 800303a:	4618      	mov	r0, r3
 800303c:	3718      	adds	r7, #24
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}

08003042 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003042:	b580      	push	{r7, lr}
 8003044:	b08c      	sub	sp, #48	; 0x30
 8003046:	af00      	add	r7, sp, #0
 8003048:	60f8      	str	r0, [r7, #12]
 800304a:	60b9      	str	r1, [r7, #8]
 800304c:	607a      	str	r2, [r7, #4]
 800304e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003050:	2301      	movs	r3, #1
 8003052:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003054:	2300      	movs	r3, #0
 8003056:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003060:	2b01      	cmp	r3, #1
 8003062:	d101      	bne.n	8003068 <HAL_SPI_TransmitReceive+0x26>
 8003064:	2302      	movs	r3, #2
 8003066:	e18a      	b.n	800337e <HAL_SPI_TransmitReceive+0x33c>
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	2201      	movs	r2, #1
 800306c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003070:	f7fe fe8e 	bl	8001d90 <HAL_GetTick>
 8003074:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800307c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003086:	887b      	ldrh	r3, [r7, #2]
 8003088:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800308a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800308e:	2b01      	cmp	r3, #1
 8003090:	d00f      	beq.n	80030b2 <HAL_SPI_TransmitReceive+0x70>
 8003092:	69fb      	ldr	r3, [r7, #28]
 8003094:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003098:	d107      	bne.n	80030aa <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d103      	bne.n	80030aa <HAL_SPI_TransmitReceive+0x68>
 80030a2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80030a6:	2b04      	cmp	r3, #4
 80030a8:	d003      	beq.n	80030b2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80030aa:	2302      	movs	r3, #2
 80030ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80030b0:	e15b      	b.n	800336a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d005      	beq.n	80030c4 <HAL_SPI_TransmitReceive+0x82>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d002      	beq.n	80030c4 <HAL_SPI_TransmitReceive+0x82>
 80030be:	887b      	ldrh	r3, [r7, #2]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d103      	bne.n	80030cc <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80030ca:	e14e      	b.n	800336a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	2b04      	cmp	r3, #4
 80030d6:	d003      	beq.n	80030e0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2205      	movs	r2, #5
 80030dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2200      	movs	r2, #0
 80030e4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	687a      	ldr	r2, [r7, #4]
 80030ea:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	887a      	ldrh	r2, [r7, #2]
 80030f0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	887a      	ldrh	r2, [r7, #2]
 80030f6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	68ba      	ldr	r2, [r7, #8]
 80030fc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	887a      	ldrh	r2, [r7, #2]
 8003102:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	887a      	ldrh	r2, [r7, #2]
 8003108:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2200      	movs	r2, #0
 800310e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2200      	movs	r2, #0
 8003114:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003120:	2b40      	cmp	r3, #64	; 0x40
 8003122:	d007      	beq.n	8003134 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003132:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800313c:	d178      	bne.n	8003230 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d002      	beq.n	800314c <HAL_SPI_TransmitReceive+0x10a>
 8003146:	8b7b      	ldrh	r3, [r7, #26]
 8003148:	2b01      	cmp	r3, #1
 800314a:	d166      	bne.n	800321a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003150:	881a      	ldrh	r2, [r3, #0]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800315c:	1c9a      	adds	r2, r3, #2
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003166:	b29b      	uxth	r3, r3
 8003168:	3b01      	subs	r3, #1
 800316a:	b29a      	uxth	r2, r3
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003170:	e053      	b.n	800321a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	f003 0302 	and.w	r3, r3, #2
 800317c:	2b02      	cmp	r3, #2
 800317e:	d11b      	bne.n	80031b8 <HAL_SPI_TransmitReceive+0x176>
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003184:	b29b      	uxth	r3, r3
 8003186:	2b00      	cmp	r3, #0
 8003188:	d016      	beq.n	80031b8 <HAL_SPI_TransmitReceive+0x176>
 800318a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800318c:	2b01      	cmp	r3, #1
 800318e:	d113      	bne.n	80031b8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003194:	881a      	ldrh	r2, [r3, #0]
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a0:	1c9a      	adds	r2, r3, #2
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031aa:	b29b      	uxth	r3, r3
 80031ac:	3b01      	subs	r3, #1
 80031ae:	b29a      	uxth	r2, r3
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80031b4:	2300      	movs	r3, #0
 80031b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	f003 0301 	and.w	r3, r3, #1
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d119      	bne.n	80031fa <HAL_SPI_TransmitReceive+0x1b8>
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d014      	beq.n	80031fa <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	68da      	ldr	r2, [r3, #12]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031da:	b292      	uxth	r2, r2
 80031dc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031e2:	1c9a      	adds	r2, r3, #2
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031ec:	b29b      	uxth	r3, r3
 80031ee:	3b01      	subs	r3, #1
 80031f0:	b29a      	uxth	r2, r3
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80031f6:	2301      	movs	r3, #1
 80031f8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80031fa:	f7fe fdc9 	bl	8001d90 <HAL_GetTick>
 80031fe:	4602      	mov	r2, r0
 8003200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003202:	1ad3      	subs	r3, r2, r3
 8003204:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003206:	429a      	cmp	r2, r3
 8003208:	d807      	bhi.n	800321a <HAL_SPI_TransmitReceive+0x1d8>
 800320a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800320c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003210:	d003      	beq.n	800321a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003212:	2303      	movs	r3, #3
 8003214:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003218:	e0a7      	b.n	800336a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800321e:	b29b      	uxth	r3, r3
 8003220:	2b00      	cmp	r3, #0
 8003222:	d1a6      	bne.n	8003172 <HAL_SPI_TransmitReceive+0x130>
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003228:	b29b      	uxth	r3, r3
 800322a:	2b00      	cmp	r3, #0
 800322c:	d1a1      	bne.n	8003172 <HAL_SPI_TransmitReceive+0x130>
 800322e:	e07c      	b.n	800332a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d002      	beq.n	800323e <HAL_SPI_TransmitReceive+0x1fc>
 8003238:	8b7b      	ldrh	r3, [r7, #26]
 800323a:	2b01      	cmp	r3, #1
 800323c:	d16b      	bne.n	8003316 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	330c      	adds	r3, #12
 8003248:	7812      	ldrb	r2, [r2, #0]
 800324a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003250:	1c5a      	adds	r2, r3, #1
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800325a:	b29b      	uxth	r3, r3
 800325c:	3b01      	subs	r3, #1
 800325e:	b29a      	uxth	r2, r3
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003264:	e057      	b.n	8003316 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	f003 0302 	and.w	r3, r3, #2
 8003270:	2b02      	cmp	r3, #2
 8003272:	d11c      	bne.n	80032ae <HAL_SPI_TransmitReceive+0x26c>
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003278:	b29b      	uxth	r3, r3
 800327a:	2b00      	cmp	r3, #0
 800327c:	d017      	beq.n	80032ae <HAL_SPI_TransmitReceive+0x26c>
 800327e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003280:	2b01      	cmp	r3, #1
 8003282:	d114      	bne.n	80032ae <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	330c      	adds	r3, #12
 800328e:	7812      	ldrb	r2, [r2, #0]
 8003290:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003296:	1c5a      	adds	r2, r3, #1
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032a0:	b29b      	uxth	r3, r3
 80032a2:	3b01      	subs	r3, #1
 80032a4:	b29a      	uxth	r2, r3
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80032aa:	2300      	movs	r3, #0
 80032ac:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	f003 0301 	and.w	r3, r3, #1
 80032b8:	2b01      	cmp	r3, #1
 80032ba:	d119      	bne.n	80032f0 <HAL_SPI_TransmitReceive+0x2ae>
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d014      	beq.n	80032f0 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	68da      	ldr	r2, [r3, #12]
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032d0:	b2d2      	uxtb	r2, r2
 80032d2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032d8:	1c5a      	adds	r2, r3, #1
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032e2:	b29b      	uxth	r3, r3
 80032e4:	3b01      	subs	r3, #1
 80032e6:	b29a      	uxth	r2, r3
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80032ec:	2301      	movs	r3, #1
 80032ee:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80032f0:	f7fe fd4e 	bl	8001d90 <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d803      	bhi.n	8003308 <HAL_SPI_TransmitReceive+0x2c6>
 8003300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003302:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003306:	d102      	bne.n	800330e <HAL_SPI_TransmitReceive+0x2cc>
 8003308:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800330a:	2b00      	cmp	r3, #0
 800330c:	d103      	bne.n	8003316 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800330e:	2303      	movs	r3, #3
 8003310:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003314:	e029      	b.n	800336a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800331a:	b29b      	uxth	r3, r3
 800331c:	2b00      	cmp	r3, #0
 800331e:	d1a2      	bne.n	8003266 <HAL_SPI_TransmitReceive+0x224>
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003324:	b29b      	uxth	r3, r3
 8003326:	2b00      	cmp	r3, #0
 8003328:	d19d      	bne.n	8003266 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800332a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800332c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800332e:	68f8      	ldr	r0, [r7, #12]
 8003330:	f000 f8f8 	bl	8003524 <SPI_EndRxTxTransaction>
 8003334:	4603      	mov	r3, r0
 8003336:	2b00      	cmp	r3, #0
 8003338:	d006      	beq.n	8003348 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2220      	movs	r2, #32
 8003344:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003346:	e010      	b.n	800336a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d10b      	bne.n	8003368 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003350:	2300      	movs	r3, #0
 8003352:	617b      	str	r3, [r7, #20]
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	68db      	ldr	r3, [r3, #12]
 800335a:	617b      	str	r3, [r7, #20]
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	617b      	str	r3, [r7, #20]
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	e000      	b.n	800336a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003368:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2201      	movs	r2, #1
 800336e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2200      	movs	r2, #0
 8003376:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800337a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800337e:	4618      	mov	r0, r3
 8003380:	3730      	adds	r7, #48	; 0x30
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}

08003386 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003386:	b580      	push	{r7, lr}
 8003388:	b084      	sub	sp, #16
 800338a:	af00      	add	r7, sp, #0
 800338c:	60f8      	str	r0, [r7, #12]
 800338e:	60b9      	str	r1, [r7, #8]
 8003390:	603b      	str	r3, [r7, #0]
 8003392:	4613      	mov	r3, r2
 8003394:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003396:	e04c      	b.n	8003432 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800339e:	d048      	beq.n	8003432 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80033a0:	f7fe fcf6 	bl	8001d90 <HAL_GetTick>
 80033a4:	4602      	mov	r2, r0
 80033a6:	69bb      	ldr	r3, [r7, #24]
 80033a8:	1ad3      	subs	r3, r2, r3
 80033aa:	683a      	ldr	r2, [r7, #0]
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d902      	bls.n	80033b6 <SPI_WaitFlagStateUntilTimeout+0x30>
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d13d      	bne.n	8003432 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	685a      	ldr	r2, [r3, #4]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80033c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80033ce:	d111      	bne.n	80033f4 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033d8:	d004      	beq.n	80033e4 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033e2:	d107      	bne.n	80033f4 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033fc:	d10f      	bne.n	800341e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800340c:	601a      	str	r2, [r3, #0]
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800341c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2201      	movs	r2, #1
 8003422:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2200      	movs	r2, #0
 800342a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800342e:	2303      	movs	r3, #3
 8003430:	e00f      	b.n	8003452 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	689a      	ldr	r2, [r3, #8]
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	4013      	ands	r3, r2
 800343c:	68ba      	ldr	r2, [r7, #8]
 800343e:	429a      	cmp	r2, r3
 8003440:	bf0c      	ite	eq
 8003442:	2301      	moveq	r3, #1
 8003444:	2300      	movne	r3, #0
 8003446:	b2db      	uxtb	r3, r3
 8003448:	461a      	mov	r2, r3
 800344a:	79fb      	ldrb	r3, [r7, #7]
 800344c:	429a      	cmp	r2, r3
 800344e:	d1a3      	bne.n	8003398 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8003450:	2300      	movs	r3, #0
}
 8003452:	4618      	mov	r0, r3
 8003454:	3710      	adds	r7, #16
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}

0800345a <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800345a:	b580      	push	{r7, lr}
 800345c:	b086      	sub	sp, #24
 800345e:	af02      	add	r7, sp, #8
 8003460:	60f8      	str	r0, [r7, #12]
 8003462:	60b9      	str	r1, [r7, #8]
 8003464:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800346e:	d111      	bne.n	8003494 <SPI_EndRxTransaction+0x3a>
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003478:	d004      	beq.n	8003484 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003482:	d107      	bne.n	8003494 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003492:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800349c:	d12a      	bne.n	80034f4 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034a6:	d012      	beq.n	80034ce <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	9300      	str	r3, [sp, #0]
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	2200      	movs	r2, #0
 80034b0:	2180      	movs	r1, #128	; 0x80
 80034b2:	68f8      	ldr	r0, [r7, #12]
 80034b4:	f7ff ff67 	bl	8003386 <SPI_WaitFlagStateUntilTimeout>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d02d      	beq.n	800351a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034c2:	f043 0220 	orr.w	r2, r3, #32
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80034ca:	2303      	movs	r3, #3
 80034cc:	e026      	b.n	800351c <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	9300      	str	r3, [sp, #0]
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	2200      	movs	r2, #0
 80034d6:	2101      	movs	r1, #1
 80034d8:	68f8      	ldr	r0, [r7, #12]
 80034da:	f7ff ff54 	bl	8003386 <SPI_WaitFlagStateUntilTimeout>
 80034de:	4603      	mov	r3, r0
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d01a      	beq.n	800351a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034e8:	f043 0220 	orr.w	r2, r3, #32
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80034f0:	2303      	movs	r3, #3
 80034f2:	e013      	b.n	800351c <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	9300      	str	r3, [sp, #0]
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	2200      	movs	r2, #0
 80034fc:	2101      	movs	r1, #1
 80034fe:	68f8      	ldr	r0, [r7, #12]
 8003500:	f7ff ff41 	bl	8003386 <SPI_WaitFlagStateUntilTimeout>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	d007      	beq.n	800351a <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800350e:	f043 0220 	orr.w	r2, r3, #32
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e000      	b.n	800351c <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800351a:	2300      	movs	r3, #0
}
 800351c:	4618      	mov	r0, r3
 800351e:	3710      	adds	r7, #16
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}

08003524 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b088      	sub	sp, #32
 8003528:	af02      	add	r7, sp, #8
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	60b9      	str	r1, [r7, #8]
 800352e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003530:	4b1b      	ldr	r3, [pc, #108]	; (80035a0 <SPI_EndRxTxTransaction+0x7c>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a1b      	ldr	r2, [pc, #108]	; (80035a4 <SPI_EndRxTxTransaction+0x80>)
 8003536:	fba2 2303 	umull	r2, r3, r2, r3
 800353a:	0d5b      	lsrs	r3, r3, #21
 800353c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003540:	fb02 f303 	mul.w	r3, r2, r3
 8003544:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800354e:	d112      	bne.n	8003576 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	9300      	str	r3, [sp, #0]
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	2200      	movs	r2, #0
 8003558:	2180      	movs	r1, #128	; 0x80
 800355a:	68f8      	ldr	r0, [r7, #12]
 800355c:	f7ff ff13 	bl	8003386 <SPI_WaitFlagStateUntilTimeout>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d016      	beq.n	8003594 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800356a:	f043 0220 	orr.w	r2, r3, #32
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e00f      	b.n	8003596 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d00a      	beq.n	8003592 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	3b01      	subs	r3, #1
 8003580:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800358c:	2b80      	cmp	r3, #128	; 0x80
 800358e:	d0f2      	beq.n	8003576 <SPI_EndRxTxTransaction+0x52>
 8003590:	e000      	b.n	8003594 <SPI_EndRxTxTransaction+0x70>
        break;
 8003592:	bf00      	nop
  }

  return HAL_OK;
 8003594:	2300      	movs	r3, #0
}
 8003596:	4618      	mov	r0, r3
 8003598:	3718      	adds	r7, #24
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	20000014 	.word	0x20000014
 80035a4:	165e9f81 	.word	0x165e9f81

080035a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d101      	bne.n	80035ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e01d      	b.n	80035f6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d106      	bne.n	80035d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f7fe fb2c 	bl	8001c2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2202      	movs	r2, #2
 80035d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	3304      	adds	r3, #4
 80035e4:	4619      	mov	r1, r3
 80035e6:	4610      	mov	r0, r2
 80035e8:	f000 f8e4 	bl	80037b4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2201      	movs	r2, #1
 80035f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80035f4:	2300      	movs	r3, #0
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3708      	adds	r7, #8
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}

080035fe <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80035fe:	b480      	push	{r7}
 8003600:	b085      	sub	sp, #20
 8003602:	af00      	add	r7, sp, #0
 8003604:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2202      	movs	r2, #2
 800360a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	f003 0307 	and.w	r3, r3, #7
 8003618:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2b06      	cmp	r3, #6
 800361e:	d007      	beq.n	8003630 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f042 0201 	orr.w	r2, r2, #1
 800362e:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2201      	movs	r2, #1
 8003634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003638:	2300      	movs	r3, #0
}
 800363a:	4618      	mov	r0, r3
 800363c:	3714      	adds	r7, #20
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr

08003646 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003646:	b580      	push	{r7, lr}
 8003648:	b084      	sub	sp, #16
 800364a:	af00      	add	r7, sp, #0
 800364c:	6078      	str	r0, [r7, #4]
 800364e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003656:	2b01      	cmp	r3, #1
 8003658:	d101      	bne.n	800365e <HAL_TIM_ConfigClockSource+0x18>
 800365a:	2302      	movs	r3, #2
 800365c:	e0a6      	b.n	80037ac <HAL_TIM_ConfigClockSource+0x166>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2201      	movs	r2, #1
 8003662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2202      	movs	r2, #2
 800366a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800367c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003684:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	68fa      	ldr	r2, [r7, #12]
 800368c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	2b40      	cmp	r3, #64	; 0x40
 8003694:	d067      	beq.n	8003766 <HAL_TIM_ConfigClockSource+0x120>
 8003696:	2b40      	cmp	r3, #64	; 0x40
 8003698:	d80b      	bhi.n	80036b2 <HAL_TIM_ConfigClockSource+0x6c>
 800369a:	2b10      	cmp	r3, #16
 800369c:	d073      	beq.n	8003786 <HAL_TIM_ConfigClockSource+0x140>
 800369e:	2b10      	cmp	r3, #16
 80036a0:	d802      	bhi.n	80036a8 <HAL_TIM_ConfigClockSource+0x62>
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d06f      	beq.n	8003786 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80036a6:	e078      	b.n	800379a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80036a8:	2b20      	cmp	r3, #32
 80036aa:	d06c      	beq.n	8003786 <HAL_TIM_ConfigClockSource+0x140>
 80036ac:	2b30      	cmp	r3, #48	; 0x30
 80036ae:	d06a      	beq.n	8003786 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80036b0:	e073      	b.n	800379a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80036b2:	2b70      	cmp	r3, #112	; 0x70
 80036b4:	d00d      	beq.n	80036d2 <HAL_TIM_ConfigClockSource+0x8c>
 80036b6:	2b70      	cmp	r3, #112	; 0x70
 80036b8:	d804      	bhi.n	80036c4 <HAL_TIM_ConfigClockSource+0x7e>
 80036ba:	2b50      	cmp	r3, #80	; 0x50
 80036bc:	d033      	beq.n	8003726 <HAL_TIM_ConfigClockSource+0xe0>
 80036be:	2b60      	cmp	r3, #96	; 0x60
 80036c0:	d041      	beq.n	8003746 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80036c2:	e06a      	b.n	800379a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80036c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036c8:	d066      	beq.n	8003798 <HAL_TIM_ConfigClockSource+0x152>
 80036ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036ce:	d017      	beq.n	8003700 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80036d0:	e063      	b.n	800379a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6818      	ldr	r0, [r3, #0]
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	6899      	ldr	r1, [r3, #8]
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	685a      	ldr	r2, [r3, #4]
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	f000 f961 	bl	80039a8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	689b      	ldr	r3, [r3, #8]
 80036ec:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80036f4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	68fa      	ldr	r2, [r7, #12]
 80036fc:	609a      	str	r2, [r3, #8]
      break;
 80036fe:	e04c      	b.n	800379a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6818      	ldr	r0, [r3, #0]
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	6899      	ldr	r1, [r3, #8]
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	685a      	ldr	r2, [r3, #4]
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	68db      	ldr	r3, [r3, #12]
 8003710:	f000 f94a 	bl	80039a8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	689a      	ldr	r2, [r3, #8]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003722:	609a      	str	r2, [r3, #8]
      break;
 8003724:	e039      	b.n	800379a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6818      	ldr	r0, [r3, #0]
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	6859      	ldr	r1, [r3, #4]
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	461a      	mov	r2, r3
 8003734:	f000 f8be 	bl	80038b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	2150      	movs	r1, #80	; 0x50
 800373e:	4618      	mov	r0, r3
 8003740:	f000 f917 	bl	8003972 <TIM_ITRx_SetConfig>
      break;
 8003744:	e029      	b.n	800379a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6818      	ldr	r0, [r3, #0]
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	6859      	ldr	r1, [r3, #4]
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	461a      	mov	r2, r3
 8003754:	f000 f8dd 	bl	8003912 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	2160      	movs	r1, #96	; 0x60
 800375e:	4618      	mov	r0, r3
 8003760:	f000 f907 	bl	8003972 <TIM_ITRx_SetConfig>
      break;
 8003764:	e019      	b.n	800379a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6818      	ldr	r0, [r3, #0]
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	6859      	ldr	r1, [r3, #4]
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	68db      	ldr	r3, [r3, #12]
 8003772:	461a      	mov	r2, r3
 8003774:	f000 f89e 	bl	80038b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	2140      	movs	r1, #64	; 0x40
 800377e:	4618      	mov	r0, r3
 8003780:	f000 f8f7 	bl	8003972 <TIM_ITRx_SetConfig>
      break;
 8003784:	e009      	b.n	800379a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4619      	mov	r1, r3
 8003790:	4610      	mov	r0, r2
 8003792:	f000 f8ee 	bl	8003972 <TIM_ITRx_SetConfig>
      break;
 8003796:	e000      	b.n	800379a <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003798:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2201      	movs	r2, #1
 800379e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2200      	movs	r2, #0
 80037a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80037aa:	2300      	movs	r3, #0
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3710      	adds	r7, #16
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b085      	sub	sp, #20
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
 80037bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	4a34      	ldr	r2, [pc, #208]	; (8003898 <TIM_Base_SetConfig+0xe4>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d00f      	beq.n	80037ec <TIM_Base_SetConfig+0x38>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037d2:	d00b      	beq.n	80037ec <TIM_Base_SetConfig+0x38>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	4a31      	ldr	r2, [pc, #196]	; (800389c <TIM_Base_SetConfig+0xe8>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d007      	beq.n	80037ec <TIM_Base_SetConfig+0x38>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	4a30      	ldr	r2, [pc, #192]	; (80038a0 <TIM_Base_SetConfig+0xec>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d003      	beq.n	80037ec <TIM_Base_SetConfig+0x38>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	4a2f      	ldr	r2, [pc, #188]	; (80038a4 <TIM_Base_SetConfig+0xf0>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d108      	bne.n	80037fe <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	68fa      	ldr	r2, [r7, #12]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	4a25      	ldr	r2, [pc, #148]	; (8003898 <TIM_Base_SetConfig+0xe4>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d01b      	beq.n	800383e <TIM_Base_SetConfig+0x8a>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800380c:	d017      	beq.n	800383e <TIM_Base_SetConfig+0x8a>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	4a22      	ldr	r2, [pc, #136]	; (800389c <TIM_Base_SetConfig+0xe8>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d013      	beq.n	800383e <TIM_Base_SetConfig+0x8a>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	4a21      	ldr	r2, [pc, #132]	; (80038a0 <TIM_Base_SetConfig+0xec>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d00f      	beq.n	800383e <TIM_Base_SetConfig+0x8a>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	4a20      	ldr	r2, [pc, #128]	; (80038a4 <TIM_Base_SetConfig+0xf0>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d00b      	beq.n	800383e <TIM_Base_SetConfig+0x8a>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4a1f      	ldr	r2, [pc, #124]	; (80038a8 <TIM_Base_SetConfig+0xf4>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d007      	beq.n	800383e <TIM_Base_SetConfig+0x8a>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	4a1e      	ldr	r2, [pc, #120]	; (80038ac <TIM_Base_SetConfig+0xf8>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d003      	beq.n	800383e <TIM_Base_SetConfig+0x8a>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	4a1d      	ldr	r2, [pc, #116]	; (80038b0 <TIM_Base_SetConfig+0xfc>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d108      	bne.n	8003850 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003844:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	68db      	ldr	r3, [r3, #12]
 800384a:	68fa      	ldr	r2, [r7, #12]
 800384c:	4313      	orrs	r3, r2
 800384e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	695b      	ldr	r3, [r3, #20]
 800385a:	4313      	orrs	r3, r2
 800385c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	68fa      	ldr	r2, [r7, #12]
 8003862:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	689a      	ldr	r2, [r3, #8]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	4a08      	ldr	r2, [pc, #32]	; (8003898 <TIM_Base_SetConfig+0xe4>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d103      	bne.n	8003884 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	691a      	ldr	r2, [r3, #16]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2201      	movs	r2, #1
 8003888:	615a      	str	r2, [r3, #20]
}
 800388a:	bf00      	nop
 800388c:	3714      	adds	r7, #20
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	40010000 	.word	0x40010000
 800389c:	40000400 	.word	0x40000400
 80038a0:	40000800 	.word	0x40000800
 80038a4:	40000c00 	.word	0x40000c00
 80038a8:	40014000 	.word	0x40014000
 80038ac:	40014400 	.word	0x40014400
 80038b0:	40014800 	.word	0x40014800

080038b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b087      	sub	sp, #28
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	60f8      	str	r0, [r7, #12]
 80038bc:	60b9      	str	r1, [r7, #8]
 80038be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6a1b      	ldr	r3, [r3, #32]
 80038c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	6a1b      	ldr	r3, [r3, #32]
 80038ca:	f023 0201 	bic.w	r2, r3, #1
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	699b      	ldr	r3, [r3, #24]
 80038d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80038de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	011b      	lsls	r3, r3, #4
 80038e4:	693a      	ldr	r2, [r7, #16]
 80038e6:	4313      	orrs	r3, r2
 80038e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	f023 030a 	bic.w	r3, r3, #10
 80038f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80038f2:	697a      	ldr	r2, [r7, #20]
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	4313      	orrs	r3, r2
 80038f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	693a      	ldr	r2, [r7, #16]
 80038fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	697a      	ldr	r2, [r7, #20]
 8003904:	621a      	str	r2, [r3, #32]
}
 8003906:	bf00      	nop
 8003908:	371c      	adds	r7, #28
 800390a:	46bd      	mov	sp, r7
 800390c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003910:	4770      	bx	lr

08003912 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003912:	b480      	push	{r7}
 8003914:	b087      	sub	sp, #28
 8003916:	af00      	add	r7, sp, #0
 8003918:	60f8      	str	r0, [r7, #12]
 800391a:	60b9      	str	r1, [r7, #8]
 800391c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	6a1b      	ldr	r3, [r3, #32]
 8003922:	f023 0210 	bic.w	r2, r3, #16
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	699b      	ldr	r3, [r3, #24]
 800392e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6a1b      	ldr	r3, [r3, #32]
 8003934:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800393c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	031b      	lsls	r3, r3, #12
 8003942:	697a      	ldr	r2, [r7, #20]
 8003944:	4313      	orrs	r3, r2
 8003946:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800394e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	011b      	lsls	r3, r3, #4
 8003954:	693a      	ldr	r2, [r7, #16]
 8003956:	4313      	orrs	r3, r2
 8003958:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	697a      	ldr	r2, [r7, #20]
 800395e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	693a      	ldr	r2, [r7, #16]
 8003964:	621a      	str	r2, [r3, #32]
}
 8003966:	bf00      	nop
 8003968:	371c      	adds	r7, #28
 800396a:	46bd      	mov	sp, r7
 800396c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003970:	4770      	bx	lr

08003972 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003972:	b480      	push	{r7}
 8003974:	b085      	sub	sp, #20
 8003976:	af00      	add	r7, sp, #0
 8003978:	6078      	str	r0, [r7, #4]
 800397a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003988:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800398a:	683a      	ldr	r2, [r7, #0]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	4313      	orrs	r3, r2
 8003990:	f043 0307 	orr.w	r3, r3, #7
 8003994:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	68fa      	ldr	r2, [r7, #12]
 800399a:	609a      	str	r2, [r3, #8]
}
 800399c:	bf00      	nop
 800399e:	3714      	adds	r7, #20
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr

080039a8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b087      	sub	sp, #28
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	60f8      	str	r0, [r7, #12]
 80039b0:	60b9      	str	r1, [r7, #8]
 80039b2:	607a      	str	r2, [r7, #4]
 80039b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80039c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	021a      	lsls	r2, r3, #8
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	431a      	orrs	r2, r3
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	697a      	ldr	r2, [r7, #20]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	697a      	ldr	r2, [r7, #20]
 80039da:	609a      	str	r2, [r3, #8]
}
 80039dc:	bf00      	nop
 80039de:	371c      	adds	r7, #28
 80039e0:	46bd      	mov	sp, r7
 80039e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e6:	4770      	bx	lr

080039e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b085      	sub	sp, #20
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
 80039f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d101      	bne.n	8003a00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80039fc:	2302      	movs	r3, #2
 80039fe:	e050      	b.n	8003aa2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2201      	movs	r2, #1
 8003a04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2202      	movs	r2, #2
 8003a0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	68fa      	ldr	r2, [r7, #12]
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	68fa      	ldr	r2, [r7, #12]
 8003a38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a1c      	ldr	r2, [pc, #112]	; (8003ab0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d018      	beq.n	8003a76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a4c:	d013      	beq.n	8003a76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a18      	ldr	r2, [pc, #96]	; (8003ab4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d00e      	beq.n	8003a76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a16      	ldr	r2, [pc, #88]	; (8003ab8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d009      	beq.n	8003a76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a15      	ldr	r2, [pc, #84]	; (8003abc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d004      	beq.n	8003a76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a13      	ldr	r2, [pc, #76]	; (8003ac0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d10c      	bne.n	8003a90 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	68ba      	ldr	r2, [r7, #8]
 8003a84:	4313      	orrs	r3, r2
 8003a86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	68ba      	ldr	r2, [r7, #8]
 8003a8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003aa0:	2300      	movs	r3, #0
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3714      	adds	r7, #20
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr
 8003aae:	bf00      	nop
 8003ab0:	40010000 	.word	0x40010000
 8003ab4:	40000400 	.word	0x40000400
 8003ab8:	40000800 	.word	0x40000800
 8003abc:	40000c00 	.word	0x40000c00
 8003ac0:	40014000 	.word	0x40014000

08003ac4 <__libc_init_array>:
 8003ac4:	b570      	push	{r4, r5, r6, lr}
 8003ac6:	4e0d      	ldr	r6, [pc, #52]	; (8003afc <__libc_init_array+0x38>)
 8003ac8:	4c0d      	ldr	r4, [pc, #52]	; (8003b00 <__libc_init_array+0x3c>)
 8003aca:	1ba4      	subs	r4, r4, r6
 8003acc:	10a4      	asrs	r4, r4, #2
 8003ace:	2500      	movs	r5, #0
 8003ad0:	42a5      	cmp	r5, r4
 8003ad2:	d109      	bne.n	8003ae8 <__libc_init_array+0x24>
 8003ad4:	4e0b      	ldr	r6, [pc, #44]	; (8003b04 <__libc_init_array+0x40>)
 8003ad6:	4c0c      	ldr	r4, [pc, #48]	; (8003b08 <__libc_init_array+0x44>)
 8003ad8:	f000 f820 	bl	8003b1c <_init>
 8003adc:	1ba4      	subs	r4, r4, r6
 8003ade:	10a4      	asrs	r4, r4, #2
 8003ae0:	2500      	movs	r5, #0
 8003ae2:	42a5      	cmp	r5, r4
 8003ae4:	d105      	bne.n	8003af2 <__libc_init_array+0x2e>
 8003ae6:	bd70      	pop	{r4, r5, r6, pc}
 8003ae8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003aec:	4798      	blx	r3
 8003aee:	3501      	adds	r5, #1
 8003af0:	e7ee      	b.n	8003ad0 <__libc_init_array+0xc>
 8003af2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003af6:	4798      	blx	r3
 8003af8:	3501      	adds	r5, #1
 8003afa:	e7f2      	b.n	8003ae2 <__libc_init_array+0x1e>
 8003afc:	08003b4c 	.word	0x08003b4c
 8003b00:	08003b4c 	.word	0x08003b4c
 8003b04:	08003b4c 	.word	0x08003b4c
 8003b08:	08003b50 	.word	0x08003b50

08003b0c <memset>:
 8003b0c:	4402      	add	r2, r0
 8003b0e:	4603      	mov	r3, r0
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d100      	bne.n	8003b16 <memset+0xa>
 8003b14:	4770      	bx	lr
 8003b16:	f803 1b01 	strb.w	r1, [r3], #1
 8003b1a:	e7f9      	b.n	8003b10 <memset+0x4>

08003b1c <_init>:
 8003b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b1e:	bf00      	nop
 8003b20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b22:	bc08      	pop	{r3}
 8003b24:	469e      	mov	lr, r3
 8003b26:	4770      	bx	lr

08003b28 <_fini>:
 8003b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b2a:	bf00      	nop
 8003b2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b2e:	bc08      	pop	{r3}
 8003b30:	469e      	mov	lr, r3
 8003b32:	4770      	bx	lr
