# verilog_sample
Easy Verilog samples

#1
27.12.21 Add counter\n
#2
28.12.21 Add task 4.6 & 4.7 from Harris&Harris
