logic__20: 
fourbitregBehData: 
logic__24: 
decoder: 
logic__12: 
logic__18: 
logic__27: 
logic__58: 
logic__16: 
sev_seg_controller: 
counter: 
RDff: 
logic__29: 
logic__28: 
reg__1: 
logic: 
counter_n_bit: 
logic__22: 
logic__17: 
logic__32: 
logic__31: 
logic__6: 
logic__25: 
seven_seg_decoder: 
reg: 
logic__15: 
logic__30: 
fourbitregdataflow: 
logic__14: 
logic__19: 
fourbitregbehave: 
logic__57: 
rDlatch: 
logic__23: 
logic__33: 
muxpart: 
datapath: 
logic__26: 
logic__21: 
case: 
logic__13: 
