Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Mon Oct  9 12:38:53 2017
| Host         : uwlogin.cern.ch running 64-bit Scientific Linux CERN SLC release 6.9 (Carbon)
| Command      : report_control_sets -verbose -file ctp7_top_control_sets_placed.rpt
| Design       : ctp7_top
| Device       : xc7vx690t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   610 |
| Unused register locations in slices containing registers |  1813 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           70472 |        18680 |
| No           | No                    | Yes                    |             995 |          287 |
| No           | Yes                   | No                     |            3288 |         1163 |
| Yes          | No                    | No                     |           21112 |         6490 |
| Yes          | No                    | Yes                    |             262 |           65 |
| Yes          | Yes                   | No                     |            1186 |          464 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                     Clock Signal                                                                    |                                                                                                                      Enable Signal                                                                                                                      |                                                                                                                                  Set/Reset Signal                                                                                                                                  | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                               |                1 |              1 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                        | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                        |                1 |              1 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                              |                1 |              1 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                       | i_ila_hls/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                       |                1 |              1 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                  |                1 |              1 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                    |                1 |              1 |
|  dbg_hub/inst/itck_i                                                                                                                                |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                  |                1 |              1 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                               |                1 |              1 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                 |                1 |              1 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                  |                1 |              1 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                               |                1 |              1 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ch0_ctrl_inst/AR[0]                                                                                                                                                                             |                1 |              1 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                     | i_ila_hls/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                       |                1 |              1 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  dbg_hub/inst/itck_i                                                                                                                                |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                  |                1 |              1 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                               |                1 |              1 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                     | i_ila_hls/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                       |                1 |              1 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                               |                1 |              1 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                               |                1 |              1 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                      | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                        |                1 |              1 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                              |                1 |              1 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                      | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                        |                1 |              1 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_out                                                                                                                                                                                                 |                1 |              1 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                     |                1 |              2 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                    |                1 |              2 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                |                1 |              2 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                   |                2 |              2 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                             |                1 |              2 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_ila_hls/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                   |                1 |              2 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                    |                1 |              2 |
|  dbg_hub/inst/itck_i                                                                                                                                |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                     |                1 |              2 |
|  dbg_hub/inst/itck_i                                                                                                                                |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                     |                1 |              2 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                   |                1 |              2 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                     |                1 |              2 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                    |                1 |              2 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[7].wrst_inst/AS[0]                                            |                1 |              3 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                            |                3 |              3 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                            |                2 |              3 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[251]_i_1__1_n_0                                                                                                                         |                2 |              3 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                       | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/SR[0]                              |                1 |              3 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_bram_ctrl_input_ram_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE//i__n_0                                                                                                                                                         | i_v7_bd/axi_bram_ctrl_input_ram_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/SR[0]                                                                                                                                                                                      |                2 |              3 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_bram_ctrl_reg_file/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE//i__n_0                                                                                                                                                            | i_v7_bd/axi_bram_ctrl_reg_file/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/SR[0]                                                                                                                                                                                         |                2 |              3 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                            |                1 |              3 |
|  dbg_hub/inst/itck_i                                                                                                                                |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                               |                1 |              3 |
|  dbg_hub/inst/itck_i                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[7].rrst_inst/AS[0]                                            |                1 |              3 |
|  dbg_hub/inst/itck_i                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                               |                1 |              3 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                      | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/SR[0]                             |                1 |              3 |
|  dbg_hub/inst/itck_i                                                                                                                                |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                               |                1 |              3 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_bram_ctrl_input_ram_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE//i__n_0                                                                                                                                                         | i_v7_bd/axi_bram_ctrl_input_ram_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/SR[0]                                                                                                                                                                                      |                1 |              3 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                            |                2 |              3 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[7].rrst_inst/AS[0]                                           |                1 |              3 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[7].rrst_inst/AS[0]                                            |                1 |              3 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[7].wrst_inst/AS[0]                                           |                2 |              3 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[7].wrst_inst/AS[0]                                           |                1 |              3 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                            |                1 |              3 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[251]_i_1_n_0                                                                                                                            |                2 |              3 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                    |                2 |              3 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                       | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/gpregsm1.curr_fwft_state_reg[1][0] |                2 |              3 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_bram_ctrl_output_ram_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE//i__n_0                                                                                                                                                        | i_v7_bd/axi_bram_ctrl_output_ram_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/SR[0]                                                                                                                                                                                     |                2 |              3 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                               |                1 |              3 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[7].rrst_inst/AS[0]                                           |                2 |              3 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                            |                2 |              3 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[7].wrst_inst/AS[0]                                            |                1 |              3 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_bram_ctrl_input_ram_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE//i__n_0                                                                                                                                                         | i_v7_bd/axi_bram_ctrl_input_ram_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/SR[0]                                                                                                                                                                                      |                2 |              3 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                2 |              3 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                      | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/SR[0]                             |                1 |              3 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_bram_ctrl_output_ram_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE//i__n_0                                                                                                                                                        | i_v7_bd/axi_bram_ctrl_output_ram_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/SR[0]                                                                                                                                                                                     |                1 |              3 |
|  dbg_hub/inst/itck_i                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                               |                1 |              3 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[251]_i_1__0_n_0                                                                                                                         |                1 |              3 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                               |                1 |              3 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_ila_hls/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                       |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_ila_hls/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                       |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_ila_hls/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                                       |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_ila_hls/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                       |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_ila_hls/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                               |                2 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/fifo_reset                                                                                                                                                                                           |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                    |                2 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                               |                2 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                             |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_ila_hls/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                                       |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_ila_hls/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                       |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_ila_hls/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                       |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                4 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                               |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/clear                                                                                                                                                                             |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                                    |                2 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[240]_i_1__0_n_0                                                                                                                         |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                               | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                          |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_sitozec_U94/Make_LUT_MET_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[27]_i_1_n_0                                                                                         |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[221]_i_1_n_0                                                                                                                            |                3 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                            | i_ila_hls/U0/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                                                                    |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/xadc_wiz_0/U0/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                              | i_v7_bd/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                            |                2 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[179]_i_1_n_0                                                                                                                            |                3 |              4 |
|  dbg_hub/inst/itck_i                                                                                                                                |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                                                                                            |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[229]_i_1_n_0                                                                                                                            |                2 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[229]_i_1__0_n_0                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                                                                                |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                                                                                |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                    |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[221]_i_1__0_n_0                                                                                                                         |                2 |              4 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/next_pat_count                                                                                                                                     | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/reset_in                                                                                                                                                                 |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[179]_i_1__0_n_0                                                                                                                         |                3 |              4 |
|  dbg_hub/inst/itck_i                                                                                                                                |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                                                                |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_ila_hls/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                                       |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_sitozec_U95/Make_LUT_MET_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[27]_i_1_n_0                                                                                         |                2 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_ila_hls/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                       |                1 |              4 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                               |                2 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[240]_i_1__1_n_0                                                                                                                         |                1 |              4 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/fifo_reset                                                                                                                                                                                           |                2 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                4 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[229]_i_1__1_n_0                                                                                                                         |                3 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[221]_i_1__1_n_0                                                                                                                         |                3 |              4 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/SR[0]                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                              |                2 |              4 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                               |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_sitozec_U96/Make_LUT_MET_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[27]_i_1_n_0                                                                                         |                1 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[240]_i_1_n_0                                                                                                                            |                1 |              4 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                              |                2 |              4 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[179]_i_1__1_n_0                                                                                                                         |                2 |              4 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/next_min_value_1                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/reset_in                                                                                                                                                                 |                1 |              5 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_pipeline_reg_pp0_iter111_p_Result_6_i_reg_10109[15]                                                                                                                                                                       |                4 |              5 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/p_Val2_2_reg_10092[61]                                                                                                                                                                                                       |                2 |              5 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_interconnect_0/m02_couplers/m02_regslice/inst/w_pipe/m_valid_i_reg_0                                                                                                                                                                                                   |                2 |              5 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/next_max_value_1                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/reset_in                                                                                                                                                                 |                1 |              5 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/state[0]_i_2__1_n_0                                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/state[0]_i_1__2_n_0                                                                                                                                                               |                2 |              5 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_interconnect_0/m02_couplers/m02_regslice/inst/aw_pipe/p_1_in                                                                                                                                                                                                           |                2 |              5 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.min_value_0[4]_i_1_n_0                                                                                            | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/reset_in                                                                                                                                                                 |                2 |              5 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/ap_pipeline_reg_pp0_iter111_p_Result_6_i_reg_10109[15]                                                                                                                                                                       |                5 |              5 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                        |                4 |              5 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/next_delay_tap                                                                                                                      | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/reset_in                                                                                                                                                                 |                4 |              5 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/next_grp_count                                                                                                                      | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/reset_in                                                                                                                                                                 |                1 |              5 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/next_max_value_0                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/reset_in                                                                                                                                                                 |                2 |              5 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/arch_reg_slice_inst/state[0]_i_2__0_n_0                                                                                                                                   | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/arch_reg_slice_inst/state[0]_i_1__1_n_0                                                                                                                                                              |                2 |              5 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/ap_pipeline_reg_pp0_iter111_p_Result_6_i_reg_10109[15]                                                                                                                                                                       |                3 |              5 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/calib_intr_gen.tx_ch0_data_reg[4]                                                                                                                  |                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/p_Val2_2_reg_10092[61]                                                                                                                                                                                                       |                4 |              5 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/state[0]_i_2_n_0                                                                                                                                      | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/state[0]_i_1__0_n_0                                                                                                                                                              |                3 |              5 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/p_Val2_6_reg_10098[61]                                                                                                                                                                                                       |                3 |              5 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                       | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                         |                2 |              5 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/p_Val2_6_reg_10098[61]                                                                                                                                                                                                       |                4 |              5 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_valid_i_reg_0                                                                                                                                                                                                   |                2 |              5 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/aw_pipe/p_1_in                                                                                                                                                                                                           |                2 |              5 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/p_Val2_2_reg_10092[61]                                                                                                                                                                                                       |                5 |              5 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/p_Val2_6_reg_10098[61]                                                                                                                                                                                                       |                5 |              5 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                      | i_ila_hls/U0/ila_core_inst/u_ila_regs/curr_read_block_reg[0]                                                                                                                                                                                                                       |                1 |              5 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/state[5]_i_1__0_n_0                                                                                                                       | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_out                                                                                                                                                                                                 |                3 |              6 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                               |                1 |              6 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                             |                1 |              6 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                            |                3 |              6 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                            |                2 |              6 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                             |                3 |              6 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | i_v7_bd/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                  |                1 |              6 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                               |                1 |              6 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_ila_hls/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                                              |                1 |              6 |
|  dbg_hub/inst/itck_i                                                                                                                                |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                          |                1 |              6 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_ila_hls/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                              |                1 |              6 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/shift_6_reg_102480                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                               |                3 |              7 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/shift_1_reg_102180                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp_110_3_4_i_i_i_i_reg_16710                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                3 |              7 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp_110_3_4_i_i_i_i_reg_16710                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                3 |              7 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/shift_6_reg_102480                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                      | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                       |                2 |              7 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                    |                2 |              7 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/shift_1_reg_102180                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/shift_1_reg_102180                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp_110_3_4_i_i_i_i_reg_16710                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                3 |              7 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                  | i_ila_hls/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                            |                2 |              7 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                               | i_ila_hls/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                                            |                2 |              7 |
|  dbg_hub/inst/itck_i                                                                                                                                |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                           |                2 |              7 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                                                   |                2 |              7 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_ila_hls/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                              |                2 |              7 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gdiff.diff_pntr_pad_reg[2][0]                                                                            |                2 |              7 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                      | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                       |                2 |              7 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/shift_6_reg_102480                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0][0]                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                |                2 |              8 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/tmp_482_reg_102710                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_482_reg_102710                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_491_reg_102930                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/tmp_491_reg_102930                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/tmp_491_reg_102930                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/tmp_482_reg_102710                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                  |                2 |              8 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gdiff.diff_pntr_pad_reg[2][0]                                                                             |                3 |              8 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U80/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]                                                                                                                           |                2 |              8 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U79/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]                                                                                                                           |                2 |              8 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0_en_clk                                                                                           |                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0_en_clk                                                                                           |                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk                                                                                           |                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  dbg_hub/inst/itck_i                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                |                2 |              8 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/state[7]_i_1_n_0                                                                                                                                   | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/reset_in                                                                                                                                                                 |                3 |              8 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]        | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                             |                3 |              8 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[3][0]        | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                             |                2 |              8 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U81/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]                                                                                                                           |                3 |              8 |
|  dbg_hub/inst/itck_i                                                                                                                                |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                                         |                1 |              8 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[184]_i_1__0_n_0                                                                                                                         |                7 |              9 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[184]_i_1__1_n_0                                                                                                                         |                7 |              9 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[184]_i_1_n_0                                                                                                                            |                6 |              9 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/ap_pipeline_reg_pp0_iter113_tmp_51_i1_reg_10189                                                                                                                                                                              |                3 |              9 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/s_OUTPUT_RAM_addr[9]_i_1_n_0                                                                                                                                                                                                                                   |                3 |              9 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/sync_reset_flop_reg[7]                                                                                                              |                2 |              9 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/ap_pipeline_reg_pp0_iter113_tmp_51_i_reg_10166                                                                                                                                                                               |                4 |              9 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/ap_pipeline_reg_pp0_iter113_tmp_51_i_reg_10166                                                                                                                                                                               |                4 |              9 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/ap_pipeline_reg_pp0_iter113_tmp_51_i1_reg_10189                                                                                                                                                                              |                3 |              9 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_pipeline_reg_pp0_iter113_tmp_51_i_reg_10166                                                                                                                                                                               |                4 |              9 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_pipeline_reg_pp0_iter113_tmp_51_i1_reg_10189                                                                                                                                                                              |                4 |              9 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                  |                3 |              9 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                  |                5 |              9 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/axi_chip2chip_sync_cell_inst/sync_reset_out_reg                                                                                                                               |                2 |              9 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U88/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_UP_DELAY/i_pipe/state_op__0[0]                                                                                                                                       |                4 |             10 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[9][0]                  | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                             |                3 |             10 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U90/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_UP_DELAY/i_pipe/state_op__0[0]                                                                                                                                       |                4 |             10 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U91/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_UP_DELAY/i_pipe/state_op__0[0]                                                                                                                                       |                4 |             10 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U92/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_UP_DELAY/i_pipe/state_op__0[0]                                                                                                                                       |                3 |             10 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U89/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_UP_DELAY/i_pipe/state_op__0[0]                                                                                                                                       |                3 |             10 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U93/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_UP_DELAY/i_pipe/state_op__0[0]                                                                                                                                       |                4 |             10 |
|  dbg_hub/inst/itck_i                                                                                                                                |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                |                2 |             10 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/s_INPUT_RAM_addr[9]_i_1_n_0                                                                                                                                                                                                                                    |                5 |             10 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                       | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                             |                4 |             10 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                             |                4 |             10 |
|  dbg_hub/inst/itck_i                                                                                                                                | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                                         |                3 |             10 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                             |                4 |             10 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/br_fifo_reset                                                                                                                                                                                                 |                5 |             10 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp_102_4_i_i_i_i_ca_2_reg_15391                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                3 |             10 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp_102_4_i_i_i_i_ca_2_reg_15391                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                4 |             10 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                             |                3 |             10 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/br_fifo_reset                                                                                                                                                                                                 |                5 |             10 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_ila_hls/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                                                                                 |                8 |             10 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp_102_4_i_i_i_i_ca_2_reg_15391                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                4 |             10 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_ila_hls/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                 |                2 |             10 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             11 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                 | i_ila_hls/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                   |                2 |             11 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                  | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                    |                2 |             11 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                  | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                          |                2 |             11 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_out                                                                                                                                                                                                 |                7 |             11 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             11 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                4 |             11 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                              |                5 |             11 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                 | i_ila_hls/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                         |                3 |             11 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_ila_hls/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                 |                4 |             11 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[242]_i_1__1_n_0                                                                                                                         |                5 |             12 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[242]_i_1__0_n_0                                                                                                                         |                7 |             12 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                             |                3 |             12 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/next_state                                                                                                                          | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/reset_in                                                                                                                                                                 |                7 |             12 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                |                2 |             12 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[88]_i_1__0_n_0                                                                                                                          |                5 |             12 |
|  dbg_hub/inst/itck_i                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                |                2 |             12 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                             |                3 |             12 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[88]_i_1__1_n_0                                                                                                                          |                8 |             12 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/ap_pipeline_reg_pp0_iter28_tmp_496_reg_1380                                                                                                                       |                                                                                                                                                                                                                                                                                    |                4 |             12 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[242]_i_1_n_0                                                                                                                            |                7 |             12 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/ap_pipeline_reg_pp0_iter28_tmp_496_reg_1380                                                                                                                       |                                                                                                                                                                                                                                                                                    |                4 |             12 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[88]_i_1_n_0                                                                                                                             |               10 |             12 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/ap_pipeline_reg_pp0_iter28_tmp_496_reg_1380                                                                                                                       |                                                                                                                                                                                                                                                                                    |                4 |             12 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[174]_i_1__0_n_0                                                                                                                         |                3 |             13 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                             |                3 |             13 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[174]_i_1_n_0                                                                                                                            |               10 |             13 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[174]_i_1__1_n_0                                                                                                                         |               10 |             13 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                             |                4 |             14 |
|  dbg_hub/inst/itck_i                                                                                                                                | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                  | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                           |                6 |             14 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[244]_i_1_n_0                                                                                                                            |                8 |             15 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_p_hls_fptosi_double_s_fu_2243/isNeg_reg_186                                                                                                                                                                                                                |                6 |             15 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[244]_i_1__0_n_0                                                                                                                         |                6 |             15 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_p_hls_fptosi_double_s_fu_2258/isNeg_reg_186                                                                                                                                                                                                                |               11 |             15 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_p_hls_fptosi_double_s_fu_2253/isNeg_reg_186                                                                                                                                                                                                                |               10 |             15 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_p_hls_fptosi_double_s_fu_2248/isNeg_reg_186                                                                                                                                                                                                                |               10 |             15 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[244]_i_1__1_n_0                                                                                                                         |               10 |             15 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_p_hls_fptosi_double_s_fu_2238/isNeg_reg_186                                                                                                                                                                                                                |                9 |             15 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_p_hls_fptosi_double_s_fu_2233/isNeg_reg_186                                                                                                                                                                                                                |                6 |             15 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_interconnect_0/m02_couplers/m02_regslice/inst/aw_pipe/m_payload_i[16]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             15 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_interconnect_0/m02_couplers/m02_regslice/inst/ar_pipe/m_payload_i[16]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |             15 |
|  dbg_hub/inst/itck_i                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                     |                3 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[7][0]                       | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                             |                4 |             16 |
|  dbg_hub/inst/itck_i                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                     |                3 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg_reg[15][0]                                                                                                                                                                                                         |               12 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                7 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                7 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  dbg_hub/inst/itck_i                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0]                                    |                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  dbg_hub/inst/itck_i                                                                                                                                |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                |                3 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[7][0]                       | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                             |                4 |             16 |
|  dbg_hub/inst/itck_i                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                          |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                7 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/c1_1_reg_10141_reg_n_0_[4]                                                                                                                                                                                                   |               11 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                8 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/c1_1_reg_10141_reg_n_0_[4]                                                                                                                                                                                                   |                7 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/c1_1_reg_10141_reg_n_0_[4]                                                                                                                                                                                                   |               12 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/c1_reg_10119[4]                                                                                                                                                                                                              |                9 |             16 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                       | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                             |                3 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/c1_reg_10119[4]                                                                                                                                                                                                              |                7 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                                                                  |                5 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_ila_hls/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3_reg[0]_0                                                                                                                                                                                  |                7 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/c1_reg_10119[4]                                                                                                                                                                                                              |               10 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                |                4 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                  |                8 |             16 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/calib_intr_gen.tx_ch0_data_reg[4]                                                                                                                  | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ch0_ctrl_inst/calib_intr_gen.tx_ch0_data[19]_i_1_n_0                                                                                                                                            |                2 |             16 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                               |                5 |             17 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/Make_LUT_MET_mul_eOg_U24/Make_LUT_MET_mul_eOg_DSP48_0_U/p_Result_105_3_i_i_reg_15040                                                                              |                                                                                                                                                                                                                                                                                    |                8 |             17 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/p_12_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                7 |             17 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp_104_3_3_i_i_i_i_reg_17110                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             17 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/Make_LUT_MET_mul_eOg_U24/Make_LUT_MET_mul_eOg_DSP48_0_U/p_Result_105_3_i_i_reg_15040                                                                              |                                                                                                                                                                                                                                                                                    |                9 |             17 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp_104_3_3_i_i_i_i_reg_17110                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             17 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/Make_LUT_MET_mul_eOg_U24/Make_LUT_MET_mul_eOg_DSP48_0_U/p_Result_105_3_i_i_reg_15040                                                                              |                                                                                                                                                                                                                                                                                    |                7 |             17 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/p_12_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |               14 |             17 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                 | i_v7_bd/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                            |               13 |             17 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/p_12_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                8 |             17 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp_104_3_3_i_i_i_i_reg_17110                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             17 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                               |                5 |             17 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[8]_0[0]                   | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                              |                7 |             18 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                              |               11 |             18 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/next_ch2_data_out[17]                                                                                                                     | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_out                                                                                                                                                                                                 |                4 |             18 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                               |                4 |             18 |
|  dbg_hub/inst/itck_i                                                                                                                                |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                |                3 |             18 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[8][0]                     | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                              |                5 |             18 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/next_ch2_data_out[31]                                                                                                                     | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_out                                                                                                                                                                                                 |                5 |             18 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/p_10_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |             18 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/p_10_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |             18 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                |                5 |             18 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/p_10_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |             18 |
|  dbg_hub/inst/itck_i                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                               |                3 |             18 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                             |                4 |             20 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[19][0] | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                             |                7 |             20 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]        | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                             |                4 |             20 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                             |                7 |             20 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                  | i_v7_bd/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                     |                6 |             20 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U79/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                                                                               |                6 |             22 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U81/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                                                                               |                9 |             22 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U80/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                                                                               |                7 |             22 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_tx_tdm_inst/next_state                                                                                                                                 | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_out                                                                                                                                                                                                 |                9 |             23 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_sitowdI_U84/Make_LUT_MET_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                                                                |                7 |             23 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/ap_CS_fsm_pp0_stage5                                                                                                                                                                                                                | i_pattern_io_engine/algo_rst_o                                                                                                                                                                                                                                                     |               10 |             23 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_sitowdI_U83/Make_LUT_MET_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                                                                |                7 |             23 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/p_Result_105_2_i_i_reg_14870                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               10 |             23 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_sitowdI_U82/Make_LUT_MET_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                                                                |                7 |             23 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/p_Result_105_2_i_i_reg_14870                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               10 |             23 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/p_Result_105_2_i_i_reg_14870                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               14 |             23 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                              | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                    |                4 |             24 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |             24 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                              | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                    |                4 |             24 |
|  dbg_hub/inst/itck_i                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                  |                                                                                                                                                                                                                                                                                    |                3 |             24 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                               | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                             |                5 |             24 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                     |                5 |             24 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                | i_v7_bd/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                       |                8 |             25 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                6 |             25 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                5 |             25 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                4 |             25 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                5 |             25 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |               14 |             25 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                6 |             25 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                5 |             25 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                                                         |               20 |             25 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                5 |             25 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                5 |             25 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                6 |             25 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                4 |             25 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                5 |             25 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                6 |             25 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                               | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                     |                6 |             27 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                             |                4 |             28 |
|  dbg_hub/inst/itck_i                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                               |                4 |             28 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                             |                5 |             28 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                             |                6 |             28 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                             |                6 |             28 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                               |                6 |             28 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                7 |             30 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                              | i_v7_bd/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                              |               10 |             30 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_sitozec_U95/Make_LUT_MET_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                                                                |                8 |             30 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                8 |             30 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/arch_reg_slice_inst/storage_data1                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                9 |             30 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/storage_data1                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               10 |             30 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                6 |             30 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/storage_data2_reg[33][0]                                                                                                                  |                                                                                                                                                                                                                                                                                    |                8 |             30 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_sitozec_U96/Make_LUT_MET_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                                                                |                8 |             30 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_sitozec_U94/Make_LUT_MET_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                                                                |                8 |             30 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[29][31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               16 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[18][31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               21 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[19][31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               14 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[1][31]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               20 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[20][31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               18 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[21][31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               17 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[22][31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               15 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[23][31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               17 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[24][31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               15 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[25][31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               16 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[26][31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               20 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[27][31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               15 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[28][31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               16 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                                                                    |                4 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[2][31]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               22 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[30][31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               14 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |               10 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[31][31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               16 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[3][31]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               20 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[9][31]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               16 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[8][31]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               18 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[7][31]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               17 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[6][31]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               19 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[5][31]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               16 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[4][31]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               17 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_interconnect_0/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |               12 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[0][31]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               15 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[17][31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               20 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[10][31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               17 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[16][31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               17 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[15][31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               16 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[11][31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               15 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[14][31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               14 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[12][31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               16 |             32 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                                                                    |                4 |             32 |
|  dbg_hub/inst/itck_i                                                                                                                                |                                                                                                                                                                                                                                                         | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                  |               18 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_cfg_reg[13][31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               16 |             32 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                5 |             33 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                               |               13 |             33 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                6 |             33 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                6 |             33 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                7 |             33 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp_188_reg_17520                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               10 |             34 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/p_Result_105_0_i_i_reg_14440                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               10 |             34 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp_188_reg_17520                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               10 |             34 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp_188_reg_17520                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               10 |             34 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/p_Result_105_0_i_i_reg_14440                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               12 |             34 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/p_Result_105_1_i_i_reg_14160                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                8 |             34 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/p_Result_105_1_i_i_reg_14160                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               13 |             34 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                8 |             34 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/p_Result_105_0_i_i_reg_14440                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               17 |             34 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/next_data_stage_sel0                                                                                                                | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/reset_in                                                                                                                                                                 |               23 |             34 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/p_Result_105_1_i_i_reg_14160                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               11 |             34 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               11 |             34 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                9 |             34 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/next_data_stage_sel1                                                                                                                | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/reset_in                                                                                                                                                                 |               23 |             34 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_register_file/s_LED_FP[31]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |               19 |             35 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                9 |             35 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/storage_data2_reg[35][0]                                                                                                                  |                                                                                                                                                                                                                                                                                    |               11 |             36 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                8 |             36 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1                                                                                                                                          |                                                                                                                                                                                                                                                                                    |               10 |             36 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    | i_v7_bd/axi_interconnect_0/m02_couplers/m02_regslice/inst/w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                9 |             36 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                6 |             41 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                6 |             41 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[43][0]                 | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                             |               17 |             44 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_ila_hls/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                   |               13 |             44 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[253]_i_1_n_0                                                                                                                            |               18 |             48 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_Comp_rgn_et_14_fu_2565/ap_CS_fsm_state2                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               12 |             48 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_Comp_rgn_et_fu_2286/ap_CS_fsm_state3                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               12 |             48 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_Comp_rgn_et_fu_2263/ap_CS_fsm_state3                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               12 |             48 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_Comp_rgn_et_14_fu_2533/ap_CS_fsm_state2                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               12 |             48 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_Comp_rgn_et_14_fu_2501/ap_CS_fsm_state2                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               12 |             48 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_Comp_rgn_et_14_fu_2469/ap_CS_fsm_state2                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               12 |             48 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_Comp_rgn_et_14_fu_2437/ap_CS_fsm_state2                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               12 |             48 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_Comp_rgn_et_14_fu_2405/ap_CS_fsm_state2                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               12 |             48 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_Comp_rgn_et_14_fu_2373/ap_CS_fsm_state2                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               12 |             48 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_Comp_rgn_et_14_fu_2309/ap_CS_fsm_state2                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               12 |             48 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[253]_i_1__0_n_0                                                                                                                         |               11 |             48 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_Comp_rgn_et_14_fu_2341/ap_CS_fsm_state2                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               12 |             48 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0[253]_i_1__1_n_0                                                                                                                         |               19 |             48 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                7 |             49 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                9 |             49 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                7 |             49 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                9 |             49 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U89/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_UP_DELAY/i_pipe/state_op[0]                                                                                                                                          |               15 |             51 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U92/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_UP_DELAY/i_pipe/state_op[0]                                                                                                                                          |               13 |             51 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U91/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_UP_DELAY/i_pipe/state_op[0]                                                                                                                                          |               15 |             51 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U90/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_UP_DELAY/i_pipe/state_op[0]                                                                                                                                          |               11 |             51 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U93/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_UP_DELAY/i_pipe/state_op[0]                                                                                                                                          |               19 |             51 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U88/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_UP_DELAY/i_pipe/state_op[0]                                                                                                                                          |               14 |             51 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                     |               12 |             55 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                             |               14 |             56 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                             |               12 |             56 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                    |               14 |             57 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                    |               15 |             57 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                             |               16 |             58 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                             |               15 |             58 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                     |               15 |             64 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_Comp_rgn_et_fu_2286/ap_CS_fsm_state2                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               16 |             64 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_Comp_rgn_et_fu_2263/ap_CS_fsm_state2                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               16 |             64 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                              |               14 |             65 |
|  dbg_hub/inst/itck_i                                                                                                                                |                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               25 |             66 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                    |               28 |             72 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp_4_reg_17750                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               20 |             76 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp_4_reg_17750                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               20 |             76 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp_4_reg_17750                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               20 |             76 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/reg_28135                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |               44 |             90 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/tmp_115_3_reg_40940                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               46 |             90 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/algo_rst_o                                                                                                                                                                                                                                                     |               41 |             90 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/tmp_115_6_reg_41090                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               48 |             90 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/tmp_115_10_reg_41340                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               49 |             90 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/tmp_115_11_reg_41390                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               45 |             90 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/reg_28130                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |               30 |             93 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/ap_CS_fsm_pp0_stage4                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               22 |             96 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/ap_CS_fsm_pp0_stage1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               14 |             96 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/ap_CS_fsm_pp0_stage3                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               28 |             96 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/ap_enable_reg_pp0_iter0_preg0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |               23 |             96 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/reg_2828[63]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               33 |             96 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               29 |            100 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |               26 |            100 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         | i_v7_bd/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                            |               36 |            115 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/tmp_113_6_reg_42950                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               69 |            126 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_fu_2780_p017_out                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               66 |            126 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/tmp_113_10_reg_43250                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               63 |            126 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/tmp_113_11_reg_43310                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               61 |            126 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/tmp_113_3_reg_42770                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               66 |            126 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/ap_reg_grp_Comp_rgn_et_14_fu_2309_ap_start0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               48 |            144 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_pipeline_reg_pp0_iter109_tmp_reg_7259                                                                                                                                                                                     |               64 |            153 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/ap_pipeline_reg_pp0_iter109_tmp_reg_7259                                                                                                                                                                                     |               80 |            153 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/ap_pipeline_reg_pp0_iter109_tmp_reg_7259                                                                                                                                                                                     |               56 |            153 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/tmp_475_reg_100820                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               40 |            154 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/tmp_475_reg_100820                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               40 |            154 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_475_reg_100820                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               40 |            154 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_Comp_rgn_et_14_fu_2309/ap_port_reg_p_read0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               31 |            160 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_Comp_rgn_et_14_fu_2533/ap_port_reg_p_read0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               28 |            160 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_Comp_rgn_et_14_fu_2341/ap_port_reg_p_read0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               29 |            160 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_Comp_rgn_et_14_fu_2501/ap_port_reg_p_read0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               33 |            160 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_Comp_rgn_et_14_fu_2565/ap_port_reg_p_read0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               30 |            160 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_Comp_rgn_et_14_fu_2373/ap_port_reg_p_read0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               31 |            160 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_Comp_rgn_et_14_fu_2469/ap_port_reg_p_read0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               36 |            160 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_Comp_rgn_et_14_fu_2437/ap_port_reg_p_read0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               32 |            160 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_Comp_rgn_et_14_fu_2405/ap_port_reg_p_read0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |               31 |            160 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/MET_1_ap_vld                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |               64 |            192 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               28 |            209 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               29 |            209 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               28 |            209 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               28 |            209 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_ila_hls/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               28 |            209 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               28 |            209 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/reset_in                                                                                                                                                                 |               87 |            217 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/ap_ready                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               99 |            234 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_Comp_rgn_et_fu_2286/ap_port_reg_arr_i_0_read0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               42 |            256 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_Comp_rgn_et_fu_2263/ap_port_reg_arr_i_0_read0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               47 |            256 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |               83 |            261 |
|  i_v7_bd/clk_wiz_0/inst/clk_out3                                                                                                                    |                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |              113 |            285 |
|  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |              114 |            344 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_ila_hls/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                                 |               77 |            374 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/c_out_15_reg_45170                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |              171 |            378 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/c_out_3_reg_43970                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |              168 |            378 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/c_out_6_reg_44270                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |              175 |            378 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U92/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |              175 |            378 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/c_out_10_reg_44670                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |              168 |            378 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/ap_CS_fsm_pp0_stage2                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |              102 |            384 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/ap_CS_fsm_pp0_stage5                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |              109 |            384 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/reg_28430                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |              148 |            384 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         | i_pattern_io_engine/i_ila_pattern_engine/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                  |              119 |            461 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_Make_lut_met_0/U0/c_out_1_reg_43590                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |              232 |            504 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/s_INPUT_link_arr[66][191]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |              182 |            672 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/s_INPUT_link_arr[66][159]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |              205 |            672 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/s_INPUT_link_arr[66][127]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |              192 |            672 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/s_INPUT_link_arr[66][95]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |              184 |            704 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/s_INPUT_link_arr[66][63]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |              202 |            704 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/gen_input_link_assign[1].s_INPUT_link_arr[1][31]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |              209 |            704 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    | i_pattern_io_engine/gen_input_link_assign[66].INPUT_link_arr_o[66][191]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |              922 |           4320 |
|  i_v7_bd/clk_wiz_0/inst/clk_out4                                                                                                                    |                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |            18920 |          72379 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    23 |
| 2      |                    12 |
| 3      |                    37 |
| 4      |                    73 |
| 5      |                    26 |
| 6      |                    11 |
| 7      |                    19 |
| 8      |                    20 |
| 9      |                    14 |
| 10     |                    21 |
| 11     |                    11 |
| 12     |                    14 |
| 13     |                     4 |
| 14     |                     2 |
| 15     |                    11 |
| 16+    |                   312 |
+--------+-----------------------+


