
SOCRATE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000293c  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08002b00  08002b00  00012b00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002bd0  08002bd0  00020094  2**0
                  CONTENTS
  4 .ARM          00000000  08002bd0  08002bd0  00020094  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002bd0  08002bd0  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08002bd0  08002bd0  00012bd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08002bd8  08002bd8  00012bd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  08002be0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000bc  20000094  08002c74  00020094  2**2
                  ALLOC
 10 ._user_heap_stack 00000400  20000150  08002c74  00020150  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c668  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022ab  00000000  00000000  0002c72c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000004a8  00000000  00000000  0002e9d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000400  00000000  00000000  0002ee80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000063ea  00000000  00000000  0002f280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007353  00000000  00000000  0003566a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007e9bb  00000000  00000000  0003c9bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000bb378  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028fc  00000000  00000000  000bb3cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000094 	.word	0x20000094
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08002ae8 	.word	0x08002ae8

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000098 	.word	0x20000098
 8000200:	08002ae8 	.word	0x08002ae8

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr

08000214 <_ZN15Adc1Stm32f446reC1Eh>:
 * @name   -> Adc1Stm32f446re
 * @brief  -> Constructeur de la classe
 * @param  -> noAxe: numéro de l'axe à auxquel l'adc sera associer
 * @return -> none
 */
Adc1Stm32f446re::Adc1Stm32f446re(uint8_t noAxe)
 8000214:	b580      	push	{r7, lr}
 8000216:	b082      	sub	sp, #8
 8000218:	af00      	add	r7, sp, #0
 800021a:	6078      	str	r0, [r7, #4]
 800021c:	460b      	mov	r3, r1
 800021e:	70fb      	strb	r3, [r7, #3]
 8000220:	4a56      	ldr	r2, [pc, #344]	; (800037c <_ZN15Adc1Stm32f446reC1Eh+0x168>)
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	601a      	str	r2, [r3, #0]
{
	this->noAxe = noAxe;
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	78fa      	ldrb	r2, [r7, #3]
 800022a:	711a      	strb	r2, [r3, #4]
	nbsTotalConversionADC = 1;
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	2201      	movs	r2, #1
 8000230:	715a      	strb	r2, [r3, #5]

	//Config ADC axe 0	(Épaule)
		configFonctionnementADC[0][0] = 'A';               			//GPIO à activer
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	2241      	movs	r2, #65	; 0x41
 8000236:	609a      	str	r2, [r3, #8]
		configFonctionnementADC[0][1] = GPIO_MODER_MODER2; 			//no de la pin MODER à activer en mode analogique
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	2230      	movs	r2, #48	; 0x30
 800023c:	60da      	str	r2, [r3, #12]
		configFonctionnementADC[0][2] = 1;                 			//no de l'ADC à activer
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	2201      	movs	r2, #1
 8000242:	611a      	str	r2, [r3, #16]
		configFonctionnementADC[0][3] = 2;							//no du channel à activer
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	2202      	movs	r2, #2
 8000248:	615a      	str	r2, [r3, #20]
		configFonctionnementADC[0][4] = 1;							//position dans la chaine de conversion
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	2201      	movs	r2, #1
 800024e:	619a      	str	r2, [r3, #24]
		configFonctionnementADC[0][5] = 8;							//nbs de bit de Résolution
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	2208      	movs	r2, #8
 8000254:	61da      	str	r2, [r3, #28]
		configFonctionnementADC[0][6] = CHANNEL_SAMPLING_TIME_84;	//Channel sampling time
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	2204      	movs	r2, #4
 800025a:	621a      	str	r2, [r3, #32]

		//Config ADC axe 1 (Coude)
		configFonctionnementADC[1][0] = 'A';               			//GPIO à activer
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	2241      	movs	r2, #65	; 0x41
 8000260:	625a      	str	r2, [r3, #36]	; 0x24
		configFonctionnementADC[1][1] = GPIO_MODER_MODER0; 			//no de la pin MODER à activer en mode analogique
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	2203      	movs	r2, #3
 8000266:	629a      	str	r2, [r3, #40]	; 0x28
		configFonctionnementADC[1][2] = 1;                 			//no de l'ADC à activer
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	2201      	movs	r2, #1
 800026c:	62da      	str	r2, [r3, #44]	; 0x2c
		configFonctionnementADC[1][3] = 0;							//no du channel à activer
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	2200      	movs	r2, #0
 8000272:	631a      	str	r2, [r3, #48]	; 0x30
		configFonctionnementADC[1][4] = 1;							//position dans la chaine de conversion
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	2201      	movs	r2, #1
 8000278:	635a      	str	r2, [r3, #52]	; 0x34
		configFonctionnementADC[1][5] = 8;							//nbs de bit de Résolution
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	2208      	movs	r2, #8
 800027e:	639a      	str	r2, [r3, #56]	; 0x38
		configFonctionnementADC[1][6] = CHANNEL_SAMPLING_TIME_84;	//Channel sampling time
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	2204      	movs	r2, #4
 8000284:	63da      	str	r2, [r3, #60]	; 0x3c

		//Config ADC axe 2 (Pince)
		configFonctionnementADC[2][0] = 'A';               			//GPIO à activer
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	2241      	movs	r2, #65	; 0x41
 800028a:	641a      	str	r2, [r3, #64]	; 0x40
		configFonctionnementADC[2][1] = GPIO_MODER_MODER1; 			//no de la pin MODER à activer en mode analogique
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	220c      	movs	r2, #12
 8000290:	645a      	str	r2, [r3, #68]	; 0x44
		configFonctionnementADC[2][2] = 1;                 			//no de l'ADC à activer
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	2201      	movs	r2, #1
 8000296:	649a      	str	r2, [r3, #72]	; 0x48
		configFonctionnementADC[2][3] = 1;							//no du channel à activer
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	2201      	movs	r2, #1
 800029c:	64da      	str	r2, [r3, #76]	; 0x4c
		configFonctionnementADC[2][4] = 1;							//position dans la chaine de conversion
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	2201      	movs	r2, #1
 80002a2:	651a      	str	r2, [r3, #80]	; 0x50
		configFonctionnementADC[2][5] = 8;							//nbs de bit de Résolution
 80002a4:	687b      	ldr	r3, [r7, #4]
 80002a6:	2208      	movs	r2, #8
 80002a8:	655a      	str	r2, [r3, #84]	; 0x54
		configFonctionnementADC[2][6] = CHANNEL_SAMPLING_TIME_84;	//Channel sampling time
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	2204      	movs	r2, #4
 80002ae:	659a      	str	r2, [r3, #88]	; 0x58

		//Config potentiometre épaule
		configFonctionnementADC[3][0] = 'A';               			//GPIO à activer
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	2241      	movs	r2, #65	; 0x41
 80002b4:	65da      	str	r2, [r3, #92]	; 0x5c
		configFonctionnementADC[3][1] = GPIO_MODER_MODER5; 			//no de la pin MODER à activer en mode analogique
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 80002bc:	661a      	str	r2, [r3, #96]	; 0x60
		configFonctionnementADC[3][2] = 1;                 			//no de l'ADC à activer
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	2201      	movs	r2, #1
 80002c2:	665a      	str	r2, [r3, #100]	; 0x64
		configFonctionnementADC[3][3] = 5;							//no du channel à activer
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	2205      	movs	r2, #5
 80002c8:	669a      	str	r2, [r3, #104]	; 0x68
		configFonctionnementADC[3][4] = 1;							//position dans la chaine de conversion
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	2201      	movs	r2, #1
 80002ce:	66da      	str	r2, [r3, #108]	; 0x6c
		configFonctionnementADC[3][5] = 8;							//nbs de bit de Résolution
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	2208      	movs	r2, #8
 80002d4:	671a      	str	r2, [r3, #112]	; 0x70
		configFonctionnementADC[3][6] = CHANNEL_SAMPLING_TIME_84;	//Channel sampling time
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	2204      	movs	r2, #4
 80002da:	675a      	str	r2, [r3, #116]	; 0x74

		//Config potentiometre coude
		configFonctionnementADC[4][0] = 'A';               			//GPIO à activer
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	2241      	movs	r2, #65	; 0x41
 80002e0:	679a      	str	r2, [r3, #120]	; 0x78
		configFonctionnementADC[4][1] = GPIO_MODER_MODER4; 			//no de la pin MODER à activer en mode analogique
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	f44f 7240 	mov.w	r2, #768	; 0x300
 80002e8:	67da      	str	r2, [r3, #124]	; 0x7c
		configFonctionnementADC[4][2] = 1;                 			//no de l'ADC à activer
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	2201      	movs	r2, #1
 80002ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		configFonctionnementADC[4][3] = 4;							//no du channel à activer
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	2204      	movs	r2, #4
 80002f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		configFonctionnementADC[4][4] = 1;							//position dans la chaine de conversion
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	2201      	movs	r2, #1
 80002fe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
		configFonctionnementADC[4][5] = 8;							//nbs de bit de Résolution
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	2208      	movs	r2, #8
 8000306:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
		configFonctionnementADC[4][6] = CHANNEL_SAMPLING_TIME_84;	//Channel sampling time
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	2204      	movs	r2, #4
 800030e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90


		//Config potentiometre pince
		configFonctionnementADC[5][0] = 'A';               			//GPIO à activer
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	2241      	movs	r2, #65	; 0x41
 8000316:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
		configFonctionnementADC[5][1] = GPIO_MODER_MODER6; 			//no de la pin MODER à activer en mode analogique
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8000320:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		configFonctionnementADC[5][2] = 1;                 			//no de l'ADC à activer
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	2201      	movs	r2, #1
 8000328:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		configFonctionnementADC[5][3] = 6;							//no du channel à activer
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	2206      	movs	r2, #6
 8000330:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		configFonctionnementADC[5][4] = 1;							//position dans la chaine de conversion
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	2201      	movs	r2, #1
 8000338:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		configFonctionnementADC[5][5] = 8;							//nbs de bit de Résolution
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	2208      	movs	r2, #8
 8000340:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
		configFonctionnementADC[5][6] = CHANNEL_SAMPLING_TIME_84;	//Channel sampling time
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	2204      	movs	r2, #4
 8000348:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac

	innitADC();
 800034c:	6878      	ldr	r0, [r7, #4]
 800034e:	f000 f819 	bl	8000384 <_ZN15Adc1Stm32f446re8innitADCEv>
	enableADC();
 8000352:	6878      	ldr	r0, [r7, #4]
 8000354:	f000 fa90 	bl	8000878 <_ZN15Adc1Stm32f446re9enableADCEv>
	ADC1->SR &= ~ADC_SR_EOC;
 8000358:	4b09      	ldr	r3, [pc, #36]	; (8000380 <_ZN15Adc1Stm32f446reC1Eh+0x16c>)
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	4a08      	ldr	r2, [pc, #32]	; (8000380 <_ZN15Adc1Stm32f446reC1Eh+0x16c>)
 800035e:	f023 0302 	bic.w	r3, r3, #2
 8000362:	6013      	str	r3, [r2, #0]
	ADC1->SR &= ~ADC_SR_OVR;
 8000364:	4b06      	ldr	r3, [pc, #24]	; (8000380 <_ZN15Adc1Stm32f446reC1Eh+0x16c>)
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	4a05      	ldr	r2, [pc, #20]	; (8000380 <_ZN15Adc1Stm32f446reC1Eh+0x16c>)
 800036a:	f023 0320 	bic.w	r3, r3, #32
 800036e:	6013      	str	r3, [r2, #0]

}
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	4618      	mov	r0, r3
 8000374:	3708      	adds	r7, #8
 8000376:	46bd      	mov	sp, r7
 8000378:	bd80      	pop	{r7, pc}
 800037a:	bf00      	nop
 800037c:	08002b08 	.word	0x08002b08
 8000380:	40012000 	.word	0x40012000

08000384 <_ZN15Adc1Stm32f446re8innitADCEv>:
 * @brief  -> Initialise tout les registre necessaire aux fonctionnement de l'ADC
 * @param  -> none
 * @return -> none
 */
void Adc1Stm32f446re::innitADC()
{
 8000384:	b580      	push	{r7, lr}
 8000386:	b082      	sub	sp, #8
 8000388:	af00      	add	r7, sp, #0
 800038a:	6078      	str	r0, [r7, #4]

	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;					//Act de la clock sur l'adc
 800038c:	4b4e      	ldr	r3, [pc, #312]	; (80004c8 <_ZN15Adc1Stm32f446re8innitADCEv+0x144>)
 800038e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000390:	4a4d      	ldr	r2, [pc, #308]	; (80004c8 <_ZN15Adc1Stm32f446re8innitADCEv+0x144>)
 8000392:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000396:	6453      	str	r3, [r2, #68]	; 0x44
	setGPIO();											//seeting du GPIO demander
 8000398:	6878      	ldr	r0, [r7, #4]
 800039a:	f000 f89b 	bl	80004d4 <_ZN15Adc1Stm32f446re7setGPIOEv>


	ADC->CCR |= ADC_CCR_ADCPRE_0;						//Set prescaler clock ADC
 800039e:	4b4b      	ldr	r3, [pc, #300]	; (80004cc <_ZN15Adc1Stm32f446re8innitADCEv+0x148>)
 80003a0:	685b      	ldr	r3, [r3, #4]
 80003a2:	4a4a      	ldr	r2, [pc, #296]	; (80004cc <_ZN15Adc1Stm32f446re8innitADCEv+0x148>)
 80003a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80003a8:	6053      	str	r3, [r2, #4]
	ADC1->CR1 |= ADC_CR1_SCAN;							//Scan mode
 80003aa:	4b49      	ldr	r3, [pc, #292]	; (80004d0 <_ZN15Adc1Stm32f446re8innitADCEv+0x14c>)
 80003ac:	685b      	ldr	r3, [r3, #4]
 80003ae:	4a48      	ldr	r2, [pc, #288]	; (80004d0 <_ZN15Adc1Stm32f446re8innitADCEv+0x14c>)
 80003b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80003b4:	6053      	str	r3, [r2, #4]

	setResolution(configFonctionnementADC[noAxe][5]);	// Bit Résolution
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	791b      	ldrb	r3, [r3, #4]
 80003ba:	6879      	ldr	r1, [r7, #4]
 80003bc:	1c5a      	adds	r2, r3, #1
 80003be:	4613      	mov	r3, r2
 80003c0:	00db      	lsls	r3, r3, #3
 80003c2:	1a9b      	subs	r3, r3, r2
 80003c4:	009b      	lsls	r3, r3, #2
 80003c6:	440b      	add	r3, r1
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	b2db      	uxtb	r3, r3
 80003cc:	4619      	mov	r1, r3
 80003ce:	6878      	ldr	r0, [r7, #4]
 80003d0:	f000 f908 	bl	80005e4 <_ZN15Adc1Stm32f446re13setResolutionEh>

	//	ADC1->CR2 |= ADC_CR2_CONT;	 						//Mode conversion continue
	ADC1->CR2 &= ~(ADC_CR2_CONT);						//Mode single
 80003d4:	4b3e      	ldr	r3, [pc, #248]	; (80004d0 <_ZN15Adc1Stm32f446re8innitADCEv+0x14c>)
 80003d6:	689b      	ldr	r3, [r3, #8]
 80003d8:	4a3d      	ldr	r2, [pc, #244]	; (80004d0 <_ZN15Adc1Stm32f446re8innitADCEv+0x14c>)
 80003da:	f023 0302 	bic.w	r3, r3, #2
 80003de:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ADC_CR2_EOCS;							// Flag EOC après chaque conversion
 80003e0:	4b3b      	ldr	r3, [pc, #236]	; (80004d0 <_ZN15Adc1Stm32f446re8innitADCEv+0x14c>)
 80003e2:	689b      	ldr	r3, [r3, #8]
 80003e4:	4a3a      	ldr	r2, [pc, #232]	; (80004d0 <_ZN15Adc1Stm32f446re8innitADCEv+0x14c>)
 80003e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80003ea:	6093      	str	r3, [r2, #8]

	ADC1->CR2 &= ~ADC_CR2_ALIGN; 						//Alignement registre à droite
 80003ec:	4b38      	ldr	r3, [pc, #224]	; (80004d0 <_ZN15Adc1Stm32f446re8innitADCEv+0x14c>)
 80003ee:	689b      	ldr	r3, [r3, #8]
 80003f0:	4a37      	ldr	r2, [pc, #220]	; (80004d0 <_ZN15Adc1Stm32f446re8innitADCEv+0x14c>)
 80003f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80003f6:	6093      	str	r3, [r2, #8]

	setADCConversionNbsCycle(); //sampling time par cycle
 80003f8:	6878      	ldr	r0, [r7, #4]
 80003fa:	f000 f9b9 	bl	8000770 <_ZN15Adc1Stm32f446re24setADCConversionNbsCycleEv>

	ADC1->SQR1 &= ~(0b1111 << 20); 	// remise à zéro  du nbs de conversion
 80003fe:	4b34      	ldr	r3, [pc, #208]	; (80004d0 <_ZN15Adc1Stm32f446re8innitADCEv+0x14c>)
 8000400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000402:	4a33      	ldr	r2, [pc, #204]	; (80004d0 <_ZN15Adc1Stm32f446re8innitADCEv+0x14c>)
 8000404:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000408:	62d3      	str	r3, [r2, #44]	; 0x2c
	ADC1->SQR1 |= 0 << 20;			//nbs total de conversion
 800040a:	4b31      	ldr	r3, [pc, #196]	; (80004d0 <_ZN15Adc1Stm32f446re8innitADCEv+0x14c>)
 800040c:	4a30      	ldr	r2, [pc, #192]	; (80004d0 <_ZN15Adc1Stm32f446re8innitADCEv+0x14c>)
 800040e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000410:	62d3      	str	r3, [r2, #44]	; 0x2c

	//
	ADC->CCR |= ADC_CCR_ADCPRE_0;						//Set prescaler clock ADC
 8000412:	4b2e      	ldr	r3, [pc, #184]	; (80004cc <_ZN15Adc1Stm32f446re8innitADCEv+0x148>)
 8000414:	685b      	ldr	r3, [r3, #4]
 8000416:	4a2d      	ldr	r2, [pc, #180]	; (80004cc <_ZN15Adc1Stm32f446re8innitADCEv+0x148>)
 8000418:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800041c:	6053      	str	r3, [r2, #4]
	ADC1->CR1 |= ADC_CR1_SCAN;							//Scan mode
 800041e:	4b2c      	ldr	r3, [pc, #176]	; (80004d0 <_ZN15Adc1Stm32f446re8innitADCEv+0x14c>)
 8000420:	685b      	ldr	r3, [r3, #4]
 8000422:	4a2b      	ldr	r2, [pc, #172]	; (80004d0 <_ZN15Adc1Stm32f446re8innitADCEv+0x14c>)
 8000424:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000428:	6053      	str	r3, [r2, #4]
	//
	setResolution(configFonctionnementADC[noAxe][5]);	// Bit Résolution
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	791b      	ldrb	r3, [r3, #4]
 800042e:	6879      	ldr	r1, [r7, #4]
 8000430:	1c5a      	adds	r2, r3, #1
 8000432:	4613      	mov	r3, r2
 8000434:	00db      	lsls	r3, r3, #3
 8000436:	1a9b      	subs	r3, r3, r2
 8000438:	009b      	lsls	r3, r3, #2
 800043a:	440b      	add	r3, r1
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	b2db      	uxtb	r3, r3
 8000440:	4619      	mov	r1, r3
 8000442:	6878      	ldr	r0, [r7, #4]
 8000444:	f000 f8ce 	bl	80005e4 <_ZN15Adc1Stm32f446re13setResolutionEh>
	//
	//	ADC1->CR2 |= ADC_CR2_CONT;	 						//Mode conversion continue
	ADC1->CR2 &= ~(ADC_CR2_CONT);						//Mode single
 8000448:	4b21      	ldr	r3, [pc, #132]	; (80004d0 <_ZN15Adc1Stm32f446re8innitADCEv+0x14c>)
 800044a:	689b      	ldr	r3, [r3, #8]
 800044c:	4a20      	ldr	r2, [pc, #128]	; (80004d0 <_ZN15Adc1Stm32f446re8innitADCEv+0x14c>)
 800044e:	f023 0302 	bic.w	r3, r3, #2
 8000452:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ADC_CR2_EOCS;							// Flag EOC après chaque conversion
 8000454:	4b1e      	ldr	r3, [pc, #120]	; (80004d0 <_ZN15Adc1Stm32f446re8innitADCEv+0x14c>)
 8000456:	689b      	ldr	r3, [r3, #8]
 8000458:	4a1d      	ldr	r2, [pc, #116]	; (80004d0 <_ZN15Adc1Stm32f446re8innitADCEv+0x14c>)
 800045a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800045e:	6093      	str	r3, [r2, #8]
	//
	ADC1->CR2 &= ~ADC_CR2_ALIGN; 						//Alignement registre à droite
 8000460:	4b1b      	ldr	r3, [pc, #108]	; (80004d0 <_ZN15Adc1Stm32f446re8innitADCEv+0x14c>)
 8000462:	689b      	ldr	r3, [r3, #8]
 8000464:	4a1a      	ldr	r2, [pc, #104]	; (80004d0 <_ZN15Adc1Stm32f446re8innitADCEv+0x14c>)
 8000466:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800046a:	6093      	str	r3, [r2, #8]
	//
	setADCConversionNbsCycle(); //sampling time par cycle
 800046c:	6878      	ldr	r0, [r7, #4]
 800046e:	f000 f97f 	bl	8000770 <_ZN15Adc1Stm32f446re24setADCConversionNbsCycleEv>
	//
	ADC1->SQR1 &= ~(0b1111 << 20); 	// remise à zéro  du nbs de conversion
 8000472:	4b17      	ldr	r3, [pc, #92]	; (80004d0 <_ZN15Adc1Stm32f446re8innitADCEv+0x14c>)
 8000474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000476:	4a16      	ldr	r2, [pc, #88]	; (80004d0 <_ZN15Adc1Stm32f446re8innitADCEv+0x14c>)
 8000478:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800047c:	62d3      	str	r3, [r2, #44]	; 0x2c
	ADC1->SQR1 |= 4 << 20;			//nbs total de conversion
 800047e:	4b14      	ldr	r3, [pc, #80]	; (80004d0 <_ZN15Adc1Stm32f446re8innitADCEv+0x14c>)
 8000480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000482:	4a13      	ldr	r2, [pc, #76]	; (80004d0 <_ZN15Adc1Stm32f446re8innitADCEv+0x14c>)
 8000484:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000488:	62d3      	str	r3, [r2, #44]	; 0x2c

	setChannelPositioningQueue(configFonctionnementADC[noAxe][3],configFonctionnementADC[noAxe][4]);
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	791b      	ldrb	r3, [r3, #4]
 800048e:	4619      	mov	r1, r3
 8000490:	687a      	ldr	r2, [r7, #4]
 8000492:	460b      	mov	r3, r1
 8000494:	00db      	lsls	r3, r3, #3
 8000496:	1a5b      	subs	r3, r3, r1
 8000498:	009b      	lsls	r3, r3, #2
 800049a:	4413      	add	r3, r2
 800049c:	3314      	adds	r3, #20
 800049e:	6819      	ldr	r1, [r3, #0]
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	791b      	ldrb	r3, [r3, #4]
 80004a4:	4618      	mov	r0, r3
 80004a6:	687a      	ldr	r2, [r7, #4]
 80004a8:	4603      	mov	r3, r0
 80004aa:	00db      	lsls	r3, r3, #3
 80004ac:	1a1b      	subs	r3, r3, r0
 80004ae:	009b      	lsls	r3, r3, #2
 80004b0:	4413      	add	r3, r2
 80004b2:	3318      	adds	r3, #24
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	461a      	mov	r2, r3
 80004b8:	6878      	ldr	r0, [r7, #4]
 80004ba:	f000 f8eb 	bl	8000694 <_ZN15Adc1Stm32f446re26setChannelPositioningQueueEmm>

}
 80004be:	bf00      	nop
 80004c0:	3708      	adds	r7, #8
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bd80      	pop	{r7, pc}
 80004c6:	bf00      	nop
 80004c8:	40023800 	.word	0x40023800
 80004cc:	40012300 	.word	0x40012300
 80004d0:	40012000 	.word	0x40012000

080004d4 <_ZN15Adc1Stm32f446re7setGPIOEv>:
 * @brief  -> Initialise la clock sur le GPIO voulue et la met en analog la pin associer au channel de l'adc voulue
 * @param  -> none
 * @return -> none
 */
void Adc1Stm32f446re::setGPIO()
{
 80004d4:	b480      	push	{r7}
 80004d6:	b083      	sub	sp, #12
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]
	if (configFonctionnementADC[noAxe][0] == 'A' )
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	791b      	ldrb	r3, [r3, #4]
 80004e0:	4619      	mov	r1, r3
 80004e2:	687a      	ldr	r2, [r7, #4]
 80004e4:	460b      	mov	r3, r1
 80004e6:	00db      	lsls	r3, r3, #3
 80004e8:	1a5b      	subs	r3, r3, r1
 80004ea:	009b      	lsls	r3, r3, #2
 80004ec:	4413      	add	r3, r2
 80004ee:	3308      	adds	r3, #8
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	2b41      	cmp	r3, #65	; 0x41
 80004f4:	d121      	bne.n	800053a <_ZN15Adc1Stm32f446re7setGPIOEv+0x66>
	{
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOAEN); //activation de la clock sur GPIOA
 80004f6:	4b37      	ldr	r3, [pc, #220]	; (80005d4 <_ZN15Adc1Stm32f446re7setGPIOEv+0x100>)
 80004f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004fa:	4a36      	ldr	r2, [pc, #216]	; (80005d4 <_ZN15Adc1Stm32f446re7setGPIOEv+0x100>)
 80004fc:	f043 0301 	orr.w	r3, r3, #1
 8000500:	6313      	str	r3, [r2, #48]	; 0x30
		GPIOA->MODER |= configFonctionnementADC[noAxe][1]; //mise en mode analog de la pin voulu
 8000502:	4b35      	ldr	r3, [pc, #212]	; (80005d8 <_ZN15Adc1Stm32f446re7setGPIOEv+0x104>)
 8000504:	681a      	ldr	r2, [r3, #0]
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	791b      	ldrb	r3, [r3, #4]
 800050a:	4618      	mov	r0, r3
 800050c:	6879      	ldr	r1, [r7, #4]
 800050e:	4603      	mov	r3, r0
 8000510:	00db      	lsls	r3, r3, #3
 8000512:	1a1b      	subs	r3, r3, r0
 8000514:	009b      	lsls	r3, r3, #2
 8000516:	440b      	add	r3, r1
 8000518:	330c      	adds	r3, #12
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	492e      	ldr	r1, [pc, #184]	; (80005d8 <_ZN15Adc1Stm32f446re7setGPIOEv+0x104>)
 800051e:	4313      	orrs	r3, r2
 8000520:	600b      	str	r3, [r1, #0]
		GPIOA->PUPDR &= ~GPIO_PUPDR_PUPDR0 << (configFonctionnementADC[0][3] * 2);
 8000522:	4b2d      	ldr	r3, [pc, #180]	; (80005d8 <_ZN15Adc1Stm32f446re7setGPIOEv+0x104>)
 8000524:	68da      	ldr	r2, [r3, #12]
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	695b      	ldr	r3, [r3, #20]
 800052a:	005b      	lsls	r3, r3, #1
 800052c:	f06f 0103 	mvn.w	r1, #3
 8000530:	fa01 f303 	lsl.w	r3, r1, r3
 8000534:	4928      	ldr	r1, [pc, #160]	; (80005d8 <_ZN15Adc1Stm32f446re7setGPIOEv+0x104>)
 8000536:	4013      	ands	r3, r2
 8000538:	60cb      	str	r3, [r1, #12]
	}

	if (configFonctionnementADC[noAxe][0] == ('B' || 'b'))
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	791b      	ldrb	r3, [r3, #4]
 800053e:	4619      	mov	r1, r3
 8000540:	687a      	ldr	r2, [r7, #4]
 8000542:	460b      	mov	r3, r1
 8000544:	00db      	lsls	r3, r3, #3
 8000546:	1a5b      	subs	r3, r3, r1
 8000548:	009b      	lsls	r3, r3, #2
 800054a:	4413      	add	r3, r2
 800054c:	3308      	adds	r3, #8
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	2b01      	cmp	r3, #1
 8000552:	d116      	bne.n	8000582 <_ZN15Adc1Stm32f446re7setGPIOEv+0xae>
	{
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOBEN); //activation de la clock sur GPIOB
 8000554:	4b1f      	ldr	r3, [pc, #124]	; (80005d4 <_ZN15Adc1Stm32f446re7setGPIOEv+0x100>)
 8000556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000558:	4a1e      	ldr	r2, [pc, #120]	; (80005d4 <_ZN15Adc1Stm32f446re7setGPIOEv+0x100>)
 800055a:	f043 0302 	orr.w	r3, r3, #2
 800055e:	6313      	str	r3, [r2, #48]	; 0x30
		GPIOB->MODER |= configFonctionnementADC[noAxe][1];//mise en mode analog de la pin voulu
 8000560:	4b1e      	ldr	r3, [pc, #120]	; (80005dc <_ZN15Adc1Stm32f446re7setGPIOEv+0x108>)
 8000562:	681a      	ldr	r2, [r3, #0]
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	791b      	ldrb	r3, [r3, #4]
 8000568:	4618      	mov	r0, r3
 800056a:	6879      	ldr	r1, [r7, #4]
 800056c:	4603      	mov	r3, r0
 800056e:	00db      	lsls	r3, r3, #3
 8000570:	1a1b      	subs	r3, r3, r0
 8000572:	009b      	lsls	r3, r3, #2
 8000574:	440b      	add	r3, r1
 8000576:	330c      	adds	r3, #12
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	4918      	ldr	r1, [pc, #96]	; (80005dc <_ZN15Adc1Stm32f446re7setGPIOEv+0x108>)
 800057c:	4313      	orrs	r3, r2
 800057e:	600b      	str	r3, [r1, #0]
	else if (configFonctionnementADC[noAxe][0] == ('C' || 'c'))
	{
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOCEN); //activation de la clock sur GPIOC
		GPIOC->MODER |= configFonctionnementADC[noAxe][1];//mise en mode analog de la pin voulu
	}
}
 8000580:	e022      	b.n	80005c8 <_ZN15Adc1Stm32f446re7setGPIOEv+0xf4>
	else if (configFonctionnementADC[noAxe][0] == ('C' || 'c'))
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	791b      	ldrb	r3, [r3, #4]
 8000586:	4619      	mov	r1, r3
 8000588:	687a      	ldr	r2, [r7, #4]
 800058a:	460b      	mov	r3, r1
 800058c:	00db      	lsls	r3, r3, #3
 800058e:	1a5b      	subs	r3, r3, r1
 8000590:	009b      	lsls	r3, r3, #2
 8000592:	4413      	add	r3, r2
 8000594:	3308      	adds	r3, #8
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	2b01      	cmp	r3, #1
 800059a:	d115      	bne.n	80005c8 <_ZN15Adc1Stm32f446re7setGPIOEv+0xf4>
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOCEN); //activation de la clock sur GPIOC
 800059c:	4b0d      	ldr	r3, [pc, #52]	; (80005d4 <_ZN15Adc1Stm32f446re7setGPIOEv+0x100>)
 800059e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a0:	4a0c      	ldr	r2, [pc, #48]	; (80005d4 <_ZN15Adc1Stm32f446re7setGPIOEv+0x100>)
 80005a2:	f043 0304 	orr.w	r3, r3, #4
 80005a6:	6313      	str	r3, [r2, #48]	; 0x30
		GPIOC->MODER |= configFonctionnementADC[noAxe][1];//mise en mode analog de la pin voulu
 80005a8:	4b0d      	ldr	r3, [pc, #52]	; (80005e0 <_ZN15Adc1Stm32f446re7setGPIOEv+0x10c>)
 80005aa:	681a      	ldr	r2, [r3, #0]
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	791b      	ldrb	r3, [r3, #4]
 80005b0:	4618      	mov	r0, r3
 80005b2:	6879      	ldr	r1, [r7, #4]
 80005b4:	4603      	mov	r3, r0
 80005b6:	00db      	lsls	r3, r3, #3
 80005b8:	1a1b      	subs	r3, r3, r0
 80005ba:	009b      	lsls	r3, r3, #2
 80005bc:	440b      	add	r3, r1
 80005be:	330c      	adds	r3, #12
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	4907      	ldr	r1, [pc, #28]	; (80005e0 <_ZN15Adc1Stm32f446re7setGPIOEv+0x10c>)
 80005c4:	4313      	orrs	r3, r2
 80005c6:	600b      	str	r3, [r1, #0]
}
 80005c8:	bf00      	nop
 80005ca:	370c      	adds	r7, #12
 80005cc:	46bd      	mov	sp, r7
 80005ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d2:	4770      	bx	lr
 80005d4:	40023800 	.word	0x40023800
 80005d8:	40020000 	.word	0x40020000
 80005dc:	40020400 	.word	0x40020400
 80005e0:	40020800 	.word	0x40020800

080005e4 <_ZN15Adc1Stm32f446re13setResolutionEh>:
 * @brief  -> Initialise la résolution de la conversion de l'ADC choisie
 * @param  -> resolution
 * @return -> none
 */
void Adc1Stm32f446re::setResolution(uint8_t resolution)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
 80005ec:	460b      	mov	r3, r1
 80005ee:	70fb      	strb	r3, [r7, #3]
	switch(resolution)
 80005f0:	78fb      	ldrb	r3, [r7, #3]
 80005f2:	3b06      	subs	r3, #6
 80005f4:	2b06      	cmp	r3, #6
 80005f6:	d845      	bhi.n	8000684 <_ZN15Adc1Stm32f446re13setResolutionEh+0xa0>
 80005f8:	a201      	add	r2, pc, #4	; (adr r2, 8000600 <_ZN15Adc1Stm32f446re13setResolutionEh+0x1c>)
 80005fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005fe:	bf00      	nop
 8000600:	0800061d 	.word	0x0800061d
 8000604:	08000685 	.word	0x08000685
 8000608:	08000637 	.word	0x08000637
 800060c:	08000685 	.word	0x08000685
 8000610:	08000651 	.word	0x08000651
 8000614:	08000685 	.word	0x08000685
 8000618:	0800066b 	.word	0x0800066b
	{
	case 6:
		ADC1->CR1 |= ADC_CR1_RES_1;
 800061c:	4b1c      	ldr	r3, [pc, #112]	; (8000690 <_ZN15Adc1Stm32f446re13setResolutionEh+0xac>)
 800061e:	685b      	ldr	r3, [r3, #4]
 8000620:	4a1b      	ldr	r2, [pc, #108]	; (8000690 <_ZN15Adc1Stm32f446re13setResolutionEh+0xac>)
 8000622:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000626:	6053      	str	r3, [r2, #4]
		ADC1->CR1 |= ADC_CR1_RES_0;
 8000628:	4b19      	ldr	r3, [pc, #100]	; (8000690 <_ZN15Adc1Stm32f446re13setResolutionEh+0xac>)
 800062a:	685b      	ldr	r3, [r3, #4]
 800062c:	4a18      	ldr	r2, [pc, #96]	; (8000690 <_ZN15Adc1Stm32f446re13setResolutionEh+0xac>)
 800062e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000632:	6053      	str	r3, [r2, #4]
		break;
 8000634:	e026      	b.n	8000684 <_ZN15Adc1Stm32f446re13setResolutionEh+0xa0>

	case 8:
		ADC1->CR1 |= ADC_CR1_RES_1;
 8000636:	4b16      	ldr	r3, [pc, #88]	; (8000690 <_ZN15Adc1Stm32f446re13setResolutionEh+0xac>)
 8000638:	685b      	ldr	r3, [r3, #4]
 800063a:	4a15      	ldr	r2, [pc, #84]	; (8000690 <_ZN15Adc1Stm32f446re13setResolutionEh+0xac>)
 800063c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000640:	6053      	str	r3, [r2, #4]
		ADC1->CR1 &= ~ADC_CR1_RES_0;
 8000642:	4b13      	ldr	r3, [pc, #76]	; (8000690 <_ZN15Adc1Stm32f446re13setResolutionEh+0xac>)
 8000644:	685b      	ldr	r3, [r3, #4]
 8000646:	4a12      	ldr	r2, [pc, #72]	; (8000690 <_ZN15Adc1Stm32f446re13setResolutionEh+0xac>)
 8000648:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800064c:	6053      	str	r3, [r2, #4]
		break;
 800064e:	e019      	b.n	8000684 <_ZN15Adc1Stm32f446re13setResolutionEh+0xa0>

	case 10:
		ADC1->CR1 |= ADC_CR1_RES_1;
 8000650:	4b0f      	ldr	r3, [pc, #60]	; (8000690 <_ZN15Adc1Stm32f446re13setResolutionEh+0xac>)
 8000652:	685b      	ldr	r3, [r3, #4]
 8000654:	4a0e      	ldr	r2, [pc, #56]	; (8000690 <_ZN15Adc1Stm32f446re13setResolutionEh+0xac>)
 8000656:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800065a:	6053      	str	r3, [r2, #4]
		ADC1->CR1 &= ~ADC_CR1_RES_0;
 800065c:	4b0c      	ldr	r3, [pc, #48]	; (8000690 <_ZN15Adc1Stm32f446re13setResolutionEh+0xac>)
 800065e:	685b      	ldr	r3, [r3, #4]
 8000660:	4a0b      	ldr	r2, [pc, #44]	; (8000690 <_ZN15Adc1Stm32f446re13setResolutionEh+0xac>)
 8000662:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000666:	6053      	str	r3, [r2, #4]
		break;
 8000668:	e00c      	b.n	8000684 <_ZN15Adc1Stm32f446re13setResolutionEh+0xa0>

	case 12:
		ADC1->CR1 &= ~ADC_CR1_RES_0;
 800066a:	4b09      	ldr	r3, [pc, #36]	; (8000690 <_ZN15Adc1Stm32f446re13setResolutionEh+0xac>)
 800066c:	685b      	ldr	r3, [r3, #4]
 800066e:	4a08      	ldr	r2, [pc, #32]	; (8000690 <_ZN15Adc1Stm32f446re13setResolutionEh+0xac>)
 8000670:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000674:	6053      	str	r3, [r2, #4]
		ADC1->CR1 &= ADC_CR1_RES_1;
 8000676:	4b06      	ldr	r3, [pc, #24]	; (8000690 <_ZN15Adc1Stm32f446re13setResolutionEh+0xac>)
 8000678:	685b      	ldr	r3, [r3, #4]
 800067a:	4a05      	ldr	r2, [pc, #20]	; (8000690 <_ZN15Adc1Stm32f446re13setResolutionEh+0xac>)
 800067c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000680:	6053      	str	r3, [r2, #4]
		break;
 8000682:	bf00      	nop
	}
}
 8000684:	bf00      	nop
 8000686:	370c      	adds	r7, #12
 8000688:	46bd      	mov	sp, r7
 800068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068e:	4770      	bx	lr
 8000690:	40012000 	.word	0x40012000

08000694 <_ZN15Adc1Stm32f446re26setChannelPositioningQueueEmm>:
 * @param  -> noChannel: Numéro du channel à positionner
 * 			  queuePosition: position dans la queue de conversion normal
 * @return -> none
 */
void Adc1Stm32f446re::setChannelPositioningQueue(uint32_t noChannel, uint32_t queuePosition)
{
 8000694:	b480      	push	{r7}
 8000696:	b085      	sub	sp, #20
 8000698:	af00      	add	r7, sp, #0
 800069a:	60f8      	str	r0, [r7, #12]
 800069c:	60b9      	str	r1, [r7, #8]
 800069e:	607a      	str	r2, [r7, #4]
	//	//Gestion de la position du channel dans la chaine de conversion
	if(queuePosition < 7)
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	2b06      	cmp	r3, #6
 80006a4:	d81a      	bhi.n	80006dc <_ZN15Adc1Stm32f446re26setChannelPositioningQueueEmm+0x48>
	{
		ADC1->SQR3 &= ~(ADC_SQR3_SQ1 << ((queuePosition-1)*5));
 80006a6:	4b31      	ldr	r3, [pc, #196]	; (800076c <_ZN15Adc1Stm32f446re26setChannelPositioningQueueEmm+0xd8>)
 80006a8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80006aa:	687a      	ldr	r2, [r7, #4]
 80006ac:	4613      	mov	r3, r2
 80006ae:	009b      	lsls	r3, r3, #2
 80006b0:	4413      	add	r3, r2
 80006b2:	3b05      	subs	r3, #5
 80006b4:	221f      	movs	r2, #31
 80006b6:	fa02 f303 	lsl.w	r3, r2, r3
 80006ba:	43db      	mvns	r3, r3
 80006bc:	4a2b      	ldr	r2, [pc, #172]	; (800076c <_ZN15Adc1Stm32f446re26setChannelPositioningQueueEmm+0xd8>)
 80006be:	400b      	ands	r3, r1
 80006c0:	6353      	str	r3, [r2, #52]	; 0x34
		ADC1->SQR3 |= (noChannel << ((queuePosition-1)*5));
 80006c2:	4b2a      	ldr	r3, [pc, #168]	; (800076c <_ZN15Adc1Stm32f446re26setChannelPositioningQueueEmm+0xd8>)
 80006c4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80006c6:	687a      	ldr	r2, [r7, #4]
 80006c8:	4613      	mov	r3, r2
 80006ca:	009b      	lsls	r3, r3, #2
 80006cc:	4413      	add	r3, r2
 80006ce:	3b05      	subs	r3, #5
 80006d0:	68ba      	ldr	r2, [r7, #8]
 80006d2:	fa02 f303 	lsl.w	r3, r2, r3
 80006d6:	4a25      	ldr	r2, [pc, #148]	; (800076c <_ZN15Adc1Stm32f446re26setChannelPositioningQueueEmm+0xd8>)
 80006d8:	430b      	orrs	r3, r1
 80006da:	6353      	str	r3, [r2, #52]	; 0x34
	}

	if(queuePosition > 6 && queuePosition < 13)
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2b06      	cmp	r3, #6
 80006e0:	d91d      	bls.n	800071e <_ZN15Adc1Stm32f446re26setChannelPositioningQueueEmm+0x8a>
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	2b0c      	cmp	r3, #12
 80006e6:	d81a      	bhi.n	800071e <_ZN15Adc1Stm32f446re26setChannelPositioningQueueEmm+0x8a>
	{
		ADC1->SQR2 &= ~(ADC_SQR2_SQ7 << ((queuePosition-1)*5));
 80006e8:	4b20      	ldr	r3, [pc, #128]	; (800076c <_ZN15Adc1Stm32f446re26setChannelPositioningQueueEmm+0xd8>)
 80006ea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80006ec:	687a      	ldr	r2, [r7, #4]
 80006ee:	4613      	mov	r3, r2
 80006f0:	009b      	lsls	r3, r3, #2
 80006f2:	4413      	add	r3, r2
 80006f4:	3b05      	subs	r3, #5
 80006f6:	221f      	movs	r2, #31
 80006f8:	fa02 f303 	lsl.w	r3, r2, r3
 80006fc:	43db      	mvns	r3, r3
 80006fe:	4a1b      	ldr	r2, [pc, #108]	; (800076c <_ZN15Adc1Stm32f446re26setChannelPositioningQueueEmm+0xd8>)
 8000700:	400b      	ands	r3, r1
 8000702:	6313      	str	r3, [r2, #48]	; 0x30
		ADC1->SQR2 |= (noChannel << ((queuePosition-1)*5));
 8000704:	4b19      	ldr	r3, [pc, #100]	; (800076c <_ZN15Adc1Stm32f446re26setChannelPositioningQueueEmm+0xd8>)
 8000706:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000708:	687a      	ldr	r2, [r7, #4]
 800070a:	4613      	mov	r3, r2
 800070c:	009b      	lsls	r3, r3, #2
 800070e:	4413      	add	r3, r2
 8000710:	3b05      	subs	r3, #5
 8000712:	68ba      	ldr	r2, [r7, #8]
 8000714:	fa02 f303 	lsl.w	r3, r2, r3
 8000718:	4a14      	ldr	r2, [pc, #80]	; (800076c <_ZN15Adc1Stm32f446re26setChannelPositioningQueueEmm+0xd8>)
 800071a:	430b      	orrs	r3, r1
 800071c:	6313      	str	r3, [r2, #48]	; 0x30
	}

	if(queuePosition > 12 && queuePosition < 17)
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	2b0c      	cmp	r3, #12
 8000722:	d91d      	bls.n	8000760 <_ZN15Adc1Stm32f446re26setChannelPositioningQueueEmm+0xcc>
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	2b10      	cmp	r3, #16
 8000728:	d81a      	bhi.n	8000760 <_ZN15Adc1Stm32f446re26setChannelPositioningQueueEmm+0xcc>
	{
		ADC1->SQR1 &= ~(ADC_SQR1_SQ13 << ((queuePosition - 1)*5));
 800072a:	4b10      	ldr	r3, [pc, #64]	; (800076c <_ZN15Adc1Stm32f446re26setChannelPositioningQueueEmm+0xd8>)
 800072c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800072e:	687a      	ldr	r2, [r7, #4]
 8000730:	4613      	mov	r3, r2
 8000732:	009b      	lsls	r3, r3, #2
 8000734:	4413      	add	r3, r2
 8000736:	3b05      	subs	r3, #5
 8000738:	221f      	movs	r2, #31
 800073a:	fa02 f303 	lsl.w	r3, r2, r3
 800073e:	43db      	mvns	r3, r3
 8000740:	4a0a      	ldr	r2, [pc, #40]	; (800076c <_ZN15Adc1Stm32f446re26setChannelPositioningQueueEmm+0xd8>)
 8000742:	400b      	ands	r3, r1
 8000744:	62d3      	str	r3, [r2, #44]	; 0x2c
		ADC1->SQR1 |= (noChannel << ((queuePosition - 1)*5));
 8000746:	4b09      	ldr	r3, [pc, #36]	; (800076c <_ZN15Adc1Stm32f446re26setChannelPositioningQueueEmm+0xd8>)
 8000748:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800074a:	687a      	ldr	r2, [r7, #4]
 800074c:	4613      	mov	r3, r2
 800074e:	009b      	lsls	r3, r3, #2
 8000750:	4413      	add	r3, r2
 8000752:	3b05      	subs	r3, #5
 8000754:	68ba      	ldr	r2, [r7, #8]
 8000756:	fa02 f303 	lsl.w	r3, r2, r3
 800075a:	4a04      	ldr	r2, [pc, #16]	; (800076c <_ZN15Adc1Stm32f446re26setChannelPositioningQueueEmm+0xd8>)
 800075c:	430b      	orrs	r3, r1
 800075e:	62d3      	str	r3, [r2, #44]	; 0x2c
	}
}
 8000760:	bf00      	nop
 8000762:	3714      	adds	r7, #20
 8000764:	46bd      	mov	sp, r7
 8000766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076a:	4770      	bx	lr
 800076c:	40012000 	.word	0x40012000

08000770 <_ZN15Adc1Stm32f446re24setADCConversionNbsCycleEv>:
 * @brief  -> initialise le nombre de cycle par conversion
 * @param  -> none
 * @return -> none
 */
void Adc1Stm32f446re::setADCConversionNbsCycle()
{
 8000770:	b490      	push	{r4, r7}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
	if(configFonctionnementADC[noAxe][4] < 10)
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	791b      	ldrb	r3, [r3, #4]
 800077c:	4619      	mov	r1, r3
 800077e:	687a      	ldr	r2, [r7, #4]
 8000780:	460b      	mov	r3, r1
 8000782:	00db      	lsls	r3, r3, #3
 8000784:	1a5b      	subs	r3, r3, r1
 8000786:	009b      	lsls	r3, r3, #2
 8000788:	4413      	add	r3, r2
 800078a:	3318      	adds	r3, #24
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	2b09      	cmp	r3, #9
 8000790:	d81f      	bhi.n	80007d2 <_ZN15Adc1Stm32f446re24setADCConversionNbsCycleEv+0x62>
	{
		ADC1->SMPR2 |= configFonctionnementADC[noAxe][6] << (configFonctionnementADC[noAxe][3] * 3);  //Channel sampling time
 8000792:	4b30      	ldr	r3, [pc, #192]	; (8000854 <_ZN15Adc1Stm32f446re24setADCConversionNbsCycleEv+0xe4>)
 8000794:	6919      	ldr	r1, [r3, #16]
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	791b      	ldrb	r3, [r3, #4]
 800079a:	4618      	mov	r0, r3
 800079c:	687a      	ldr	r2, [r7, #4]
 800079e:	4603      	mov	r3, r0
 80007a0:	00db      	lsls	r3, r3, #3
 80007a2:	1a1b      	subs	r3, r3, r0
 80007a4:	009b      	lsls	r3, r3, #2
 80007a6:	4413      	add	r3, r2
 80007a8:	3320      	adds	r3, #32
 80007aa:	6818      	ldr	r0, [r3, #0]
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	791b      	ldrb	r3, [r3, #4]
 80007b0:	461c      	mov	r4, r3
 80007b2:	687a      	ldr	r2, [r7, #4]
 80007b4:	4623      	mov	r3, r4
 80007b6:	00db      	lsls	r3, r3, #3
 80007b8:	1b1b      	subs	r3, r3, r4
 80007ba:	009b      	lsls	r3, r3, #2
 80007bc:	4413      	add	r3, r2
 80007be:	3314      	adds	r3, #20
 80007c0:	681a      	ldr	r2, [r3, #0]
 80007c2:	4613      	mov	r3, r2
 80007c4:	005b      	lsls	r3, r3, #1
 80007c6:	4413      	add	r3, r2
 80007c8:	fa00 f303 	lsl.w	r3, r0, r3
 80007cc:	4a21      	ldr	r2, [pc, #132]	; (8000854 <_ZN15Adc1Stm32f446re24setADCConversionNbsCycleEv+0xe4>)
 80007ce:	430b      	orrs	r3, r1
 80007d0:	6113      	str	r3, [r2, #16]
	}

	if((configFonctionnementADC[noAxe][4] < 19) && (configFonctionnementADC[noAxe][4] > 9))
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	791b      	ldrb	r3, [r3, #4]
 80007d6:	4619      	mov	r1, r3
 80007d8:	687a      	ldr	r2, [r7, #4]
 80007da:	460b      	mov	r3, r1
 80007dc:	00db      	lsls	r3, r3, #3
 80007de:	1a5b      	subs	r3, r3, r1
 80007e0:	009b      	lsls	r3, r3, #2
 80007e2:	4413      	add	r3, r2
 80007e4:	3318      	adds	r3, #24
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	2b12      	cmp	r3, #18
 80007ea:	d82d      	bhi.n	8000848 <_ZN15Adc1Stm32f446re24setADCConversionNbsCycleEv+0xd8>
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	791b      	ldrb	r3, [r3, #4]
 80007f0:	4619      	mov	r1, r3
 80007f2:	687a      	ldr	r2, [r7, #4]
 80007f4:	460b      	mov	r3, r1
 80007f6:	00db      	lsls	r3, r3, #3
 80007f8:	1a5b      	subs	r3, r3, r1
 80007fa:	009b      	lsls	r3, r3, #2
 80007fc:	4413      	add	r3, r2
 80007fe:	3318      	adds	r3, #24
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	2b09      	cmp	r3, #9
 8000804:	d920      	bls.n	8000848 <_ZN15Adc1Stm32f446re24setADCConversionNbsCycleEv+0xd8>
	{
		ADC1->SMPR1 |= configFonctionnementADC[noAxe][6] << ((configFonctionnementADC[noAxe][3] - 9) * 3);  //Channel sampling time
 8000806:	4b13      	ldr	r3, [pc, #76]	; (8000854 <_ZN15Adc1Stm32f446re24setADCConversionNbsCycleEv+0xe4>)
 8000808:	68d9      	ldr	r1, [r3, #12]
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	791b      	ldrb	r3, [r3, #4]
 800080e:	4618      	mov	r0, r3
 8000810:	687a      	ldr	r2, [r7, #4]
 8000812:	4603      	mov	r3, r0
 8000814:	00db      	lsls	r3, r3, #3
 8000816:	1a1b      	subs	r3, r3, r0
 8000818:	009b      	lsls	r3, r3, #2
 800081a:	4413      	add	r3, r2
 800081c:	3320      	adds	r3, #32
 800081e:	6818      	ldr	r0, [r3, #0]
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	791b      	ldrb	r3, [r3, #4]
 8000824:	461c      	mov	r4, r3
 8000826:	687a      	ldr	r2, [r7, #4]
 8000828:	4623      	mov	r3, r4
 800082a:	00db      	lsls	r3, r3, #3
 800082c:	1b1b      	subs	r3, r3, r4
 800082e:	009b      	lsls	r3, r3, #2
 8000830:	4413      	add	r3, r2
 8000832:	3314      	adds	r3, #20
 8000834:	681a      	ldr	r2, [r3, #0]
 8000836:	4613      	mov	r3, r2
 8000838:	005b      	lsls	r3, r3, #1
 800083a:	4413      	add	r3, r2
 800083c:	3b1b      	subs	r3, #27
 800083e:	fa00 f303 	lsl.w	r3, r0, r3
 8000842:	4a04      	ldr	r2, [pc, #16]	; (8000854 <_ZN15Adc1Stm32f446re24setADCConversionNbsCycleEv+0xe4>)
 8000844:	430b      	orrs	r3, r1
 8000846:	60d3      	str	r3, [r2, #12]
	}
}
 8000848:	bf00      	nop
 800084a:	3708      	adds	r7, #8
 800084c:	46bd      	mov	sp, r7
 800084e:	bc90      	pop	{r4, r7}
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop
 8000854:	40012000 	.word	0x40012000

08000858 <_ZN15Adc1Stm32f446re13getConversionEv>:
 * @brief  -> renvoie la valeur de la dernière conversion faite pas l'adc
 * @param  -> none
 * @return -> uint16: valeur de la dernière conversion faite pas l'adc
 */
uint16_t Adc1Stm32f446re::getConversion()
{
 8000858:	b480      	push	{r7}
 800085a:	b083      	sub	sp, #12
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
	return ADC1->DR;
 8000860:	4b04      	ldr	r3, [pc, #16]	; (8000874 <_ZN15Adc1Stm32f446re13getConversionEv+0x1c>)
 8000862:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000864:	b29b      	uxth	r3, r3
}
 8000866:	4618      	mov	r0, r3
 8000868:	370c      	adds	r7, #12
 800086a:	46bd      	mov	sp, r7
 800086c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000870:	4770      	bx	lr
 8000872:	bf00      	nop
 8000874:	40012000 	.word	0x40012000

08000878 <_ZN15Adc1Stm32f446re9enableADCEv>:
 * @brief  -> Active l'adc
 * @param  -> none
 * @return -> none
 */
void Adc1Stm32f446re::enableADC()
{
 8000878:	b480      	push	{r7}
 800087a:	b085      	sub	sp, #20
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
	ADC1->CR2 |= ADC_CR2_ADON;  //enable ADON
 8000880:	4b0c      	ldr	r3, [pc, #48]	; (80008b4 <_ZN15Adc1Stm32f446re9enableADCEv+0x3c>)
 8000882:	689b      	ldr	r3, [r3, #8]
 8000884:	4a0b      	ldr	r2, [pc, #44]	; (80008b4 <_ZN15Adc1Stm32f446re9enableADCEv+0x3c>)
 8000886:	f043 0301 	orr.w	r3, r3, #1
 800088a:	6093      	str	r3, [r2, #8]

	uint32_t delay = 10000; //Wait for ADC to stabillize
 800088c:	f242 7310 	movw	r3, #10000	; 0x2710
 8000890:	60fb      	str	r3, [r7, #12]
	while(delay--);
 8000892:	68fb      	ldr	r3, [r7, #12]
 8000894:	1e5a      	subs	r2, r3, #1
 8000896:	60fa      	str	r2, [r7, #12]
 8000898:	2b00      	cmp	r3, #0
 800089a:	bf14      	ite	ne
 800089c:	2301      	movne	r3, #1
 800089e:	2300      	moveq	r3, #0
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d000      	beq.n	80008a8 <_ZN15Adc1Stm32f446re9enableADCEv+0x30>
 80008a6:	e7f4      	b.n	8000892 <_ZN15Adc1Stm32f446re9enableADCEv+0x1a>
}
 80008a8:	bf00      	nop
 80008aa:	3714      	adds	r7, #20
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr
 80008b4:	40012000 	.word	0x40012000

080008b8 <_ZN15Adc1Stm32f446re18startAdcConversionEv>:
 * @brief  -> démarre la conversion de l'adc
 * @param  -> none
 * @return -> none
 */
void Adc1Stm32f446re::startAdcConversion()
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]

	setChannelPositioningQueue(configFonctionnementADC[this->noAxe][3],1);
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	791b      	ldrb	r3, [r3, #4]
 80008c4:	4619      	mov	r1, r3
 80008c6:	687a      	ldr	r2, [r7, #4]
 80008c8:	460b      	mov	r3, r1
 80008ca:	00db      	lsls	r3, r3, #3
 80008cc:	1a5b      	subs	r3, r3, r1
 80008ce:	009b      	lsls	r3, r3, #2
 80008d0:	4413      	add	r3, r2
 80008d2:	3314      	adds	r3, #20
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	2201      	movs	r2, #1
 80008d8:	4619      	mov	r1, r3
 80008da:	6878      	ldr	r0, [r7, #4]
 80008dc:	f7ff feda 	bl	8000694 <_ZN15Adc1Stm32f446re26setChannelPositioningQueueEmm>

	ADC1->CR2 |= ADC_CR2_SWSTART;
 80008e0:	4b04      	ldr	r3, [pc, #16]	; (80008f4 <_ZN15Adc1Stm32f446re18startAdcConversionEv+0x3c>)
 80008e2:	689b      	ldr	r3, [r3, #8]
 80008e4:	4a03      	ldr	r2, [pc, #12]	; (80008f4 <_ZN15Adc1Stm32f446re18startAdcConversionEv+0x3c>)
 80008e6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80008ea:	6093      	str	r3, [r2, #8]
}
 80008ec:	bf00      	nop
 80008ee:	3708      	adds	r7, #8
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	40012000 	.word	0x40012000

080008f8 <_ZN15Adc1Stm32f446re11waitEocFlagEv>:
 * @brief  -> Flag de fin de conversion de l'adc
 * @param  -> none
 * @return ->
 */
uint8_t Adc1Stm32f446re::waitEocFlag()
{
 80008f8:	b480      	push	{r7}
 80008fa:	b085      	sub	sp, #20
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
	uint32_t delay = 10000; //Wait for ADC to stabillize
 8000900:	f242 7310 	movw	r3, #10000	; 0x2710
 8000904:	60fb      	str	r3, [r7, #12]
	while(!(ADC1->SR & (1 << 1)) || !delay)
 8000906:	4b0f      	ldr	r3, [pc, #60]	; (8000944 <_ZN15Adc1Stm32f446re11waitEocFlagEv+0x4c>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	f003 0302 	and.w	r3, r3, #2
 800090e:	2b00      	cmp	r3, #0
 8000910:	d002      	beq.n	8000918 <_ZN15Adc1Stm32f446re11waitEocFlagEv+0x20>
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d101      	bne.n	800091c <_ZN15Adc1Stm32f446re11waitEocFlagEv+0x24>
 8000918:	2301      	movs	r3, #1
 800091a:	e000      	b.n	800091e <_ZN15Adc1Stm32f446re11waitEocFlagEv+0x26>
 800091c:	2300      	movs	r3, #0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d003      	beq.n	800092a <_ZN15Adc1Stm32f446re11waitEocFlagEv+0x32>
	{
		delay--;
 8000922:	68fb      	ldr	r3, [r7, #12]
 8000924:	3b01      	subs	r3, #1
 8000926:	60fb      	str	r3, [r7, #12]
	while(!(ADC1->SR & (1 << 1)) || !delay)
 8000928:	e7ed      	b.n	8000906 <_ZN15Adc1Stm32f446re11waitEocFlagEv+0xe>
	}

	if(!delay)
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	2b00      	cmp	r3, #0
 800092e:	d101      	bne.n	8000934 <_ZN15Adc1Stm32f446re11waitEocFlagEv+0x3c>
		return 0;
 8000930:	2300      	movs	r3, #0
 8000932:	e000      	b.n	8000936 <_ZN15Adc1Stm32f446re11waitEocFlagEv+0x3e>
	else
		return 1;
 8000934:	2301      	movs	r3, #1

}
 8000936:	4618      	mov	r0, r3
 8000938:	3714      	adds	r7, #20
 800093a:	46bd      	mov	sp, r7
 800093c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop
 8000944:	40012000 	.word	0x40012000

08000948 <_ZN15Adc1Stm32f446re12clearEocFlagEv>:
 * @brief  -> remise à zéro du flag de fin de conversion de l'adc
 * @param  -> none
 * @return -> none
 */
void Adc1Stm32f446re::clearEocFlag()
{
 8000948:	b480      	push	{r7}
 800094a:	b083      	sub	sp, #12
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
	ADC1->SR &= ~ADC_SR_EOC;
 8000950:	4b08      	ldr	r3, [pc, #32]	; (8000974 <_ZN15Adc1Stm32f446re12clearEocFlagEv+0x2c>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	4a07      	ldr	r2, [pc, #28]	; (8000974 <_ZN15Adc1Stm32f446re12clearEocFlagEv+0x2c>)
 8000956:	f023 0302 	bic.w	r3, r3, #2
 800095a:	6013      	str	r3, [r2, #0]
	ADC1->SR &= ~ADC_SR_OVR;
 800095c:	4b05      	ldr	r3, [pc, #20]	; (8000974 <_ZN15Adc1Stm32f446re12clearEocFlagEv+0x2c>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	4a04      	ldr	r2, [pc, #16]	; (8000974 <_ZN15Adc1Stm32f446re12clearEocFlagEv+0x2c>)
 8000962:	f023 0320 	bic.w	r3, r3, #32
 8000966:	6013      	str	r3, [r2, #0]
}
 8000968:	bf00      	nop
 800096a:	370c      	adds	r7, #12
 800096c:	46bd      	mov	sp, r7
 800096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000972:	4770      	bx	lr
 8000974:	40012000 	.word	0x40012000

08000978 <_ZN15Adc1Stm32f446reD1Ev>:
 * @name   -> ~Adc1Stm32f446re
 * @brief  -> destructeur de la classe
 * @param  -> none
 * @return -> none
 */
Adc1Stm32f446re::~Adc1Stm32f446re() {
 8000978:	b480      	push	{r7}
 800097a:	b083      	sub	sp, #12
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
 8000980:	4a04      	ldr	r2, [pc, #16]	; (8000994 <_ZN15Adc1Stm32f446reD1Ev+0x1c>)
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	4618      	mov	r0, r3
 800098a:	370c      	adds	r7, #12
 800098c:	46bd      	mov	sp, r7
 800098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000992:	4770      	bx	lr
 8000994:	08002b08 	.word	0x08002b08

08000998 <_ZN15Adc1Stm32f446reD0Ev>:
Adc1Stm32f446re::~Adc1Stm32f446re() {
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
}
 80009a0:	6878      	ldr	r0, [r7, #4]
 80009a2:	f7ff ffe9 	bl	8000978 <_ZN15Adc1Stm32f446reD1Ev>
 80009a6:	21b0      	movs	r1, #176	; 0xb0
 80009a8:	6878      	ldr	r0, [r7, #4]
 80009aa:	f001 fe9e 	bl	80026ea <_ZdlPvj>
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	4618      	mov	r0, r3
 80009b2:	3708      	adds	r7, #8
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}

080009b8 <_ZN19GestionMouvementAxeC1Ehh>:

#include "GestionMouvementAxe.h"



GestionMouvementAxe::GestionMouvementAxe(uint8_t noMoteur, uint8_t noPot)
 80009b8:	b590      	push	{r4, r7, lr}
 80009ba:	b083      	sub	sp, #12
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
 80009c0:	460b      	mov	r3, r1
 80009c2:	70fb      	strb	r3, [r7, #3]
 80009c4:	4613      	mov	r3, r2
 80009c6:	70bb      	strb	r3, [r7, #2]
 80009c8:	4a35      	ldr	r2, [pc, #212]	; (8000aa0 <_ZN19GestionMouvementAxeC1Ehh+0xe8>)
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	601a      	str	r2, [r3, #0]
{

	potentiometre = new PositionAxePotentiometre(noPot);
 80009ce:	200c      	movs	r0, #12
 80009d0:	f001 fe8d 	bl	80026ee <_Znwj>
 80009d4:	4603      	mov	r3, r0
 80009d6:	461c      	mov	r4, r3
 80009d8:	78bb      	ldrb	r3, [r7, #2]
 80009da:	4619      	mov	r1, r3
 80009dc:	4620      	mov	r0, r4
 80009de:	f000 f919 	bl	8000c14 <_ZN24PositionAxePotentiometreC1Eh>
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	609c      	str	r4, [r3, #8]

	switch(noMoteur)
 80009e6:	78fb      	ldrb	r3, [r7, #3]
 80009e8:	2b02      	cmp	r3, #2
 80009ea:	d036      	beq.n	8000a5a <_ZN19GestionMouvementAxeC1Ehh+0xa2>
 80009ec:	2b02      	cmp	r3, #2
 80009ee:	dc46      	bgt.n	8000a7e <_ZN19GestionMouvementAxeC1Ehh+0xc6>
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d002      	beq.n	80009fa <_ZN19GestionMouvementAxeC1Ehh+0x42>
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	d018      	beq.n	8000a2a <_ZN19GestionMouvementAxeC1Ehh+0x72>
 80009f8:	e041      	b.n	8000a7e <_ZN19GestionMouvementAxeC1Ehh+0xc6>
	{
	case 0:
		moteur = new controlL297(L297_2);
 80009fa:	2014      	movs	r0, #20
 80009fc:	f001 fe77 	bl	80026ee <_Znwj>
 8000a00:	4603      	mov	r3, r0
 8000a02:	461c      	mov	r4, r3
 8000a04:	2101      	movs	r1, #1
 8000a06:	4620      	mov	r0, r4
 8000a08:	f000 fec0 	bl	800178c <_ZN11controlL297C1E13_L297_SELECT_>
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	60dc      	str	r4, [r3, #12]
		moteur->setSpeed(100);
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	68db      	ldr	r3, [r3, #12]
 8000a14:	2164      	movs	r1, #100	; 0x64
 8000a16:	4618      	mov	r0, r3
 8000a18:	f000 fffc 	bl	8001a14 <_ZN11controlL2978setSpeedEm>
		moteur->setLockState(LOCK);
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	68db      	ldr	r3, [r3, #12]
 8000a20:	2100      	movs	r1, #0
 8000a22:	4618      	mov	r0, r3
 8000a24:	f001 f87c 	bl	8001b20 <_ZN11controlL29712setLockStateE11_LOCK_STATE>
		break;
 8000a28:	e029      	b.n	8000a7e <_ZN19GestionMouvementAxeC1Ehh+0xc6>

	case 1:
		moteur = new controlL297(L297_1);
 8000a2a:	2014      	movs	r0, #20
 8000a2c:	f001 fe5f 	bl	80026ee <_Znwj>
 8000a30:	4603      	mov	r3, r0
 8000a32:	461c      	mov	r4, r3
 8000a34:	2100      	movs	r1, #0
 8000a36:	4620      	mov	r0, r4
 8000a38:	f000 fea8 	bl	800178c <_ZN11controlL297C1E13_L297_SELECT_>
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	60dc      	str	r4, [r3, #12]
		moteur->setSpeed(100);
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	68db      	ldr	r3, [r3, #12]
 8000a44:	2164      	movs	r1, #100	; 0x64
 8000a46:	4618      	mov	r0, r3
 8000a48:	f000 ffe4 	bl	8001a14 <_ZN11controlL2978setSpeedEm>
		moteur->setLockState(LOCK);
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	68db      	ldr	r3, [r3, #12]
 8000a50:	2100      	movs	r1, #0
 8000a52:	4618      	mov	r0, r3
 8000a54:	f001 f864 	bl	8001b20 <_ZN11controlL29712setLockStateE11_LOCK_STATE>
		break;
 8000a58:	e011      	b.n	8000a7e <_ZN19GestionMouvementAxeC1Ehh+0xc6>

	case 2:
		moteur = new controlL297(L297_3_4);
 8000a5a:	2014      	movs	r0, #20
 8000a5c:	f001 fe47 	bl	80026ee <_Znwj>
 8000a60:	4603      	mov	r3, r0
 8000a62:	461c      	mov	r4, r3
 8000a64:	2102      	movs	r1, #2
 8000a66:	4620      	mov	r0, r4
 8000a68:	f000 fe90 	bl	800178c <_ZN11controlL297C1E13_L297_SELECT_>
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	60dc      	str	r4, [r3, #12]
		moteur->setLockState(LOCK);
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	68db      	ldr	r3, [r3, #12]
 8000a74:	2100      	movs	r1, #0
 8000a76:	4618      	mov	r0, r3
 8000a78:	f001 f852 	bl	8001b20 <_ZN11controlL29712setLockStateE11_LOCK_STATE>
		break;
 8000a7c:	bf00      	nop
	}
	moteur->setEnable(true);
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	68db      	ldr	r3, [r3, #12]
 8000a82:	2101      	movs	r1, #1
 8000a84:	4618      	mov	r0, r3
 8000a86:	f001 f8ab 	bl	8001be0 <_ZN11controlL2979setEnableEb>
	moteur->setDirection(CCW);
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	68db      	ldr	r3, [r3, #12]
 8000a8e:	2101      	movs	r1, #1
 8000a90:	4618      	mov	r0, r3
 8000a92:	f000 ffdd 	bl	8001a50 <_ZN11controlL29712setDirectionE11_DIRECTION_>


}
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	4618      	mov	r0, r3
 8000a9a:	370c      	adds	r7, #12
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd90      	pop	{r4, r7, pc}
 8000aa0:	08002b18 	.word	0x08002b18

08000aa4 <_ZN19GestionMouvementAxe25getPositionPotPourcentageEv>:
{
	return this->positionEncoPourcentage;
}

uint8_t GestionMouvementAxe::getPositionPotPourcentage()
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
	return this->positionPotPourcentage;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	795b      	ldrb	r3, [r3, #5]
}
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	370c      	adds	r7, #12
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aba:	4770      	bx	lr

08000abc <_ZN19GestionMouvementAxe19setMoteurDirEtSpeedEmb>:
{
	moteur->setEnable(state);
}

void GestionMouvementAxe::setMoteurDirEtSpeed(uint32_t speed, bool direction)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b084      	sub	sp, #16
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	60f8      	str	r0, [r7, #12]
 8000ac4:	60b9      	str	r1, [r7, #8]
 8000ac6:	4613      	mov	r3, r2
 8000ac8:	71fb      	strb	r3, [r7, #7]
	if(checkMovementLimit(direction))
 8000aca:	79fb      	ldrb	r3, [r7, #7]
 8000acc:	4619      	mov	r1, r3
 8000ace:	68f8      	ldr	r0, [r7, #12]
 8000ad0:	f000 f83b 	bl	8000b4a <_ZN19GestionMouvementAxe18checkMovementLimitEb>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d02d      	beq.n	8000b36 <_ZN19GestionMouvementAxe19setMoteurDirEtSpeedEmb+0x7a>
	{
		if(speed < 400)
 8000ada:	68bb      	ldr	r3, [r7, #8]
 8000adc:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8000ae0:	d203      	bcs.n	8000aea <_ZN19GestionMouvementAxe19setMoteurDirEtSpeedEmb+0x2e>
		{
			speed = 400;
 8000ae2:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8000ae6:	60bb      	str	r3, [r7, #8]
 8000ae8:	e007      	b.n	8000afa <_ZN19GestionMouvementAxe19setMoteurDirEtSpeedEmb+0x3e>
		}

		else if(speed > 5000)
 8000aea:	68bb      	ldr	r3, [r7, #8]
 8000aec:	f241 3288 	movw	r2, #5000	; 0x1388
 8000af0:	4293      	cmp	r3, r2
 8000af2:	d902      	bls.n	8000afa <_ZN19GestionMouvementAxe19setMoteurDirEtSpeedEmb+0x3e>
		{
			speed = 5000;
 8000af4:	f241 3388 	movw	r3, #5000	; 0x1388
 8000af8:	60bb      	str	r3, [r7, #8]
		}

		moteur->setSpeed(speed);
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	68db      	ldr	r3, [r3, #12]
 8000afe:	68b9      	ldr	r1, [r7, #8]
 8000b00:	4618      	mov	r0, r3
 8000b02:	f000 ff87 	bl	8001a14 <_ZN11controlL2978setSpeedEm>

		switch(direction)
 8000b06:	79fb      	ldrb	r3, [r7, #7]
 8000b08:	2b01      	cmp	r3, #1
 8000b0a:	d006      	beq.n	8000b1a <_ZN19GestionMouvementAxe19setMoteurDirEtSpeedEmb+0x5e>
		{
		case 0:
			moteur->setDirection(CW);
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	68db      	ldr	r3, [r3, #12]
 8000b10:	2100      	movs	r1, #0
 8000b12:	4618      	mov	r0, r3
 8000b14:	f000 ff9c 	bl	8001a50 <_ZN11controlL29712setDirectionE11_DIRECTION_>
			break;
 8000b18:	e006      	b.n	8000b28 <_ZN19GestionMouvementAxe19setMoteurDirEtSpeedEmb+0x6c>

		case 1:
			moteur->setDirection(CCW);
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	68db      	ldr	r3, [r3, #12]
 8000b1e:	2101      	movs	r1, #1
 8000b20:	4618      	mov	r0, r3
 8000b22:	f000 ff95 	bl	8001a50 <_ZN11controlL29712setDirectionE11_DIRECTION_>
			break;
 8000b26:	bf00      	nop
		}
		moteur->setLockState(UNLOCK);
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	2101      	movs	r1, #1
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f000 fff6 	bl	8001b20 <_ZN11controlL29712setLockStateE11_LOCK_STATE>

	else
	{
		moteur->setLockState(LOCK);
	}
}
 8000b34:	e005      	b.n	8000b42 <_ZN19GestionMouvementAxe19setMoteurDirEtSpeedEmb+0x86>
		moteur->setLockState(LOCK);
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	68db      	ldr	r3, [r3, #12]
 8000b3a:	2100      	movs	r1, #0
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f000 ffef 	bl	8001b20 <_ZN11controlL29712setLockStateE11_LOCK_STATE>
}
 8000b42:	bf00      	nop
 8000b44:	3710      	adds	r7, #16
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}

08000b4a <_ZN19GestionMouvementAxe18checkMovementLimitEb>:

bool GestionMouvementAxe::checkMovementLimit(bool directionVoulue)
{
 8000b4a:	b580      	push	{r7, lr}
 8000b4c:	b082      	sub	sp, #8
 8000b4e:	af00      	add	r7, sp, #0
 8000b50:	6078      	str	r0, [r7, #4]
 8000b52:	460b      	mov	r3, r1
 8000b54:	70fb      	strb	r3, [r7, #3]
	if(directionVoulue == 0 && (potentiometre->getPositionPourcentage() < 1))
 8000b56:	78fb      	ldrb	r3, [r7, #3]
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d109      	bne.n	8000b70 <_ZN19GestionMouvementAxe18checkMovementLimitEb+0x26>
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	689b      	ldr	r3, [r3, #8]
 8000b60:	4618      	mov	r0, r3
 8000b62:	f000 f88c 	bl	8000c7e <_ZN24PositionAxePotentiometre22getPositionPourcentageEv>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d101      	bne.n	8000b70 <_ZN19GestionMouvementAxe18checkMovementLimitEb+0x26>
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	e000      	b.n	8000b72 <_ZN19GestionMouvementAxe18checkMovementLimitEb+0x28>
 8000b70:	2300      	movs	r3, #0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <_ZN19GestionMouvementAxe18checkMovementLimitEb+0x30>
	{
		return 0;
 8000b76:	2300      	movs	r3, #0
 8000b78:	e012      	b.n	8000ba0 <_ZN19GestionMouvementAxe18checkMovementLimitEb+0x56>
	}

	else if(directionVoulue == 1 && (potentiometre->getPositionPourcentage() > 100))
 8000b7a:	78fb      	ldrb	r3, [r7, #3]
 8000b7c:	2b01      	cmp	r3, #1
 8000b7e:	d109      	bne.n	8000b94 <_ZN19GestionMouvementAxe18checkMovementLimitEb+0x4a>
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	689b      	ldr	r3, [r3, #8]
 8000b84:	4618      	mov	r0, r3
 8000b86:	f000 f87a 	bl	8000c7e <_ZN24PositionAxePotentiometre22getPositionPourcentageEv>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b64      	cmp	r3, #100	; 0x64
 8000b8e:	d901      	bls.n	8000b94 <_ZN19GestionMouvementAxe18checkMovementLimitEb+0x4a>
 8000b90:	2301      	movs	r3, #1
 8000b92:	e000      	b.n	8000b96 <_ZN19GestionMouvementAxe18checkMovementLimitEb+0x4c>
 8000b94:	2300      	movs	r3, #0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <_ZN19GestionMouvementAxe18checkMovementLimitEb+0x54>
	{
		return 0;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	e000      	b.n	8000ba0 <_ZN19GestionMouvementAxe18checkMovementLimitEb+0x56>
	}

	else
	{
		return 1;
 8000b9e:	2301      	movs	r3, #1
	}

}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	3708      	adds	r7, #8
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd80      	pop	{r7, pc}

08000ba8 <_ZN19GestionMouvementAxe17updatePositionPotEv>:

void GestionMouvementAxe::updatePositionPot()
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
	potentiometre->acquisitionNewPositionAxe();
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	689b      	ldr	r3, [r3, #8]
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f000 f86f 	bl	8000c98 <_ZN24PositionAxePotentiometre25acquisitionNewPositionAxeEv>
	this->positionPotPourcentage = potentiometre->getPositionPourcentage();
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	689b      	ldr	r3, [r3, #8]
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f000 f85d 	bl	8000c7e <_ZN24PositionAxePotentiometre22getPositionPourcentageEv>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	461a      	mov	r2, r3
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	715a      	strb	r2, [r3, #5]
}
 8000bcc:	bf00      	nop
 8000bce:	3708      	adds	r7, #8
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}

08000bd4 <_ZN19GestionMouvementAxeD1Ev>:


GestionMouvementAxe::~GestionMouvementAxe()
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
 8000bdc:	4a04      	ldr	r2, [pc, #16]	; (8000bf0 <_ZN19GestionMouvementAxeD1Ev+0x1c>)
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	601a      	str	r2, [r3, #0]
{
	// TODO Auto-generated destructor stub
}
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	4618      	mov	r0, r3
 8000be6:	370c      	adds	r7, #12
 8000be8:	46bd      	mov	sp, r7
 8000bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bee:	4770      	bx	lr
 8000bf0:	08002b18 	.word	0x08002b18

08000bf4 <_ZN19GestionMouvementAxeD0Ev>:
GestionMouvementAxe::~GestionMouvementAxe()
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
}
 8000bfc:	6878      	ldr	r0, [r7, #4]
 8000bfe:	f7ff ffe9 	bl	8000bd4 <_ZN19GestionMouvementAxeD1Ev>
 8000c02:	2110      	movs	r1, #16
 8000c04:	6878      	ldr	r0, [r7, #4]
 8000c06:	f001 fd70 	bl	80026ea <_ZdlPvj>
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	3708      	adds	r7, #8
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}

08000c14 <_ZN24PositionAxePotentiometreC1Eh>:
 *      Author: Justin
 */

#include "PositionAxePotentiometre.h"

PositionAxePotentiometre::PositionAxePotentiometre(uint8_t noAxeRobot)
 8000c14:	b590      	push	{r4, r7, lr}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	460b      	mov	r3, r1
 8000c1e:	70fb      	strb	r3, [r7, #3]
 8000c20:	4a0e      	ldr	r2, [pc, #56]	; (8000c5c <_ZN24PositionAxePotentiometreC1Eh+0x48>)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	601a      	str	r2, [r3, #0]
{
	adc =  new Adc1Stm32f446re(noAxeRobot);
 8000c26:	20b0      	movs	r0, #176	; 0xb0
 8000c28:	f001 fd61 	bl	80026ee <_Znwj>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	461c      	mov	r4, r3
 8000c30:	78fb      	ldrb	r3, [r7, #3]
 8000c32:	4619      	mov	r1, r3
 8000c34:	4620      	mov	r0, r4
 8000c36:	f7ff faed 	bl	8000214 <_ZN15Adc1Stm32f446reC1Eh>
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	605c      	str	r4, [r3, #4]
	positionAxePourcentage = 0;
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	2200      	movs	r2, #0
 8000c42:	721a      	strb	r2, [r3, #8]

	rawPosition = 0;
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	2200      	movs	r2, #0
 8000c48:	729a      	strb	r2, [r3, #10]


	this->noAxeRobot = noAxeRobot;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	78fa      	ldrb	r2, [r7, #3]
 8000c4e:	725a      	strb	r2, [r3, #9]
	//rawPosition = 1;
}
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	4618      	mov	r0, r3
 8000c54:	370c      	adds	r7, #12
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd90      	pop	{r4, r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	08002b28 	.word	0x08002b28

08000c60 <_ZN24PositionAxePotentiometre22setPositionPourcentageEh>:

void PositionAxePotentiometre::setPositionPourcentage(uint8_t positionPourcentage)
{
 8000c60:	b480      	push	{r7}
 8000c62:	b083      	sub	sp, #12
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
 8000c68:	460b      	mov	r3, r1
 8000c6a:	70fb      	strb	r3, [r7, #3]
	this->positionAxePourcentage = positionPourcentage;
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	78fa      	ldrb	r2, [r7, #3]
 8000c70:	721a      	strb	r2, [r3, #8]
}
 8000c72:	bf00      	nop
 8000c74:	370c      	adds	r7, #12
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr

08000c7e <_ZN24PositionAxePotentiometre22getPositionPourcentageEv>:

uint8_t PositionAxePotentiometre::getPositionPourcentage()
{
 8000c7e:	b480      	push	{r7}
 8000c80:	b083      	sub	sp, #12
 8000c82:	af00      	add	r7, sp, #0
 8000c84:	6078      	str	r0, [r7, #4]
	return this->positionAxePourcentage;
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	7a1b      	ldrb	r3, [r3, #8]
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	370c      	adds	r7, #12
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr
	...

08000c98 <_ZN24PositionAxePotentiometre25acquisitionNewPositionAxeEv>:

void PositionAxePotentiometre::acquisitionNewPositionAxe()
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
	adc->startAdcConversion();
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f7ff fe07 	bl	80008b8 <_ZN15Adc1Stm32f446re18startAdcConversionEv>
	if(adc->waitEocFlag())
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	685b      	ldr	r3, [r3, #4]
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f7ff fe22 	bl	80008f8 <_ZN15Adc1Stm32f446re11waitEocFlagEv>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	bf14      	ite	ne
 8000cba:	2301      	movne	r3, #1
 8000cbc:	2300      	moveq	r3, #0
 8000cbe:	b2db      	uxtb	r3, r3
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d06b      	beq.n	8000d9c <_ZN24PositionAxePotentiometre25acquisitionNewPositionAxeEv+0x104>
	{
		rawPosition = adc->getConversion();
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f7ff fdc5 	bl	8000858 <_ZN15Adc1Stm32f446re13getConversionEv>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	b2da      	uxtb	r2, r3
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	729a      	strb	r2, [r3, #10]
		switch(noAxeRobot)
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	7a5b      	ldrb	r3, [r3, #9]
 8000cda:	2b05      	cmp	r3, #5
 8000cdc:	d035      	beq.n	8000d4a <_ZN24PositionAxePotentiometre25acquisitionNewPositionAxeEv+0xb2>
 8000cde:	2b05      	cmp	r3, #5
 8000ce0:	dc4a      	bgt.n	8000d78 <_ZN24PositionAxePotentiometre25acquisitionNewPositionAxeEv+0xe0>
 8000ce2:	2b03      	cmp	r3, #3
 8000ce4:	d002      	beq.n	8000cec <_ZN24PositionAxePotentiometre25acquisitionNewPositionAxeEv+0x54>
 8000ce6:	2b04      	cmp	r3, #4
 8000ce8:	d017      	beq.n	8000d1a <_ZN24PositionAxePotentiometre25acquisitionNewPositionAxeEv+0x82>
 8000cea:	e045      	b.n	8000d78 <_ZN24PositionAxePotentiometre25acquisitionNewPositionAxeEv+0xe0>
		{


		case 3:

			if(rawPosition < POSITION_MIN_COUDE)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	7a9b      	ldrb	r3, [r3, #10]
 8000cf0:	2b8d      	cmp	r3, #141	; 0x8d
 8000cf2:	d802      	bhi.n	8000cfa <_ZN24PositionAxePotentiometre25acquisitionNewPositionAxeEv+0x62>
			{
				rawPosition = POSITION_MIN_COUDE;
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	228e      	movs	r2, #142	; 0x8e
 8000cf8:	729a      	strb	r2, [r3, #10]
			}
			positionAxePourcentage = (100 * (rawPosition - POSITION_MIN_COUDE))/ (POSITION_MAX_COUDE - POSITION_MIN_COUDE);
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	7a9b      	ldrb	r3, [r3, #10]
 8000cfe:	3b8e      	subs	r3, #142	; 0x8e
 8000d00:	2264      	movs	r2, #100	; 0x64
 8000d02:	fb02 f303 	mul.w	r3, r2, r3
 8000d06:	4a27      	ldr	r2, [pc, #156]	; (8000da4 <_ZN24PositionAxePotentiometre25acquisitionNewPositionAxeEv+0x10c>)
 8000d08:	fb82 1203 	smull	r1, r2, r2, r3
 8000d0c:	1152      	asrs	r2, r2, #5
 8000d0e:	17db      	asrs	r3, r3, #31
 8000d10:	1ad3      	subs	r3, r2, r3
 8000d12:	b2da      	uxtb	r2, r3
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	721a      	strb	r2, [r3, #8]
			break;
 8000d18:	e02e      	b.n	8000d78 <_ZN24PositionAxePotentiometre25acquisitionNewPositionAxeEv+0xe0>


		case 4:

			if(rawPosition < POSITION_MIN_EPAULE)
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	7a9b      	ldrb	r3, [r3, #10]
 8000d1e:	2b81      	cmp	r3, #129	; 0x81
 8000d20:	d802      	bhi.n	8000d28 <_ZN24PositionAxePotentiometre25acquisitionNewPositionAxeEv+0x90>
			{
				rawPosition = POSITION_MIN_EPAULE;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	2282      	movs	r2, #130	; 0x82
 8000d26:	729a      	strb	r2, [r3, #10]
			}
			positionAxePourcentage = (100 * (rawPosition - POSITION_MIN_EPAULE))/ (POSITION_MAX_EPAULE - POSITION_MIN_EPAULE);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	7a9b      	ldrb	r3, [r3, #10]
 8000d2c:	3b82      	subs	r3, #130	; 0x82
 8000d2e:	2264      	movs	r2, #100	; 0x64
 8000d30:	fb02 f303 	mul.w	r3, r2, r3
 8000d34:	4a1c      	ldr	r2, [pc, #112]	; (8000da8 <_ZN24PositionAxePotentiometre25acquisitionNewPositionAxeEv+0x110>)
 8000d36:	fb82 1203 	smull	r1, r2, r2, r3
 8000d3a:	441a      	add	r2, r3
 8000d3c:	1112      	asrs	r2, r2, #4
 8000d3e:	17db      	asrs	r3, r3, #31
 8000d40:	1ad3      	subs	r3, r2, r3
 8000d42:	b2da      	uxtb	r2, r3
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	721a      	strb	r2, [r3, #8]
			break;
 8000d48:	e016      	b.n	8000d78 <_ZN24PositionAxePotentiometre25acquisitionNewPositionAxeEv+0xe0>

		case 5:
			if(rawPosition < POSITION_MIN_PINCE)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	7a9b      	ldrb	r3, [r3, #10]
 8000d4e:	2bb9      	cmp	r3, #185	; 0xb9
 8000d50:	d802      	bhi.n	8000d58 <_ZN24PositionAxePotentiometre25acquisitionNewPositionAxeEv+0xc0>
			{
				rawPosition = POSITION_MIN_PINCE;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	22ba      	movs	r2, #186	; 0xba
 8000d56:	729a      	strb	r2, [r3, #10]
			}

			positionAxePourcentage = (100 * (rawPosition - POSITION_MIN_PINCE))/ (POSITION_MAX_PINCE - POSITION_MIN_PINCE);
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	7a9b      	ldrb	r3, [r3, #10]
 8000d5c:	3bba      	subs	r3, #186	; 0xba
 8000d5e:	2264      	movs	r2, #100	; 0x64
 8000d60:	fb02 f303 	mul.w	r3, r2, r3
 8000d64:	4a11      	ldr	r2, [pc, #68]	; (8000dac <_ZN24PositionAxePotentiometre25acquisitionNewPositionAxeEv+0x114>)
 8000d66:	fb82 1203 	smull	r1, r2, r2, r3
 8000d6a:	1152      	asrs	r2, r2, #5
 8000d6c:	17db      	asrs	r3, r3, #31
 8000d6e:	1ad3      	subs	r3, r2, r3
 8000d70:	b2da      	uxtb	r2, r3
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	721a      	strb	r2, [r3, #8]
			break;
 8000d76:	bf00      	nop
		}

		if(positionAxePourcentage > 100)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	7a1b      	ldrb	r3, [r3, #8]
 8000d7c:	2b64      	cmp	r3, #100	; 0x64
 8000d7e:	d902      	bls.n	8000d86 <_ZN24PositionAxePotentiometre25acquisitionNewPositionAxeEv+0xee>
		{
			positionAxePourcentage = 100;
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	2264      	movs	r2, #100	; 0x64
 8000d84:	721a      	strb	r2, [r3, #8]
		}
		setPositionPourcentage(positionAxePourcentage);
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	7a1b      	ldrb	r3, [r3, #8]
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	6878      	ldr	r0, [r7, #4]
 8000d8e:	f7ff ff67 	bl	8000c60 <_ZN24PositionAxePotentiometre22setPositionPourcentageEh>
		adc->clearEocFlag();
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	4618      	mov	r0, r3
 8000d98:	f7ff fdd6 	bl	8000948 <_ZN15Adc1Stm32f446re12clearEocFlagEv>
	}

}
 8000d9c:	bf00      	nop
 8000d9e:	3708      	adds	r7, #8
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	63e7063f 	.word	0x63e7063f
 8000da8:	b21642c9 	.word	0xb21642c9
 8000dac:	76b981db 	.word	0x76b981db

08000db0 <_ZN24PositionAxePotentiometreD1Ev>:
{
	return this->rawPosition;
}


PositionAxePotentiometre::~PositionAxePotentiometre()
 8000db0:	b480      	push	{r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
 8000db8:	4a04      	ldr	r2, [pc, #16]	; (8000dcc <_ZN24PositionAxePotentiometreD1Ev+0x1c>)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	601a      	str	r2, [r3, #0]
{
	// TODO Auto-generated destructor stub
}
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	370c      	adds	r7, #12
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr
 8000dcc:	08002b28 	.word	0x08002b28

08000dd0 <_ZN24PositionAxePotentiometreD0Ev>:
PositionAxePotentiometre::~PositionAxePotentiometre()
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
}
 8000dd8:	6878      	ldr	r0, [r7, #4]
 8000dda:	f7ff ffe9 	bl	8000db0 <_ZN24PositionAxePotentiometreD1Ev>
 8000dde:	210c      	movs	r1, #12
 8000de0:	6878      	ldr	r0, [r7, #4]
 8000de2:	f001 fc82 	bl	80026ea <_ZdlPvj>
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	4618      	mov	r0, r3
 8000dea:	3708      	adds	r7, #8
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}

08000df0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b083      	sub	sp, #12
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	4603      	mov	r3, r0
 8000df8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dfe:	f003 021f 	and.w	r2, r3, #31
 8000e02:	4907      	ldr	r1, [pc, #28]	; (8000e20 <NVIC_EnableIRQ+0x30>)
 8000e04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e08:	095b      	lsrs	r3, r3, #5
 8000e0a:	2001      	movs	r0, #1
 8000e0c:	fa00 f202 	lsl.w	r2, r0, r2
 8000e10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000e14:	bf00      	nop
 8000e16:	370c      	adds	r7, #12
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1e:	4770      	bx	lr
 8000e20:	e000e100 	.word	0xe000e100

08000e24 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	6039      	str	r1, [r7, #0]
 8000e2e:	71fb      	strb	r3, [r7, #7]
  if((int32_t)IRQn < 0) {
 8000e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	da0c      	bge.n	8000e52 <NVIC_SetPriority+0x2e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	b2da      	uxtb	r2, r3
 8000e3c:	490d      	ldr	r1, [pc, #52]	; (8000e74 <NVIC_SetPriority+0x50>)
 8000e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e42:	f003 030f 	and.w	r3, r3, #15
 8000e46:	3b04      	subs	r3, #4
 8000e48:	0112      	lsls	r2, r2, #4
 8000e4a:	b2d2      	uxtb	r2, r2
 8000e4c:	440b      	add	r3, r1
 8000e4e:	761a      	strb	r2, [r3, #24]
  }
  else {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e50:	e009      	b.n	8000e66 <NVIC_SetPriority+0x42>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	b2da      	uxtb	r2, r3
 8000e56:	4908      	ldr	r1, [pc, #32]	; (8000e78 <NVIC_SetPriority+0x54>)
 8000e58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5c:	0112      	lsls	r2, r2, #4
 8000e5e:	b2d2      	uxtb	r2, r2
 8000e60:	440b      	add	r3, r1
 8000e62:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000e66:	bf00      	nop
 8000e68:	370c      	adds	r7, #12
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	e000ed00 	.word	0xe000ed00
 8000e78:	e000e100 	.word	0xe000e100

08000e7c <_ZN15STM32F446Usart3C1Ev>:
#include "STM32F446Usart.h"

STM32F446Usart3* STM32F446Usart3::instance =0;


STM32F446Usart3::STM32F446Usart3()
 8000e7c:	b590      	push	{r4, r7, lr}
 8000e7e:	b085      	sub	sp, #20
 8000e80:	af02      	add	r7, sp, #8
 8000e82:	6078      	str	r0, [r7, #4]
 8000e84:	4a38      	ldr	r2, [pc, #224]	; (8000f68 <_ZN15STM32F446Usart3C1Ev+0xec>)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	601a      	str	r2, [r3, #0]
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	3308      	adds	r3, #8
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f000 f9b4 	bl	80011fc <_ZN8BuffFifoImLt64EEC1Ev>
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f000 f9ae 	bl	80011fc <_ZN8BuffFifoImLt64EEC1Ev>
{
	config = new hardwareConfig();
 8000ea0:	2004      	movs	r0, #4
 8000ea2:	f001 fc24 	bl	80026ee <_Znwj>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	461c      	mov	r4, r3
 8000eaa:	4620      	mov	r0, r4
 8000eac:	f000 feba 	bl	8001c24 <_ZN14hardwareConfigC1Ev>
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	f8c3 4218 	str.w	r4, [r3, #536]	; 0x218
	//active la clk du gpio B et du usart 3
	RCC->APB1ENR |= RCC_APB1ENR_USART3EN;//(1<<18)
 8000eb6:	4b2d      	ldr	r3, [pc, #180]	; (8000f6c <_ZN15STM32F446Usart3C1Ev+0xf0>)
 8000eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eba:	4a2c      	ldr	r2, [pc, #176]	; (8000f6c <_ZN15STM32F446Usart3C1Ev+0xf0>)
 8000ebc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ec0:	6413      	str	r3, [r2, #64]	; 0x40
	RCC->APB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8000ec2:	4b2a      	ldr	r3, [pc, #168]	; (8000f6c <_ZN15STM32F446Usart3C1Ev+0xf0>)
 8000ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec6:	4a29      	ldr	r2, [pc, #164]	; (8000f6c <_ZN15STM32F446Usart3C1Ev+0xf0>)
 8000ec8:	f043 0302 	orr.w	r3, r3, #2
 8000ecc:	6413      	str	r3, [r2, #64]	; 0x40


	//mode alternatif pour pb10 et 11
	config->GPIO_Config(GPIOC, 10, ALTERNATE, 7);
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	f8d3 0218 	ldr.w	r0, [r3, #536]	; 0x218
 8000ed4:	2307      	movs	r3, #7
 8000ed6:	9300      	str	r3, [sp, #0]
 8000ed8:	2302      	movs	r3, #2
 8000eda:	220a      	movs	r2, #10
 8000edc:	4924      	ldr	r1, [pc, #144]	; (8000f70 <_ZN15STM32F446Usart3C1Ev+0xf4>)
 8000ede:	f000 ff3f 	bl	8001d60 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h>
	config->GPIO_Config(GPIOC, 5 , ALTERNATE, 7);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	f8d3 0218 	ldr.w	r0, [r3, #536]	; 0x218
 8000ee8:	2307      	movs	r3, #7
 8000eea:	9300      	str	r3, [sp, #0]
 8000eec:	2302      	movs	r3, #2
 8000eee:	2205      	movs	r2, #5
 8000ef0:	491f      	ldr	r1, [pc, #124]	; (8000f70 <_ZN15STM32F446Usart3C1Ev+0xf4>)
 8000ef2:	f000 ff35 	bl	8001d60 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h>
	GPIOC->AFR[0] |= (7<<8); // registre af7 fction alternative USART3
 8000ef6:	4b1e      	ldr	r3, [pc, #120]	; (8000f70 <_ZN15STM32F446Usart3C1Ev+0xf4>)
 8000ef8:	6a1b      	ldr	r3, [r3, #32]
 8000efa:	4a1d      	ldr	r2, [pc, #116]	; (8000f70 <_ZN15STM32F446Usart3C1Ev+0xf4>)
 8000efc:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000f00:	6213      	str	r3, [r2, #32]
	GPIOC->AFR[1] |= (7<<12);
 8000f02:	4b1b      	ldr	r3, [pc, #108]	; (8000f70 <_ZN15STM32F446Usart3C1Ev+0xf4>)
 8000f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f06:	4a1a      	ldr	r2, [pc, #104]	; (8000f70 <_ZN15STM32F446Usart3C1Ev+0xf4>)
 8000f08:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8000f0c:	6253      	str	r3, [r2, #36]	; 0x24

	//sélection du baud 8N1 @9600
	USART3->CR1 &= ~USART_CR1_UE;// usart disable
 8000f0e:	4b19      	ldr	r3, [pc, #100]	; (8000f74 <_ZN15STM32F446Usart3C1Ev+0xf8>)
 8000f10:	899b      	ldrh	r3, [r3, #12]
 8000f12:	b29b      	uxth	r3, r3
 8000f14:	4a17      	ldr	r2, [pc, #92]	; (8000f74 <_ZN15STM32F446Usart3C1Ev+0xf8>)
 8000f16:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000f1a:	b29b      	uxth	r3, r3
 8000f1c:	8193      	strh	r3, [r2, #12]
	NVIC_EnableIRQ(USART3_IRQn);
 8000f1e:	2027      	movs	r0, #39	; 0x27
 8000f20:	f7ff ff66 	bl	8000df0 <NVIC_EnableIRQ>
	NVIC_SetPriority(USART3_IRQn,4);
 8000f24:	2104      	movs	r1, #4
 8000f26:	2027      	movs	r0, #39	; 0x27
 8000f28:	f7ff ff7c 	bl	8000e24 <NVIC_SetPriority>
	//active le tx et rx + les interruptions dee chaqu'un
	USART3->CR1 |=  USART_CR1_TE | USART_CR1_RE |  USART_CR1_RXNEIE | USART_CR1_TXEIE;
 8000f2c:	4b11      	ldr	r3, [pc, #68]	; (8000f74 <_ZN15STM32F446Usart3C1Ev+0xf8>)
 8000f2e:	899b      	ldrh	r3, [r3, #12]
 8000f30:	b29b      	uxth	r3, r3
 8000f32:	4a10      	ldr	r2, [pc, #64]	; (8000f74 <_ZN15STM32F446Usart3C1Ev+0xf8>)
 8000f34:	f043 03ac 	orr.w	r3, r3, #172	; 0xac
 8000f38:	b29b      	uxth	r3, r3
 8000f3a:	8193      	strh	r3, [r2, #12]
	setBaudRate(9600);
 8000f3c:	f44f 5116 	mov.w	r1, #9600	; 0x2580
 8000f40:	6878      	ldr	r0, [r7, #4]
 8000f42:	f000 f8bf 	bl	80010c4 <_ZN15STM32F446Usart311setBaudRateEm>
	USART3->CR1 |= USART_CR1_UE; //usart enable
 8000f46:	4b0b      	ldr	r3, [pc, #44]	; (8000f74 <_ZN15STM32F446Usart3C1Ev+0xf8>)
 8000f48:	899b      	ldrh	r3, [r3, #12]
 8000f4a:	b29b      	uxth	r3, r3
 8000f4c:	4a09      	ldr	r2, [pc, #36]	; (8000f74 <_ZN15STM32F446Usart3C1Ev+0xf8>)
 8000f4e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000f52:	b29b      	uxth	r3, r3
 8000f54:	8193      	strh	r3, [r2, #12]


	isTransmitting = false;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	2200      	movs	r2, #0
 8000f5a:	711a      	strb	r2, [r3, #4]
}
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	4618      	mov	r0, r3
 8000f60:	370c      	adds	r7, #12
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd90      	pop	{r4, r7, pc}
 8000f66:	bf00      	nop
 8000f68:	08002b38 	.word	0x08002b38
 8000f6c:	40023800 	.word	0x40023800
 8000f70:	40020800 	.word	0x40020800
 8000f74:	40004800 	.word	0x40004800

08000f78 <_ZN15STM32F446Usart3D1Ev>:

STM32F446Usart3::~STM32F446Usart3()
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	4a11      	ldr	r2, [pc, #68]	; (8000fc8 <_ZN15STM32F446Usart3D1Ev+0x50>)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	601a      	str	r2, [r3, #0]
{
	if (instance)
 8000f86:	4b11      	ldr	r3, [pc, #68]	; (8000fcc <_ZN15STM32F446Usart3D1Ev+0x54>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d008      	beq.n	8000fa0 <_ZN15STM32F446Usart3D1Ev+0x28>
		delete instance;
 8000f8e:	4b0f      	ldr	r3, [pc, #60]	; (8000fcc <_ZN15STM32F446Usart3D1Ev+0x54>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d004      	beq.n	8000fa0 <_ZN15STM32F446Usart3D1Ev+0x28>
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	3204      	adds	r2, #4
 8000f9a:	6812      	ldr	r2, [r2, #0]
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	4790      	blx	r2
	if(config)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d009      	beq.n	8000fbe <_ZN15STM32F446Usart3D1Ev+0x46>
		delete config;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d004      	beq.n	8000fbe <_ZN15STM32F446Usart3D1Ev+0x46>
 8000fb4:	681a      	ldr	r2, [r3, #0]
 8000fb6:	3204      	adds	r2, #4
 8000fb8:	6812      	ldr	r2, [r2, #0]
 8000fba:	4618      	mov	r0, r3
 8000fbc:	4790      	blx	r2
}
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	3708      	adds	r7, #8
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	08002b38 	.word	0x08002b38
 8000fcc:	200000b0 	.word	0x200000b0

08000fd0 <_ZN15STM32F446Usart3D0Ev>:
STM32F446Usart3::~STM32F446Usart3()
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
}
 8000fd8:	6878      	ldr	r0, [r7, #4]
 8000fda:	f7ff ffcd 	bl	8000f78 <_ZN15STM32F446Usart3D1Ev>
 8000fde:	f44f 7107 	mov.w	r1, #540	; 0x21c
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f001 fb81 	bl	80026ea <_ZdlPvj>
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	4618      	mov	r0, r3
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
	...

08000ff4 <_ZN15STM32F446Usart311getInstanceEv>:
STM32F446Usart3 * STM32F446Usart3::getInstance()
{
 8000ff4:	b598      	push	{r3, r4, r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
	if(instance==0)
 8000ff8:	4b09      	ldr	r3, [pc, #36]	; (8001020 <_ZN15STM32F446Usart311getInstanceEv+0x2c>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d10a      	bne.n	8001016 <_ZN15STM32F446Usart311getInstanceEv+0x22>
		instance=new STM32F446Usart3();
 8001000:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8001004:	f001 fb73 	bl	80026ee <_Znwj>
 8001008:	4603      	mov	r3, r0
 800100a:	461c      	mov	r4, r3
 800100c:	4620      	mov	r0, r4
 800100e:	f7ff ff35 	bl	8000e7c <_ZN15STM32F446Usart3C1Ev>
 8001012:	4b03      	ldr	r3, [pc, #12]	; (8001020 <_ZN15STM32F446Usart311getInstanceEv+0x2c>)
 8001014:	601c      	str	r4, [r3, #0]
	return instance;
 8001016:	4b02      	ldr	r3, [pc, #8]	; (8001020 <_ZN15STM32F446Usart311getInstanceEv+0x2c>)
 8001018:	681b      	ldr	r3, [r3, #0]
}
 800101a:	4618      	mov	r0, r3
 800101c:	bd98      	pop	{r3, r4, r7, pc}
 800101e:	bf00      	nop
 8001020:	200000b0 	.word	0x200000b0

08001024 <_ZN15STM32F446Usart35writeEh>:
void STM32F446Usart3::write(uint8_t data)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
 800102c:	460b      	mov	r3, r1
 800102e:	70fb      	strb	r3, [r7, #3]
	buffTx.add(data);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8001036:	78fa      	ldrb	r2, [r7, #3]
 8001038:	4611      	mov	r1, r2
 800103a:	4618      	mov	r0, r3
 800103c:	f000 f8ea 	bl	8001214 <_ZN8BuffFifoImLt64EE3addEm>
	if(!isTransmitting)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	791b      	ldrb	r3, [r3, #4]
 8001044:	f083 0301 	eor.w	r3, r3, #1
 8001048:	b2db      	uxtb	r3, r3
 800104a:	2b00      	cmp	r3, #0
 800104c:	d00a      	beq.n	8001064 <_ZN15STM32F446Usart35writeEh+0x40>
	{
		isTransmitting =true;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	2201      	movs	r2, #1
 8001052:	711a      	strb	r2, [r3, #4]
		USART3->CR1 |= USART_CR1_TXEIE;
 8001054:	4b05      	ldr	r3, [pc, #20]	; (800106c <_ZN15STM32F446Usart35writeEh+0x48>)
 8001056:	899b      	ldrh	r3, [r3, #12]
 8001058:	b29b      	uxth	r3, r3
 800105a:	4a04      	ldr	r2, [pc, #16]	; (800106c <_ZN15STM32F446Usart35writeEh+0x48>)
 800105c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001060:	b29b      	uxth	r3, r3
 8001062:	8193      	strh	r3, [r2, #12]
	}
}
 8001064:	bf00      	nop
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	40004800 	.word	0x40004800

08001070 <_ZN15STM32F446Usart34readEv>:
		{
			write(*string++);
		}
}
uint8_t STM32F446Usart3:: read(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
	if(buffRx.isEmpty())
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	3308      	adds	r3, #8
 800107c:	4618      	mov	r0, r3
 800107e:	f000 f8ea 	bl	8001256 <_ZNK8BuffFifoImLt64EE7isEmptyEv>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <_ZN15STM32F446Usart34readEv+0x1c>
		return 0;
 8001088:	2300      	movs	r3, #0
 800108a:	e006      	b.n	800109a <_ZN15STM32F446Usart34readEv+0x2a>
	return buffRx.rem();
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	3308      	adds	r3, #8
 8001090:	4618      	mov	r0, r3
 8001092:	f000 f8f3 	bl	800127c <_ZN8BuffFifoImLt64EE3remEv>
 8001096:	4603      	mov	r3, r0
 8001098:	b2db      	uxtb	r3, r3
}
 800109a:	4618      	mov	r0, r3
 800109c:	3708      	adds	r7, #8
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}

080010a2 <_ZNK15STM32F446Usart313dataAvailableEv>:
bool STM32F446Usart3::dataAvailable() const
{
 80010a2:	b580      	push	{r7, lr}
 80010a4:	b082      	sub	sp, #8
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	6078      	str	r0, [r7, #4]
	return !buffRx.isEmpty();
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	3308      	adds	r3, #8
 80010ae:	4618      	mov	r0, r3
 80010b0:	f000 f8d1 	bl	8001256 <_ZNK8BuffFifoImLt64EE7isEmptyEv>
 80010b4:	4603      	mov	r3, r0
 80010b6:	f083 0301 	eor.w	r3, r3, #1
 80010ba:	b2db      	uxtb	r3, r3
}
 80010bc:	4618      	mov	r0, r3
 80010be:	3708      	adds	r7, #8
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <_ZN15STM32F446Usart311setBaudRateEm>:
void STM32F446Usart3::setBaudRate(uint32_t baudrate)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	6039      	str	r1, [r7, #0]
	if(baudrate > 2810000)
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	4a14      	ldr	r2, [pc, #80]	; (8001124 <_ZN15STM32F446Usart311setBaudRateEm+0x60>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d90a      	bls.n	80010ec <_ZN15STM32F446Usart311setBaudRateEm+0x28>
		USART3->CR1 |= USART_CR1_OVER8;
 80010d6:	4b14      	ldr	r3, [pc, #80]	; (8001128 <_ZN15STM32F446Usart311setBaudRateEm+0x64>)
 80010d8:	899b      	ldrh	r3, [r3, #12]
 80010da:	b29b      	uxth	r3, r3
 80010dc:	4a12      	ldr	r2, [pc, #72]	; (8001128 <_ZN15STM32F446Usart311setBaudRateEm+0x64>)
 80010de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80010e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80010e6:	b29b      	uxth	r3, r3
 80010e8:	8193      	strh	r3, [r2, #12]
 80010ea:	e007      	b.n	80010fc <_ZN15STM32F446Usart311setBaudRateEm+0x38>
	else
		USART3->CR1 &= ~USART_CR1_OVER8;
 80010ec:	4b0e      	ldr	r3, [pc, #56]	; (8001128 <_ZN15STM32F446Usart311setBaudRateEm+0x64>)
 80010ee:	899b      	ldrh	r3, [r3, #12]
 80010f0:	b29b      	uxth	r3, r3
 80010f2:	4a0d      	ldr	r2, [pc, #52]	; (8001128 <_ZN15STM32F446Usart311setBaudRateEm+0x64>)
 80010f4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80010f8:	b29b      	uxth	r3, r3
 80010fa:	8193      	strh	r3, [r2, #12]

	USART3->BRR |= (SystemCoreClock>>2) / baudrate;
 80010fc:	4b0a      	ldr	r3, [pc, #40]	; (8001128 <_ZN15STM32F446Usart311setBaudRateEm+0x64>)
 80010fe:	891b      	ldrh	r3, [r3, #8]
 8001100:	b29a      	uxth	r2, r3
 8001102:	4b0a      	ldr	r3, [pc, #40]	; (800112c <_ZN15STM32F446Usart311setBaudRateEm+0x68>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	0899      	lsrs	r1, r3, #2
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	fbb1 f3f3 	udiv	r3, r1, r3
 800110e:	b29b      	uxth	r3, r3
 8001110:	4905      	ldr	r1, [pc, #20]	; (8001128 <_ZN15STM32F446Usart311setBaudRateEm+0x64>)
 8001112:	4313      	orrs	r3, r2
 8001114:	b29b      	uxth	r3, r3
 8001116:	810b      	strh	r3, [r1, #8]
}
 8001118:	bf00      	nop
 800111a:	370c      	adds	r7, #12
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr
 8001124:	002ae090 	.word	0x002ae090
 8001128:	40004800 	.word	0x40004800
 800112c:	2000001c 	.word	0x2000001c

08001130 <USART3_IRQHandler>:

extern "C"
{
void USART3_IRQHandler(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
	volatile unsigned int usartStatus;
	char tmp;
	//recupere le statu de l'usart
	usartStatus = USART3->SR;
 8001136:	4b2f      	ldr	r3, [pc, #188]	; (80011f4 <USART3_IRQHandler+0xc4>)
 8001138:	881b      	ldrh	r3, [r3, #0]
 800113a:	b29b      	uxth	r3, r3
 800113c:	603b      	str	r3, [r7, #0]

	if(usartStatus & USART_SR_RXNE)
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	f003 0320 	and.w	r3, r3, #32
 8001144:	2b00      	cmp	r3, #0
 8001146:	bf14      	ite	ne
 8001148:	2301      	movne	r3, #1
 800114a:	2300      	moveq	r3, #0
 800114c:	b2db      	uxtb	r3, r3
 800114e:	2b00      	cmp	r3, #0
 8001150:	d013      	beq.n	800117a <USART3_IRQHandler+0x4a>
	{
		USART3->SR &= ~USART_SR_RXNE;
 8001152:	4b28      	ldr	r3, [pc, #160]	; (80011f4 <USART3_IRQHandler+0xc4>)
 8001154:	881b      	ldrh	r3, [r3, #0]
 8001156:	b29b      	uxth	r3, r3
 8001158:	4a26      	ldr	r2, [pc, #152]	; (80011f4 <USART3_IRQHandler+0xc4>)
 800115a:	f023 0320 	bic.w	r3, r3, #32
 800115e:	b29b      	uxth	r3, r3
 8001160:	8013      	strh	r3, [r2, #0]
		tmp =USART3->DR;
 8001162:	4b24      	ldr	r3, [pc, #144]	; (80011f4 <USART3_IRQHandler+0xc4>)
 8001164:	889b      	ldrh	r3, [r3, #4]
 8001166:	b29b      	uxth	r3, r3
 8001168:	71fb      	strb	r3, [r7, #7]
		STM32F446Usart3::instance->buffRx.add(tmp);
 800116a:	4b23      	ldr	r3, [pc, #140]	; (80011f8 <USART3_IRQHandler+0xc8>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	3308      	adds	r3, #8
 8001170:	79fa      	ldrb	r2, [r7, #7]
 8001172:	4611      	mov	r1, r2
 8001174:	4618      	mov	r0, r3
 8001176:	f000 f84d 	bl	8001214 <_ZN8BuffFifoImLt64EE3addEm>
	}
	if(usartStatus & USART_SR_TXE)
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001180:	2b00      	cmp	r3, #0
 8001182:	bf14      	ite	ne
 8001184:	2301      	movne	r3, #1
 8001186:	2300      	moveq	r3, #0
 8001188:	b2db      	uxtb	r3, r3
 800118a:	2b00      	cmp	r3, #0
 800118c:	d02d      	beq.n	80011ea <USART3_IRQHandler+0xba>
	{
		USART3->SR &= ~USART_CR1_TXEIE;
 800118e:	4b19      	ldr	r3, [pc, #100]	; (80011f4 <USART3_IRQHandler+0xc4>)
 8001190:	881b      	ldrh	r3, [r3, #0]
 8001192:	b29b      	uxth	r3, r3
 8001194:	4a17      	ldr	r2, [pc, #92]	; (80011f4 <USART3_IRQHandler+0xc4>)
 8001196:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800119a:	b29b      	uxth	r3, r3
 800119c:	8013      	strh	r3, [r2, #0]
		if(STM32F446Usart3::instance->buffTx.isEmpty())
 800119e:	4b16      	ldr	r3, [pc, #88]	; (80011f8 <USART3_IRQHandler+0xc8>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80011a6:	4618      	mov	r0, r3
 80011a8:	f000 f855 	bl	8001256 <_ZNK8BuffFifoImLt64EE7isEmptyEv>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d00c      	beq.n	80011cc <USART3_IRQHandler+0x9c>
		{
			STM32F446Usart3::instance->isTransmitting =false;
 80011b2:	4b11      	ldr	r3, [pc, #68]	; (80011f8 <USART3_IRQHandler+0xc8>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	2200      	movs	r2, #0
 80011b8:	711a      	strb	r2, [r3, #4]
			USART3->CR1 &= (~USART_CR1_TXEIE);
 80011ba:	4b0e      	ldr	r3, [pc, #56]	; (80011f4 <USART3_IRQHandler+0xc4>)
 80011bc:	899b      	ldrh	r3, [r3, #12]
 80011be:	b29b      	uxth	r3, r3
 80011c0:	4a0c      	ldr	r2, [pc, #48]	; (80011f4 <USART3_IRQHandler+0xc4>)
 80011c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80011c6:	b29b      	uxth	r3, r3
 80011c8:	8193      	strh	r3, [r2, #12]

			USART3->DR = STM32F446Usart3::instance->buffTx.rem();
			STM32F446Usart3::instance->isTransmitting= true;
		}
	}
}
 80011ca:	e00e      	b.n	80011ea <USART3_IRQHandler+0xba>
			USART3->DR = STM32F446Usart3::instance->buffTx.rem();
 80011cc:	4b0a      	ldr	r3, [pc, #40]	; (80011f8 <USART3_IRQHandler+0xc8>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80011d4:	4618      	mov	r0, r3
 80011d6:	f000 f851 	bl	800127c <_ZN8BuffFifoImLt64EE3remEv>
 80011da:	4602      	mov	r2, r0
 80011dc:	4b05      	ldr	r3, [pc, #20]	; (80011f4 <USART3_IRQHandler+0xc4>)
 80011de:	b292      	uxth	r2, r2
 80011e0:	809a      	strh	r2, [r3, #4]
			STM32F446Usart3::instance->isTransmitting= true;
 80011e2:	4b05      	ldr	r3, [pc, #20]	; (80011f8 <USART3_IRQHandler+0xc8>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	2201      	movs	r2, #1
 80011e8:	711a      	strb	r2, [r3, #4]
}
 80011ea:	bf00      	nop
 80011ec:	3708      	adds	r7, #8
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	40004800 	.word	0x40004800
 80011f8:	200000b0 	.word	0x200000b0

080011fc <_ZN8BuffFifoImLt64EEC1Ev>:
#include <stdlib.h>
template <class T, uint16_t nSize>
class BuffFifo {
public:

	BuffFifo()
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
	{
        reset();
 8001204:	6878      	ldr	r0, [r7, #4]
 8001206:	f000 f858 	bl	80012ba <_ZN8BuffFifoImLt64EE5resetEv>
    }
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4618      	mov	r0, r3
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}

08001214 <_ZN8BuffFifoImLt64EE3addEm>:
    {
        in = 0;
        out = 0;
    }

    bool add(T e)
 8001214:	b480      	push	{r7}
 8001216:	b083      	sub	sp, #12
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	6039      	str	r1, [r7, #0]
    {
        if( (in + 1) != out )
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	1c5a      	adds	r2, r3, #1
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	429a      	cmp	r2, r3
 800122a:	d00d      	beq.n	8001248 <_ZN8BuffFifoImLt64EE3addEm+0x34>
        {
            data[in++ & (nSize-1)] = e;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	1c59      	adds	r1, r3, #1
 8001232:	687a      	ldr	r2, [r7, #4]
 8001234:	6011      	str	r1, [r2, #0]
 8001236:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	3202      	adds	r2, #2
 800123e:	6839      	ldr	r1, [r7, #0]
 8001240:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            return 1;
 8001244:	2301      	movs	r3, #1
 8001246:	e000      	b.n	800124a <_ZN8BuffFifoImLt64EE3addEm+0x36>
        }
        return 0;
 8001248:	2300      	movs	r3, #0
    }
 800124a:	4618      	mov	r0, r3
 800124c:	370c      	adds	r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr

08001256 <_ZNK8BuffFifoImLt64EE7isEmptyEv>:
            return data[out++ & (nSize-1)] ;
        }
        return data[0];
    }

    bool isEmpty() const{
 8001256:	b480      	push	{r7}
 8001258:	b083      	sub	sp, #12
 800125a:	af00      	add	r7, sp, #0
 800125c:	6078      	str	r0, [r7, #4]
        return (out == in);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	685a      	ldr	r2, [r3, #4]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	429a      	cmp	r2, r3
 8001268:	bf0c      	ite	eq
 800126a:	2301      	moveq	r3, #1
 800126c:	2300      	movne	r3, #0
 800126e:	b2db      	uxtb	r3, r3
    }
 8001270:	4618      	mov	r0, r3
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr

0800127c <_ZN8BuffFifoImLt64EE3remEv>:
    T rem(){
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
        if (!isEmpty())
 8001284:	6878      	ldr	r0, [r7, #4]
 8001286:	f7ff ffe6 	bl	8001256 <_ZNK8BuffFifoImLt64EE7isEmptyEv>
 800128a:	4603      	mov	r3, r0
 800128c:	f083 0301 	eor.w	r3, r3, #1
 8001290:	b2db      	uxtb	r3, r3
 8001292:	2b00      	cmp	r3, #0
 8001294:	d00b      	beq.n	80012ae <_ZN8BuffFifoImLt64EE3remEv+0x32>
            return data[out++ & (nSize-1)] ;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	1c59      	adds	r1, r3, #1
 800129c:	687a      	ldr	r2, [r7, #4]
 800129e:	6051      	str	r1, [r2, #4]
 80012a0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	3202      	adds	r2, #2
 80012a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012ac:	e001      	b.n	80012b2 <_ZN8BuffFifoImLt64EE3remEv+0x36>
        return data[0];
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	689b      	ldr	r3, [r3, #8]
    }
 80012b2:	4618      	mov	r0, r3
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}

080012ba <_ZN8BuffFifoImLt64EE5resetEv>:
    void reset()
 80012ba:	b480      	push	{r7}
 80012bc:	b083      	sub	sp, #12
 80012be:	af00      	add	r7, sp, #0
 80012c0:	6078      	str	r0, [r7, #4]
        in = 0;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2200      	movs	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
        out = 0;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2200      	movs	r2, #0
 80012cc:	605a      	str	r2, [r3, #4]
    }
 80012ce:	bf00      	nop
 80012d0:	370c      	adds	r7, #12
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr
	...

080012dc <NVIC_EnableIRQ>:
{
 80012dc:	b480      	push	{r7}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4603      	mov	r3, r0
 80012e4:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80012e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ea:	f003 021f 	and.w	r2, r3, #31
 80012ee:	4907      	ldr	r1, [pc, #28]	; (800130c <NVIC_EnableIRQ+0x30>)
 80012f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f4:	095b      	lsrs	r3, r3, #5
 80012f6:	2001      	movs	r0, #1
 80012f8:	fa00 f202 	lsl.w	r2, r0, r2
 80012fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001300:	bf00      	nop
 8001302:	370c      	adds	r7, #12
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr
 800130c:	e000e100 	.word	0xe000e100

08001310 <NVIC_SetPriority>:
{
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	4603      	mov	r3, r0
 8001318:	6039      	str	r1, [r7, #0]
 800131a:	71fb      	strb	r3, [r7, #7]
  if((int32_t)IRQn < 0) {
 800131c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001320:	2b00      	cmp	r3, #0
 8001322:	da0c      	bge.n	800133e <NVIC_SetPriority+0x2e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	b2da      	uxtb	r2, r3
 8001328:	490d      	ldr	r1, [pc, #52]	; (8001360 <NVIC_SetPriority+0x50>)
 800132a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800132e:	f003 030f 	and.w	r3, r3, #15
 8001332:	3b04      	subs	r3, #4
 8001334:	0112      	lsls	r2, r2, #4
 8001336:	b2d2      	uxtb	r2, r2
 8001338:	440b      	add	r3, r1
 800133a:	761a      	strb	r2, [r3, #24]
}
 800133c:	e009      	b.n	8001352 <NVIC_SetPriority+0x42>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	b2da      	uxtb	r2, r3
 8001342:	4908      	ldr	r1, [pc, #32]	; (8001364 <NVIC_SetPriority+0x54>)
 8001344:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001348:	0112      	lsls	r2, r2, #4
 800134a:	b2d2      	uxtb	r2, r2
 800134c:	440b      	add	r3, r1
 800134e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001352:	bf00      	nop
 8001354:	370c      	adds	r7, #12
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop
 8001360:	e000ed00 	.word	0xe000ed00
 8001364:	e000e100 	.word	0xe000e100

08001368 <_ZN5TimerD1Ev>:
	 */
	Timer(TIM_TypeDef * tmr, uint32_t us,bool interruptEnable);
	/*
	 * Destructeur
	 */
	virtual ~Timer(){};
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	4a04      	ldr	r2, [pc, #16]	; (8001384 <_ZN5TimerD1Ev+0x1c>)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	601a      	str	r2, [r3, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4618      	mov	r0, r3
 800137a:	370c      	adds	r7, #12
 800137c:	46bd      	mov	sp, r7
 800137e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001382:	4770      	bx	lr
 8001384:	08002b84 	.word	0x08002b84

08001388 <_ZN5TimerD0Ev>:
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	6878      	ldr	r0, [r7, #4]
 8001392:	f7ff ffe9 	bl	8001368 <_ZN5TimerD1Ev>
 8001396:	2108      	movs	r1, #8
 8001398:	6878      	ldr	r0, [r7, #4]
 800139a:	f001 f9a6 	bl	80026ea <_ZdlPvj>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	4618      	mov	r0, r3
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <_ZN5TimerC1EP11TIM_TypeDefmb>:
 *      Author: Tristan Franc
 */

#include "Timer_PWM.h"

Timer::Timer(TIM_TypeDef * tmr, uint32_t us,bool interruptEnable)
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b084      	sub	sp, #16
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	60f8      	str	r0, [r7, #12]
 80013b0:	60b9      	str	r1, [r7, #8]
 80013b2:	607a      	str	r2, [r7, #4]
 80013b4:	70fb      	strb	r3, [r7, #3]
 80013b6:	4a4c      	ldr	r2, [pc, #304]	; (80014e8 <_ZN5TimerC1EP11TIM_TypeDefmb+0x140>)
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	601a      	str	r2, [r3, #0]
{
	timer = tmr;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	68ba      	ldr	r2, [r7, #8]
 80013c0:	605a      	str	r2, [r3, #4]
	if(tmr== TIM1)
 80013c2:	68bb      	ldr	r3, [r7, #8]
 80013c4:	4a49      	ldr	r2, [pc, #292]	; (80014ec <_ZN5TimerC1EP11TIM_TypeDefmb+0x144>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d10f      	bne.n	80013ea <_ZN5TimerC1EP11TIM_TypeDefmb+0x42>
	{
		RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 80013ca:	4b49      	ldr	r3, [pc, #292]	; (80014f0 <_ZN5TimerC1EP11TIM_TypeDefmb+0x148>)
 80013cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ce:	4a48      	ldr	r2, [pc, #288]	; (80014f0 <_ZN5TimerC1EP11TIM_TypeDefmb+0x148>)
 80013d0:	f043 0301 	orr.w	r3, r3, #1
 80013d4:	6453      	str	r3, [r2, #68]	; 0x44
		if(interruptEnable)
 80013d6:	78fb      	ldrb	r3, [r7, #3]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d006      	beq.n	80013ea <_ZN5TimerC1EP11TIM_TypeDefmb+0x42>
		{
			NVIC_EnableIRQ(TIM1_CC_IRQn);
 80013dc:	201b      	movs	r0, #27
 80013de:	f7ff ff7d 	bl	80012dc <NVIC_EnableIRQ>
			NVIC_SetPriority(TIM1_CC_IRQn, 2);
 80013e2:	2102      	movs	r1, #2
 80013e4:	201b      	movs	r0, #27
 80013e6:	f7ff ff93 	bl	8001310 <NVIC_SetPriority>
		}
	}
	if ( tmr == TIM2)
 80013ea:	68bb      	ldr	r3, [r7, #8]
 80013ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80013f0:	d10f      	bne.n	8001412 <_ZN5TimerC1EP11TIM_TypeDefmb+0x6a>
	{
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 80013f2:	4b3f      	ldr	r3, [pc, #252]	; (80014f0 <_ZN5TimerC1EP11TIM_TypeDefmb+0x148>)
 80013f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f6:	4a3e      	ldr	r2, [pc, #248]	; (80014f0 <_ZN5TimerC1EP11TIM_TypeDefmb+0x148>)
 80013f8:	f043 0301 	orr.w	r3, r3, #1
 80013fc:	6413      	str	r3, [r2, #64]	; 0x40
		if(interruptEnable)
 80013fe:	78fb      	ldrb	r3, [r7, #3]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d006      	beq.n	8001412 <_ZN5TimerC1EP11TIM_TypeDefmb+0x6a>
		{
			NVIC_EnableIRQ(TIM2_IRQn);
 8001404:	201c      	movs	r0, #28
 8001406:	f7ff ff69 	bl	80012dc <NVIC_EnableIRQ>
			NVIC_SetPriority(TIM2_IRQn,1);
 800140a:	2101      	movs	r1, #1
 800140c:	201c      	movs	r0, #28
 800140e:	f7ff ff7f 	bl	8001310 <NVIC_SetPriority>
		}
	}
	if ( tmr == TIM3)
 8001412:	68bb      	ldr	r3, [r7, #8]
 8001414:	4a37      	ldr	r2, [pc, #220]	; (80014f4 <_ZN5TimerC1EP11TIM_TypeDefmb+0x14c>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d10f      	bne.n	800143a <_ZN5TimerC1EP11TIM_TypeDefmb+0x92>
	{
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 800141a:	4b35      	ldr	r3, [pc, #212]	; (80014f0 <_ZN5TimerC1EP11TIM_TypeDefmb+0x148>)
 800141c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800141e:	4a34      	ldr	r2, [pc, #208]	; (80014f0 <_ZN5TimerC1EP11TIM_TypeDefmb+0x148>)
 8001420:	f043 0302 	orr.w	r3, r3, #2
 8001424:	6413      	str	r3, [r2, #64]	; 0x40
		if(interruptEnable)
 8001426:	78fb      	ldrb	r3, [r7, #3]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d006      	beq.n	800143a <_ZN5TimerC1EP11TIM_TypeDefmb+0x92>
		{
			NVIC_EnableIRQ(TIM3_IRQn);
 800142c:	201d      	movs	r0, #29
 800142e:	f7ff ff55 	bl	80012dc <NVIC_EnableIRQ>
			NVIC_SetPriority(TIM3_IRQn,1);
 8001432:	2101      	movs	r1, #1
 8001434:	201d      	movs	r0, #29
 8001436:	f7ff ff6b 	bl	8001310 <NVIC_SetPriority>
		}
	}
	if ( tmr == TIM4)
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	4a2e      	ldr	r2, [pc, #184]	; (80014f8 <_ZN5TimerC1EP11TIM_TypeDefmb+0x150>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d10f      	bne.n	8001462 <_ZN5TimerC1EP11TIM_TypeDefmb+0xba>
	{
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 8001442:	4b2b      	ldr	r3, [pc, #172]	; (80014f0 <_ZN5TimerC1EP11TIM_TypeDefmb+0x148>)
 8001444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001446:	4a2a      	ldr	r2, [pc, #168]	; (80014f0 <_ZN5TimerC1EP11TIM_TypeDefmb+0x148>)
 8001448:	f043 0304 	orr.w	r3, r3, #4
 800144c:	6413      	str	r3, [r2, #64]	; 0x40
		if(interruptEnable)
 800144e:	78fb      	ldrb	r3, [r7, #3]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d006      	beq.n	8001462 <_ZN5TimerC1EP11TIM_TypeDefmb+0xba>
		{
			NVIC_EnableIRQ(TIM4_IRQn);
 8001454:	201e      	movs	r0, #30
 8001456:	f7ff ff41 	bl	80012dc <NVIC_EnableIRQ>
			NVIC_SetPriority(TIM4_IRQn,0);
 800145a:	2100      	movs	r1, #0
 800145c:	201e      	movs	r0, #30
 800145e:	f7ff ff57 	bl	8001310 <NVIC_SetPriority>
		}

	}
	if ( tmr == TIM5)
 8001462:	68bb      	ldr	r3, [r7, #8]
 8001464:	4a25      	ldr	r2, [pc, #148]	; (80014fc <_ZN5TimerC1EP11TIM_TypeDefmb+0x154>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d10f      	bne.n	800148a <_ZN5TimerC1EP11TIM_TypeDefmb+0xe2>
	{
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 800146a:	4b21      	ldr	r3, [pc, #132]	; (80014f0 <_ZN5TimerC1EP11TIM_TypeDefmb+0x148>)
 800146c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800146e:	4a20      	ldr	r2, [pc, #128]	; (80014f0 <_ZN5TimerC1EP11TIM_TypeDefmb+0x148>)
 8001470:	f043 0308 	orr.w	r3, r3, #8
 8001474:	6413      	str	r3, [r2, #64]	; 0x40
		if(interruptEnable)
 8001476:	78fb      	ldrb	r3, [r7, #3]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d006      	beq.n	800148a <_ZN5TimerC1EP11TIM_TypeDefmb+0xe2>
		{
			NVIC_EnableIRQ(TIM5_IRQn);
 800147c:	2032      	movs	r0, #50	; 0x32
 800147e:	f7ff ff2d 	bl	80012dc <NVIC_EnableIRQ>
			NVIC_SetPriority(TIM5_IRQn,2);
 8001482:	2102      	movs	r1, #2
 8001484:	2032      	movs	r0, #50	; 0x32
 8001486:	f7ff ff43 	bl	8001310 <NVIC_SetPriority>
		}
	}
	if (tmr == TIM7)
 800148a:	68bb      	ldr	r3, [r7, #8]
 800148c:	4a1c      	ldr	r2, [pc, #112]	; (8001500 <_ZN5TimerC1EP11TIM_TypeDefmb+0x158>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d10f      	bne.n	80014b2 <_ZN5TimerC1EP11TIM_TypeDefmb+0x10a>
	    {
	        RCC->APB1ENR |= RCC_APB1ENR_TIM7EN;
 8001492:	4b17      	ldr	r3, [pc, #92]	; (80014f0 <_ZN5TimerC1EP11TIM_TypeDefmb+0x148>)
 8001494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001496:	4a16      	ldr	r2, [pc, #88]	; (80014f0 <_ZN5TimerC1EP11TIM_TypeDefmb+0x148>)
 8001498:	f043 0320 	orr.w	r3, r3, #32
 800149c:	6413      	str	r3, [r2, #64]	; 0x40
	        if(interruptEnable)
 800149e:	78fb      	ldrb	r3, [r7, #3]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d006      	beq.n	80014b2 <_ZN5TimerC1EP11TIM_TypeDefmb+0x10a>
	        {
	            NVIC_EnableIRQ(TIM7_IRQn);
 80014a4:	2037      	movs	r0, #55	; 0x37
 80014a6:	f7ff ff19 	bl	80012dc <NVIC_EnableIRQ>
	            NVIC_SetPriority(TIM7_IRQn,2);
 80014aa:	2102      	movs	r1, #2
 80014ac:	2037      	movs	r0, #55	; 0x37
 80014ae:	f7ff ff2f 	bl	8001310 <NVIC_SetPriority>
	        }
	    }
	setPeriod(us);
 80014b2:	6879      	ldr	r1, [r7, #4]
 80014b4:	68f8      	ldr	r0, [r7, #12]
 80014b6:	f000 f825 	bl	8001504 <_ZN5Timer9setPeriodEm>
	if(interruptEnable)
 80014ba:	78fb      	ldrb	r3, [r7, #3]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d003      	beq.n	80014c8 <_ZN5TimerC1EP11TIM_TypeDefmb+0x120>
		timer->DIER = TIM_DIER_UIE;
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	2201      	movs	r2, #1
 80014c6:	819a      	strh	r2, [r3, #12]
	timer->CR1 |= TIM_CR1_ARPE;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	881b      	ldrh	r3, [r3, #0]
 80014ce:	b29a      	uxth	r2, r3
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80014d8:	b292      	uxth	r2, r2
 80014da:	801a      	strh	r2, [r3, #0]
}
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	4618      	mov	r0, r3
 80014e0:	3710      	adds	r7, #16
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	08002b84 	.word	0x08002b84
 80014ec:	40010000 	.word	0x40010000
 80014f0:	40023800 	.word	0x40023800
 80014f4:	40000400 	.word	0x40000400
 80014f8:	40000800 	.word	0x40000800
 80014fc:	40000c00 	.word	0x40000c00
 8001500:	40001400 	.word	0x40001400

08001504 <_ZN5Timer9setPeriodEm>:

void Timer::setPeriod(uint32_t us)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	6039      	str	r1, [r7, #0]
	uint32_t divFactor = 2000000;
 800150e:	4b17      	ldr	r3, [pc, #92]	; (800156c <_ZN5Timer9setPeriodEm+0x68>)
 8001510:	60fb      	str	r3, [r7, #12]
	uint32_t reload = us - 1;
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	3b01      	subs	r3, #1
 8001516:	60bb      	str	r3, [r7, #8]

	if ( us > 10000)
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	f242 7210 	movw	r2, #10000	; 0x2710
 800151e:	4293      	cmp	r3, r2
 8001520:	d909      	bls.n	8001536 <_ZN5Timer9setPeriodEm+0x32>
	{
		reload = us / 100 - 1;
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	4a12      	ldr	r2, [pc, #72]	; (8001570 <_ZN5Timer9setPeriodEm+0x6c>)
 8001526:	fba2 2303 	umull	r2, r3, r2, r3
 800152a:	095b      	lsrs	r3, r3, #5
 800152c:	3b01      	subs	r3, #1
 800152e:	60bb      	str	r3, [r7, #8]
		divFactor = 20000;
 8001530:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001534:	60fb      	str	r3, [r7, #12]
	}

	if(reload < 1)
 8001536:	68bb      	ldr	r3, [r7, #8]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d101      	bne.n	8001540 <_ZN5Timer9setPeriodEm+0x3c>
		reload = 1;
 800153c:	2301      	movs	r3, #1
 800153e:	60bb      	str	r3, [r7, #8]

	stop();
 8001540:	6878      	ldr	r0, [r7, #4]
 8001542:	f000 f90f 	bl	8001764 <_ZN5Timer4stopEv>
	timer->PSC = SystemCoreClock / divFactor - 1;
 8001546:	4b0b      	ldr	r3, [pc, #44]	; (8001574 <_ZN5Timer9setPeriodEm+0x70>)
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001550:	b29a      	uxth	r2, r3
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	3a01      	subs	r2, #1
 8001558:	b292      	uxth	r2, r2
 800155a:	851a      	strh	r2, [r3, #40]	; 0x28
	timer->ARR = reload;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	68ba      	ldr	r2, [r7, #8]
 8001562:	62da      	str	r2, [r3, #44]	; 0x2c

}
 8001564:	bf00      	nop
 8001566:	3710      	adds	r7, #16
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	001e8480 	.word	0x001e8480
 8001570:	51eb851f 	.word	0x51eb851f
 8001574:	2000001c 	.word	0x2000001c

08001578 <_ZN5Timer9enablePWMEhmt>:
void Timer::enablePWM(uint8_t ch, uint32_t freq, uint16_t range)
{
 8001578:	b480      	push	{r7}
 800157a:	b085      	sub	sp, #20
 800157c:	af00      	add	r7, sp, #0
 800157e:	60f8      	str	r0, [r7, #12]
 8001580:	607a      	str	r2, [r7, #4]
 8001582:	461a      	mov	r2, r3
 8001584:	460b      	mov	r3, r1
 8001586:	72fb      	strb	r3, [r7, #11]
 8001588:	4613      	mov	r3, r2
 800158a:	813b      	strh	r3, [r7, #8]
	timer->CR1 |= TIM_CR1_DIR;
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	881b      	ldrh	r3, [r3, #0]
 8001592:	b29a      	uxth	r2, r3
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	f042 0210 	orr.w	r2, r2, #16
 800159c:	b292      	uxth	r2, r2
 800159e:	801a      	strh	r2, [r3, #0]
	if((range+1) * freq * 2 > SystemCoreClock)
 80015a0:	893b      	ldrh	r3, [r7, #8]
 80015a2:	3301      	adds	r3, #1
 80015a4:	461a      	mov	r2, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	fb03 f302 	mul.w	r3, r3, r2
 80015ac:	005a      	lsls	r2, r3, #1
 80015ae:	4b62      	ldr	r3, [pc, #392]	; (8001738 <_ZN5Timer9enablePWMEhmt+0x1c0>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	429a      	cmp	r2, r3
 80015b4:	d907      	bls.n	80015c6 <_ZN5Timer9enablePWMEhmt+0x4e>
	{
		freq = SystemCoreClock / ( 2 * (range+1) );
 80015b6:	4b60      	ldr	r3, [pc, #384]	; (8001738 <_ZN5Timer9enablePWMEhmt+0x1c0>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	893a      	ldrh	r2, [r7, #8]
 80015bc:	3201      	adds	r2, #1
 80015be:	0052      	lsls	r2, r2, #1
 80015c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80015c4:	607b      	str	r3, [r7, #4]
	}
	timer->ARR = range;
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	893a      	ldrh	r2, [r7, #8]
 80015cc:	62da      	str	r2, [r3, #44]	; 0x2c
	timer->PSC = SystemCoreClock / (freq*2*range) - 1;
 80015ce:	4b5a      	ldr	r3, [pc, #360]	; (8001738 <_ZN5Timer9enablePWMEhmt+0x1c0>)
 80015d0:	681a      	ldr	r2, [r3, #0]
 80015d2:	893b      	ldrh	r3, [r7, #8]
 80015d4:	6879      	ldr	r1, [r7, #4]
 80015d6:	fb01 f303 	mul.w	r3, r1, r3
 80015da:	005b      	lsls	r3, r3, #1
 80015dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80015e0:	b29a      	uxth	r2, r3
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	3a01      	subs	r2, #1
 80015e8:	b292      	uxth	r2, r2
 80015ea:	851a      	strh	r2, [r3, #40]	; 0x28

	switch(ch)
 80015ec:	7afb      	ldrb	r3, [r7, #11]
 80015ee:	3b01      	subs	r3, #1
 80015f0:	2b03      	cmp	r3, #3
 80015f2:	f200 809b 	bhi.w	800172c <_ZN5Timer9enablePWMEhmt+0x1b4>
 80015f6:	a201      	add	r2, pc, #4	; (adr r2, 80015fc <_ZN5Timer9enablePWMEhmt+0x84>)
 80015f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015fc:	0800160d 	.word	0x0800160d
 8001600:	08001655 	.word	0x08001655
 8001604:	0800169d 	.word	0x0800169d
 8001608:	080016e5 	.word	0x080016e5
	{
	case 1  :
		timer->CCMR1 &= ~TIM_CCMR1_OC1M;
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	8b1b      	ldrh	r3, [r3, #24]
 8001612:	b29a      	uxth	r2, r3
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800161c:	b292      	uxth	r2, r2
 800161e:	831a      	strh	r2, [r3, #24]
		timer->CCMR1 |= TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1;
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	8b1b      	ldrh	r3, [r3, #24]
 8001626:	b29a      	uxth	r2, r3
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8001630:	b292      	uxth	r2, r2
 8001632:	831a      	strh	r2, [r3, #24]
		timer->CCR1 = range>>1;
 8001634:	893b      	ldrh	r3, [r7, #8]
 8001636:	105a      	asrs	r2, r3, #1
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	635a      	str	r2, [r3, #52]	; 0x34
		timer->CCER |= TIM_CCER_CC1E;
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	8c1b      	ldrh	r3, [r3, #32]
 8001644:	b29a      	uxth	r2, r3
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	f042 0201 	orr.w	r2, r2, #1
 800164e:	b292      	uxth	r2, r2
 8001650:	841a      	strh	r2, [r3, #32]
		break;
 8001652:	e06b      	b.n	800172c <_ZN5Timer9enablePWMEhmt+0x1b4>
	case 2  :
		timer->CCMR1 &= ~TIM_CCMR1_OC2M;
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	8b1b      	ldrh	r3, [r3, #24]
 800165a:	b29a      	uxth	r2, r3
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8001664:	b292      	uxth	r2, r2
 8001666:	831a      	strh	r2, [r3, #24]
		timer->CCMR1 |= TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC2M_1;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	8b1b      	ldrh	r3, [r3, #24]
 800166e:	b29a      	uxth	r2, r3
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8001678:	b292      	uxth	r2, r2
 800167a:	831a      	strh	r2, [r3, #24]
		timer->CCR2 = range>>1;
 800167c:	893b      	ldrh	r3, [r7, #8]
 800167e:	105a      	asrs	r2, r3, #1
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	639a      	str	r2, [r3, #56]	; 0x38
		timer->CCER |= TIM_CCER_CC2E;
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	8c1b      	ldrh	r3, [r3, #32]
 800168c:	b29a      	uxth	r2, r3
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f042 0210 	orr.w	r2, r2, #16
 8001696:	b292      	uxth	r2, r2
 8001698:	841a      	strh	r2, [r3, #32]
		break;
 800169a:	e047      	b.n	800172c <_ZN5Timer9enablePWMEhmt+0x1b4>
	case 3  :
		timer->CCMR2 &= ~TIM_CCMR2_OC3M;
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	8b9b      	ldrh	r3, [r3, #28]
 80016a2:	b29a      	uxth	r2, r3
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80016ac:	b292      	uxth	r2, r2
 80016ae:	839a      	strh	r2, [r3, #28]
		timer->CCMR2 |= TIM_CCMR2_OC3M_2 | TIM_CCMR2_OC3M_1;
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	8b9b      	ldrh	r3, [r3, #28]
 80016b6:	b29a      	uxth	r2, r3
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80016c0:	b292      	uxth	r2, r2
 80016c2:	839a      	strh	r2, [r3, #28]
		timer->CCR3 = range>>1;
 80016c4:	893b      	ldrh	r3, [r7, #8]
 80016c6:	105a      	asrs	r2, r3, #1
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	63da      	str	r2, [r3, #60]	; 0x3c
		timer->CCER |= TIM_CCER_CC3E;
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	8c1b      	ldrh	r3, [r3, #32]
 80016d4:	b29a      	uxth	r2, r3
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80016de:	b292      	uxth	r2, r2
 80016e0:	841a      	strh	r2, [r3, #32]
		break;
 80016e2:	e023      	b.n	800172c <_ZN5Timer9enablePWMEhmt+0x1b4>
	case 4  :
		timer->CCMR2 &= ~TIM_CCMR2_OC4M;
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	8b9b      	ldrh	r3, [r3, #28]
 80016ea:	b29a      	uxth	r2, r3
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80016f4:	b292      	uxth	r2, r2
 80016f6:	839a      	strh	r2, [r3, #28]
		timer->CCMR2 |= TIM_CCMR2_OC4M_2 | TIM_CCMR2_OC4M_1;
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	8b9b      	ldrh	r3, [r3, #28]
 80016fe:	b29a      	uxth	r2, r3
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8001708:	b292      	uxth	r2, r2
 800170a:	839a      	strh	r2, [r3, #28]
		timer->CCR4 = range>>1;
 800170c:	893b      	ldrh	r3, [r7, #8]
 800170e:	105a      	asrs	r2, r3, #1
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	641a      	str	r2, [r3, #64]	; 0x40
		timer->CCER |= TIM_CCER_CC4E;
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	8c1b      	ldrh	r3, [r3, #32]
 800171c:	b29a      	uxth	r2, r3
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001726:	b292      	uxth	r2, r2
 8001728:	841a      	strh	r2, [r3, #32]
		break;
 800172a:	bf00      	nop
	}
}
 800172c:	bf00      	nop
 800172e:	3714      	adds	r7, #20
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr
 8001738:	2000001c 	.word	0x2000001c

0800173c <_ZN5Timer5startEv>:
		break;
	}
}

void Timer::start()
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
	timer->CR1 |= TIM_CR1_CEN;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	881b      	ldrh	r3, [r3, #0]
 800174a:	b29a      	uxth	r2, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	f042 0201 	orr.w	r2, r2, #1
 8001754:	b292      	uxth	r2, r2
 8001756:	801a      	strh	r2, [r3, #0]
}
 8001758:	bf00      	nop
 800175a:	370c      	adds	r7, #12
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr

08001764 <_ZN5Timer4stopEv>:

void Timer::stop()
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
	timer->CR1 &= ~TIM_CR1_CEN;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	881b      	ldrh	r3, [r3, #0]
 8001772:	b29a      	uxth	r2, r3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	f022 0201 	bic.w	r2, r2, #1
 800177c:	b292      	uxth	r2, r2
 800177e:	801a      	strh	r2, [r3, #0]
}
 8001780:	bf00      	nop
 8001782:	370c      	adds	r7, #12
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr

0800178c <_ZN11controlL297C1E13_L297_SELECT_>:
 *      Author: 201723940
 */

#include "controlL297.h"

controlL297::controlL297(_L297_SELECT_ selection)
 800178c:	b590      	push	{r4, r7, lr}
 800178e:	b085      	sub	sp, #20
 8001790:	af02      	add	r7, sp, #8
 8001792:	6078      	str	r0, [r7, #4]
 8001794:	460b      	mov	r3, r1
 8001796:	70fb      	strb	r3, [r7, #3]
 8001798:	4a7c      	ldr	r2, [pc, #496]	; (800198c <_ZN11controlL297C1E13_L297_SELECT_+0x200>)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	601a      	str	r2, [r3, #0]
{
	config = new hardwareConfig();
 800179e:	2004      	movs	r0, #4
 80017a0:	f000 ffa5 	bl	80026ee <_Znwj>
 80017a4:	4603      	mov	r3, r0
 80017a6:	461c      	mov	r4, r3
 80017a8:	4620      	mov	r0, r4
 80017aa:	f000 fa3b 	bl	8001c24 <_ZN14hardwareConfigC1Ev>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	605c      	str	r4, [r3, #4]
	config->GPIO_Config(GPIOB, 0, OUTPUT);//enable de tout les moteurs
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6858      	ldr	r0, [r3, #4]
 80017b6:	2300      	movs	r3, #0
 80017b8:	9300      	str	r3, [sp, #0]
 80017ba:	2301      	movs	r3, #1
 80017bc:	2200      	movs	r2, #0
 80017be:	4974      	ldr	r1, [pc, #464]	; (8001990 <_ZN11controlL297C1E13_L297_SELECT_+0x204>)
 80017c0:	f000 face 	bl	8001d60 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h>
	config->GPIO_Config(GPIOB, 1, OUTPUT);//half full
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6858      	ldr	r0, [r3, #4]
 80017c8:	2300      	movs	r3, #0
 80017ca:	9300      	str	r3, [sp, #0]
 80017cc:	2301      	movs	r3, #1
 80017ce:	2201      	movs	r2, #1
 80017d0:	496f      	ldr	r1, [pc, #444]	; (8001990 <_ZN11controlL297C1E13_L297_SELECT_+0x204>)
 80017d2:	f000 fac5 	bl	8001d60 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h>

	config->GPIO_Pin_Enable(GPIOB, 1);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	2201      	movs	r2, #1
 80017dc:	496c      	ldr	r1, [pc, #432]	; (8001990 <_ZN11controlL297C1E13_L297_SELECT_+0x204>)
 80017de:	4618      	mov	r0, r3
 80017e0:	f000 fb1e 	bl	8001e20 <_ZN14hardwareConfig15GPIO_Pin_EnableEP12GPIO_TypeDefh>
	//config->GPIO_Pin_Disable(GPIOB,1);
	speed = 1;// vitesse en HZ
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2201      	movs	r2, #1
 80017e8:	60da      	str	r2, [r3, #12]
	lock = true;// actif bas
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2201      	movs	r2, #1
 80017ee:	749a      	strb	r2, [r3, #18]
	chanel=0;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2200      	movs	r2, #0
 80017f4:	741a      	strb	r2, [r3, #16]

	_selection= selection;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	78fa      	ldrb	r2, [r7, #3]
 80017fa:	745a      	strb	r2, [r3, #17]

	enabled = false;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2200      	movs	r2, #0
 8001800:	74da      	strb	r2, [r3, #19]


	switch (selection) {
 8001802:	78fb      	ldrb	r3, [r7, #3]
 8001804:	2b02      	cmp	r3, #2
 8001806:	d074      	beq.n	80018f2 <_ZN11controlL297C1E13_L297_SELECT_+0x166>
 8001808:	2b02      	cmp	r3, #2
 800180a:	f300 80ba 	bgt.w	8001982 <_ZN11controlL297C1E13_L297_SELECT_+0x1f6>
 800180e:	2b00      	cmp	r3, #0
 8001810:	d002      	beq.n	8001818 <_ZN11controlL297C1E13_L297_SELECT_+0x8c>
 8001812:	2b01      	cmp	r3, #1
 8001814:	d037      	beq.n	8001886 <_ZN11controlL297C1E13_L297_SELECT_+0xfa>
 8001816:	e0b4      	b.n	8001982 <_ZN11controlL297C1E13_L297_SELECT_+0x1f6>
	case L297_1://master
		//init pinout
		chanel = 2;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2202      	movs	r2, #2
 800181c:	741a      	strb	r2, [r3, #16]
		config->GPIO_Config(GPIOB, 3, ALTERNATE,1);//voir datasheet à table 11 pour les details de AFR
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6858      	ldr	r0, [r3, #4]
 8001822:	2301      	movs	r3, #1
 8001824:	9300      	str	r3, [sp, #0]
 8001826:	2302      	movs	r3, #2
 8001828:	2203      	movs	r2, #3
 800182a:	4959      	ldr	r1, [pc, #356]	; (8001990 <_ZN11controlL297C1E13_L297_SELECT_+0x204>)
 800182c:	f000 fa98 	bl	8001d60 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h>
		config->GPIO_Config(GPIOA, 10, OUTPUT);// direction
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6858      	ldr	r0, [r3, #4]
 8001834:	2300      	movs	r3, #0
 8001836:	9300      	str	r3, [sp, #0]
 8001838:	2301      	movs	r3, #1
 800183a:	220a      	movs	r2, #10
 800183c:	4955      	ldr	r1, [pc, #340]	; (8001994 <_ZN11controlL297C1E13_L297_SELECT_+0x208>)
 800183e:	f000 fa8f 	bl	8001d60 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h>
		config->GPIO_Config(GPIOC, 9, OUTPUT);// lock
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6858      	ldr	r0, [r3, #4]
 8001846:	2300      	movs	r3, #0
 8001848:	9300      	str	r3, [sp, #0]
 800184a:	2301      	movs	r3, #1
 800184c:	2209      	movs	r2, #9
 800184e:	4952      	ldr	r1, [pc, #328]	; (8001998 <_ZN11controlL297C1E13_L297_SELECT_+0x20c>)
 8001850:	f000 fa86 	bl	8001d60 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h>

		timer = new Timer(TIM2,50000,false);
 8001854:	2008      	movs	r0, #8
 8001856:	f000 ff4a 	bl	80026ee <_Znwj>
 800185a:	4603      	mov	r3, r0
 800185c:	461c      	mov	r4, r3
 800185e:	2300      	movs	r3, #0
 8001860:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001864:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001868:	4620      	mov	r0, r4
 800186a:	f7ff fd9d 	bl	80013a8 <_ZN5TimerC1EP11TIM_TypeDefmb>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	609c      	str	r4, [r3, #8]
		timer->enablePWM(chanel,speed);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6898      	ldr	r0, [r3, #8]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	7c19      	ldrb	r1, [r3, #16]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	68da      	ldr	r2, [r3, #12]
 800187e:	23ff      	movs	r3, #255	; 0xff
 8001880:	f7ff fe7a 	bl	8001578 <_ZN5Timer9enablePWMEhmt>


		break;
 8001884:	e07d      	b.n	8001982 <_ZN11controlL297C1E13_L297_SELECT_+0x1f6>
	case L297_2://master
		//init pinout
		chanel = 1;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2201      	movs	r2, #1
 800188a:	741a      	strb	r2, [r3, #16]
		config->GPIO_Config(GPIOB, 6, ALTERNATE, 2);//voir datasheet à table 11 pour les details de AFR
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6858      	ldr	r0, [r3, #4]
 8001890:	2302      	movs	r3, #2
 8001892:	9300      	str	r3, [sp, #0]
 8001894:	2302      	movs	r3, #2
 8001896:	2206      	movs	r2, #6
 8001898:	493d      	ldr	r1, [pc, #244]	; (8001990 <_ZN11controlL297C1E13_L297_SELECT_+0x204>)
 800189a:	f000 fa61 	bl	8001d60 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h>
		config->GPIO_Config(GPIOA, 11, OUTPUT);// direction
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6858      	ldr	r0, [r3, #4]
 80018a2:	2300      	movs	r3, #0
 80018a4:	9300      	str	r3, [sp, #0]
 80018a6:	2301      	movs	r3, #1
 80018a8:	220b      	movs	r2, #11
 80018aa:	493a      	ldr	r1, [pc, #232]	; (8001994 <_ZN11controlL297C1E13_L297_SELECT_+0x208>)
 80018ac:	f000 fa58 	bl	8001d60 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h>
		config->GPIO_Config(GPIOC, 8, OUTPUT);// lock
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6858      	ldr	r0, [r3, #4]
 80018b4:	2300      	movs	r3, #0
 80018b6:	9300      	str	r3, [sp, #0]
 80018b8:	2301      	movs	r3, #1
 80018ba:	2208      	movs	r2, #8
 80018bc:	4936      	ldr	r1, [pc, #216]	; (8001998 <_ZN11controlL297C1E13_L297_SELECT_+0x20c>)
 80018be:	f000 fa4f 	bl	8001d60 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h>

		timer = new Timer(TIM4,50000,false);
 80018c2:	2008      	movs	r0, #8
 80018c4:	f000 ff13 	bl	80026ee <_Znwj>
 80018c8:	4603      	mov	r3, r0
 80018ca:	461c      	mov	r4, r3
 80018cc:	2300      	movs	r3, #0
 80018ce:	f24c 3250 	movw	r2, #50000	; 0xc350
 80018d2:	4932      	ldr	r1, [pc, #200]	; (800199c <_ZN11controlL297C1E13_L297_SELECT_+0x210>)
 80018d4:	4620      	mov	r0, r4
 80018d6:	f7ff fd67 	bl	80013a8 <_ZN5TimerC1EP11TIM_TypeDefmb>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	609c      	str	r4, [r3, #8]
		timer->enablePWM(chanel, speed);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6898      	ldr	r0, [r3, #8]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	7c19      	ldrb	r1, [r3, #16]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	68da      	ldr	r2, [r3, #12]
 80018ea:	23ff      	movs	r3, #255	; 0xff
 80018ec:	f7ff fe44 	bl	8001578 <_ZN5Timer9enablePWMEhmt>

		break;
 80018f0:	e047      	b.n	8001982 <_ZN11controlL297C1E13_L297_SELECT_+0x1f6>
	case L297_3_4: // master
		//init pinout
		chanel = 2;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2202      	movs	r2, #2
 80018f6:	741a      	strb	r2, [r3, #16]
		config->GPIO_Config(GPIOB, 5, ALTERNATE, 2);//voir datasheet à table 11 pour les details de AFR
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6858      	ldr	r0, [r3, #4]
 80018fc:	2302      	movs	r3, #2
 80018fe:	9300      	str	r3, [sp, #0]
 8001900:	2302      	movs	r3, #2
 8001902:	2205      	movs	r2, #5
 8001904:	4922      	ldr	r1, [pc, #136]	; (8001990 <_ZN11controlL297C1E13_L297_SELECT_+0x204>)
 8001906:	f000 fa2b 	bl	8001d60 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h>
		config->GPIO_Config(GPIOA, 12, OUTPUT);// direction
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6858      	ldr	r0, [r3, #4]
 800190e:	2300      	movs	r3, #0
 8001910:	9300      	str	r3, [sp, #0]
 8001912:	2301      	movs	r3, #1
 8001914:	220c      	movs	r2, #12
 8001916:	491f      	ldr	r1, [pc, #124]	; (8001994 <_ZN11controlL297C1E13_L297_SELECT_+0x208>)
 8001918:	f000 fa22 	bl	8001d60 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h>
		config->GPIO_Config(GPIOC, 7, OUTPUT);// lock
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6858      	ldr	r0, [r3, #4]
 8001920:	2300      	movs	r3, #0
 8001922:	9300      	str	r3, [sp, #0]
 8001924:	2301      	movs	r3, #1
 8001926:	2207      	movs	r2, #7
 8001928:	491b      	ldr	r1, [pc, #108]	; (8001998 <_ZN11controlL297C1E13_L297_SELECT_+0x20c>)
 800192a:	f000 fa19 	bl	8001d60 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h>

		timer= new Timer(TIM3, 50000, false);
 800192e:	2008      	movs	r0, #8
 8001930:	f000 fedd 	bl	80026ee <_Znwj>
 8001934:	4603      	mov	r3, r0
 8001936:	461c      	mov	r4, r3
 8001938:	2300      	movs	r3, #0
 800193a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800193e:	4918      	ldr	r1, [pc, #96]	; (80019a0 <_ZN11controlL297C1E13_L297_SELECT_+0x214>)
 8001940:	4620      	mov	r0, r4
 8001942:	f7ff fd31 	bl	80013a8 <_ZN5TimerC1EP11TIM_TypeDefmb>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	609c      	str	r4, [r3, #8]
		timer->enablePWM(chanel, speed);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6898      	ldr	r0, [r3, #8]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	7c19      	ldrb	r1, [r3, #16]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	68da      	ldr	r2, [r3, #12]
 8001956:	23ff      	movs	r3, #255	; 0xff
 8001958:	f7ff fe0e 	bl	8001578 <_ZN5Timer9enablePWMEhmt>

		// L297_4: slave de L297_3
		// pas besoin de sa propre clk, mais suivre les mouvements de L297_3;
		//init pinout
		config->GPIO_Config(GPIOB, 12, OUTPUT);// lock
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6858      	ldr	r0, [r3, #4]
 8001960:	2300      	movs	r3, #0
 8001962:	9300      	str	r3, [sp, #0]
 8001964:	2301      	movs	r3, #1
 8001966:	220c      	movs	r2, #12
 8001968:	4909      	ldr	r1, [pc, #36]	; (8001990 <_ZN11controlL297C1E13_L297_SELECT_+0x204>)
 800196a:	f000 f9f9 	bl	8001d60 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h>
		config->GPIO_Config(GPIOC, 12, OUTPUT);// direction
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6858      	ldr	r0, [r3, #4]
 8001972:	2300      	movs	r3, #0
 8001974:	9300      	str	r3, [sp, #0]
 8001976:	2301      	movs	r3, #1
 8001978:	220c      	movs	r2, #12
 800197a:	4907      	ldr	r1, [pc, #28]	; (8001998 <_ZN11controlL297C1E13_L297_SELECT_+0x20c>)
 800197c:	f000 f9f0 	bl	8001d60 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h>
		break;
 8001980:	bf00      	nop

	}


}
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4618      	mov	r0, r3
 8001986:	370c      	adds	r7, #12
 8001988:	46bd      	mov	sp, r7
 800198a:	bd90      	pop	{r4, r7, pc}
 800198c:	08002b48 	.word	0x08002b48
 8001990:	40020400 	.word	0x40020400
 8001994:	40020000 	.word	0x40020000
 8001998:	40020800 	.word	0x40020800
 800199c:	40000800 	.word	0x40000800
 80019a0:	40000400 	.word	0x40000400

080019a4 <_ZN11controlL297D1Ev>:

controlL297::~controlL297()
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	4a10      	ldr	r2, [pc, #64]	; (80019f0 <_ZN11controlL297D1Ev+0x4c>)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	601a      	str	r2, [r3, #0]
{
	if(config)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d008      	beq.n	80019cc <_ZN11controlL297D1Ev+0x28>
		delete config;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d004      	beq.n	80019cc <_ZN11controlL297D1Ev+0x28>
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	3204      	adds	r2, #4
 80019c6:	6812      	ldr	r2, [r2, #0]
 80019c8:	4618      	mov	r0, r3
 80019ca:	4790      	blx	r2
	if(timer)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	689b      	ldr	r3, [r3, #8]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d008      	beq.n	80019e6 <_ZN11controlL297D1Ev+0x42>
		delete timer;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d004      	beq.n	80019e6 <_ZN11controlL297D1Ev+0x42>
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	3204      	adds	r2, #4
 80019e0:	6812      	ldr	r2, [r2, #0]
 80019e2:	4618      	mov	r0, r3
 80019e4:	4790      	blx	r2
}
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	4618      	mov	r0, r3
 80019ea:	3708      	adds	r7, #8
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	08002b48 	.word	0x08002b48

080019f4 <_ZN11controlL297D0Ev>:
controlL297::~controlL297()
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
}
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	f7ff ffd1 	bl	80019a4 <_ZN11controlL297D1Ev>
 8001a02:	2114      	movs	r1, #20
 8001a04:	6878      	ldr	r0, [r7, #4]
 8001a06:	f000 fe70 	bl	80026ea <_ZdlPvj>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3708      	adds	r7, #8
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <_ZN11controlL2978setSpeedEm>:
void controlL297::setSpeed(uint32_t speed)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	6039      	str	r1, [r7, #0]

	this->speed = speed;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	683a      	ldr	r2, [r7, #0]
 8001a22:	60da      	str	r2, [r3, #12]
	timer->stop();
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f7ff fe9b 	bl	8001764 <_ZN5Timer4stopEv>
	timer->enablePWM(chanel, speed);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6898      	ldr	r0, [r3, #8]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	7c19      	ldrb	r1, [r3, #16]
 8001a36:	23ff      	movs	r3, #255	; 0xff
 8001a38:	683a      	ldr	r2, [r7, #0]
 8001a3a:	f7ff fd9d 	bl	8001578 <_ZN5Timer9enablePWMEhmt>
	timer->start();
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	4618      	mov	r0, r3
 8001a44:	f7ff fe7a 	bl	800173c <_ZN5Timer5startEv>
}
 8001a48:	bf00      	nop
 8001a4a:	3708      	adds	r7, #8
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <_ZN11controlL29712setDirectionE11_DIRECTION_>:
void controlL297::setDirection(_DIRECTION_ dir)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
 8001a58:	460b      	mov	r3, r1
 8001a5a:	70fb      	strb	r3, [r7, #3]
	switch (dir) {
 8001a5c:	78fb      	ldrb	r3, [r7, #3]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d02a      	beq.n	8001ab8 <_ZN11controlL29712setDirectionE11_DIRECTION_+0x68>
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d154      	bne.n	8001b10 <_ZN11controlL29712setDirectionE11_DIRECTION_+0xc0>
	case CCW:

		if(_selection==0)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	7c5b      	ldrb	r3, [r3, #17]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d106      	bne.n	8001a7c <_ZN11controlL29712setDirectionE11_DIRECTION_+0x2c>
			config->GPIO_Pin_Disable(GPIOA, 10);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	220a      	movs	r2, #10
 8001a74:	4928      	ldr	r1, [pc, #160]	; (8001b18 <_ZN11controlL29712setDirectionE11_DIRECTION_+0xc8>)
 8001a76:	4618      	mov	r0, r3
 8001a78:	f000 fa10 	bl	8001e9c <_ZN14hardwareConfig16GPIO_Pin_DisableEP12GPIO_TypeDefh>
		if(_selection==1)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	7c5b      	ldrb	r3, [r3, #17]
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d106      	bne.n	8001a92 <_ZN11controlL29712setDirectionE11_DIRECTION_+0x42>
			config->GPIO_Pin_Enable(GPIOA, 11);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	220b      	movs	r2, #11
 8001a8a:	4923      	ldr	r1, [pc, #140]	; (8001b18 <_ZN11controlL29712setDirectionE11_DIRECTION_+0xc8>)
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f000 f9c7 	bl	8001e20 <_ZN14hardwareConfig15GPIO_Pin_EnableEP12GPIO_TypeDefh>
		if(_selection==2)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	7c5b      	ldrb	r3, [r3, #17]
 8001a96:	2b02      	cmp	r3, #2
 8001a98:	d137      	bne.n	8001b0a <_ZN11controlL29712setDirectionE11_DIRECTION_+0xba>
		{
			//les directions sont inverses, car les moteurs sont vis à vis
			config->GPIO_Pin_Enable(GPIOA, 12);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	220c      	movs	r2, #12
 8001aa0:	491d      	ldr	r1, [pc, #116]	; (8001b18 <_ZN11controlL29712setDirectionE11_DIRECTION_+0xc8>)
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f000 f9bc 	bl	8001e20 <_ZN14hardwareConfig15GPIO_Pin_EnableEP12GPIO_TypeDefh>
			config->GPIO_Pin_Disable(GPIOC, 12);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	220c      	movs	r2, #12
 8001aae:	491b      	ldr	r1, [pc, #108]	; (8001b1c <_ZN11controlL29712setDirectionE11_DIRECTION_+0xcc>)
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f000 f9f3 	bl	8001e9c <_ZN14hardwareConfig16GPIO_Pin_DisableEP12GPIO_TypeDefh>

		}

		break;
 8001ab6:	e028      	b.n	8001b0a <_ZN11controlL29712setDirectionE11_DIRECTION_+0xba>

	case CW:
		if(_selection==0)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	7c5b      	ldrb	r3, [r3, #17]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d106      	bne.n	8001ace <_ZN11controlL29712setDirectionE11_DIRECTION_+0x7e>
			config->GPIO_Pin_Enable(GPIOA, 10);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	220a      	movs	r2, #10
 8001ac6:	4914      	ldr	r1, [pc, #80]	; (8001b18 <_ZN11controlL29712setDirectionE11_DIRECTION_+0xc8>)
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f000 f9a9 	bl	8001e20 <_ZN14hardwareConfig15GPIO_Pin_EnableEP12GPIO_TypeDefh>
		if(_selection==1)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	7c5b      	ldrb	r3, [r3, #17]
 8001ad2:	2b01      	cmp	r3, #1
 8001ad4:	d106      	bne.n	8001ae4 <_ZN11controlL29712setDirectionE11_DIRECTION_+0x94>
			config->GPIO_Pin_Disable(GPIOA, 11);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	220b      	movs	r2, #11
 8001adc:	490e      	ldr	r1, [pc, #56]	; (8001b18 <_ZN11controlL29712setDirectionE11_DIRECTION_+0xc8>)
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f000 f9dc 	bl	8001e9c <_ZN14hardwareConfig16GPIO_Pin_DisableEP12GPIO_TypeDefh>
		if(_selection==2)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	7c5b      	ldrb	r3, [r3, #17]
 8001ae8:	2b02      	cmp	r3, #2
 8001aea:	d110      	bne.n	8001b0e <_ZN11controlL29712setDirectionE11_DIRECTION_+0xbe>
		{
			//les directions sont inverses, car les moteurs sont vis à vis
			config->GPIO_Pin_Disable(GPIOA, 12);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	220c      	movs	r2, #12
 8001af2:	4909      	ldr	r1, [pc, #36]	; (8001b18 <_ZN11controlL29712setDirectionE11_DIRECTION_+0xc8>)
 8001af4:	4618      	mov	r0, r3
 8001af6:	f000 f9d1 	bl	8001e9c <_ZN14hardwareConfig16GPIO_Pin_DisableEP12GPIO_TypeDefh>
			config->GPIO_Pin_Enable(GPIOC, 12);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	220c      	movs	r2, #12
 8001b00:	4906      	ldr	r1, [pc, #24]	; (8001b1c <_ZN11controlL29712setDirectionE11_DIRECTION_+0xcc>)
 8001b02:	4618      	mov	r0, r3
 8001b04:	f000 f98c 	bl	8001e20 <_ZN14hardwareConfig15GPIO_Pin_EnableEP12GPIO_TypeDefh>
		}
		break;
 8001b08:	e001      	b.n	8001b0e <_ZN11controlL29712setDirectionE11_DIRECTION_+0xbe>
		break;
 8001b0a:	bf00      	nop
 8001b0c:	e000      	b.n	8001b10 <_ZN11controlL29712setDirectionE11_DIRECTION_+0xc0>
		break;
 8001b0e:	bf00      	nop
	}
}
 8001b10:	bf00      	nop
 8001b12:	3708      	adds	r7, #8
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	40020000 	.word	0x40020000
 8001b1c:	40020800 	.word	0x40020800

08001b20 <_ZN11controlL29712setLockStateE11_LOCK_STATE>:
void controlL297::setLockState(_STATE_ state)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	460b      	mov	r3, r1
 8001b2a:	70fb      	strb	r3, [r7, #3]
	this->lock= state;
 8001b2c:	78fb      	ldrb	r3, [r7, #3]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	bf14      	ite	ne
 8001b32:	2301      	movne	r3, #1
 8001b34:	2300      	moveq	r3, #0
 8001b36:	b2da      	uxtb	r2, r3
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	749a      	strb	r2, [r3, #18]
	switch (state) {
 8001b3c:	78fb      	ldrb	r3, [r7, #3]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d023      	beq.n	8001b8a <_ZN11controlL29712setLockStateE11_LOCK_STATE+0x6a>
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d146      	bne.n	8001bd4 <_ZN11controlL29712setLockStateE11_LOCK_STATE+0xb4>
	case UNLOCK :
		if(_selection==0)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	7c5b      	ldrb	r3, [r3, #17]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d106      	bne.n	8001b5c <_ZN11controlL29712setLockStateE11_LOCK_STATE+0x3c>
			config->GPIO_Pin_Enable(GPIOC, 9);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	2209      	movs	r2, #9
 8001b54:	4921      	ldr	r1, [pc, #132]	; (8001bdc <_ZN11controlL29712setLockStateE11_LOCK_STATE+0xbc>)
 8001b56:	4618      	mov	r0, r3
 8001b58:	f000 f962 	bl	8001e20 <_ZN14hardwareConfig15GPIO_Pin_EnableEP12GPIO_TypeDefh>
		if(_selection==1)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	7c5b      	ldrb	r3, [r3, #17]
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d106      	bne.n	8001b72 <_ZN11controlL29712setLockStateE11_LOCK_STATE+0x52>
			config->GPIO_Pin_Enable(GPIOC, 8);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	2208      	movs	r2, #8
 8001b6a:	491c      	ldr	r1, [pc, #112]	; (8001bdc <_ZN11controlL29712setLockStateE11_LOCK_STATE+0xbc>)
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f000 f957 	bl	8001e20 <_ZN14hardwareConfig15GPIO_Pin_EnableEP12GPIO_TypeDefh>
		if(_selection==2)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	7c5b      	ldrb	r3, [r3, #17]
 8001b76:	2b02      	cmp	r3, #2
 8001b78:	d129      	bne.n	8001bce <_ZN11controlL29712setLockStateE11_LOCK_STATE+0xae>
		{
			config->GPIO_Pin_Enable(GPIOC, 7);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	2207      	movs	r2, #7
 8001b80:	4916      	ldr	r1, [pc, #88]	; (8001bdc <_ZN11controlL29712setLockStateE11_LOCK_STATE+0xbc>)
 8001b82:	4618      	mov	r0, r3
 8001b84:	f000 f94c 	bl	8001e20 <_ZN14hardwareConfig15GPIO_Pin_EnableEP12GPIO_TypeDefh>
			//config->GPIO_Pin_Enable(GPIOB, 12);
		}
		break;
 8001b88:	e021      	b.n	8001bce <_ZN11controlL29712setLockStateE11_LOCK_STATE+0xae>
	case LOCK:
		if(_selection==0)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	7c5b      	ldrb	r3, [r3, #17]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d106      	bne.n	8001ba0 <_ZN11controlL29712setLockStateE11_LOCK_STATE+0x80>
			config->GPIO_Pin_Disable(GPIOC, 9);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	2209      	movs	r2, #9
 8001b98:	4910      	ldr	r1, [pc, #64]	; (8001bdc <_ZN11controlL29712setLockStateE11_LOCK_STATE+0xbc>)
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f000 f97e 	bl	8001e9c <_ZN14hardwareConfig16GPIO_Pin_DisableEP12GPIO_TypeDefh>
		if(_selection==1)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	7c5b      	ldrb	r3, [r3, #17]
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	d106      	bne.n	8001bb6 <_ZN11controlL29712setLockStateE11_LOCK_STATE+0x96>
			config->GPIO_Pin_Disable(GPIOC, 8);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	2208      	movs	r2, #8
 8001bae:	490b      	ldr	r1, [pc, #44]	; (8001bdc <_ZN11controlL29712setLockStateE11_LOCK_STATE+0xbc>)
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f000 f973 	bl	8001e9c <_ZN14hardwareConfig16GPIO_Pin_DisableEP12GPIO_TypeDefh>
		if(_selection==2)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	7c5b      	ldrb	r3, [r3, #17]
 8001bba:	2b02      	cmp	r3, #2
 8001bbc:	d109      	bne.n	8001bd2 <_ZN11controlL29712setLockStateE11_LOCK_STATE+0xb2>
		{
			config->GPIO_Pin_Disable(GPIOC, 7);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	2207      	movs	r2, #7
 8001bc4:	4905      	ldr	r1, [pc, #20]	; (8001bdc <_ZN11controlL29712setLockStateE11_LOCK_STATE+0xbc>)
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f000 f968 	bl	8001e9c <_ZN14hardwareConfig16GPIO_Pin_DisableEP12GPIO_TypeDefh>
			//config->GPIO_Pin_Disable(GPIOB, 12);// la trace dois être arranger avant de pouvoir parré ce moteur
			//à revoir
		}
		break;
 8001bcc:	e001      	b.n	8001bd2 <_ZN11controlL29712setLockStateE11_LOCK_STATE+0xb2>
		break;
 8001bce:	bf00      	nop
 8001bd0:	e000      	b.n	8001bd4 <_ZN11controlL29712setLockStateE11_LOCK_STATE+0xb4>
		break;
 8001bd2:	bf00      	nop
	}

}
 8001bd4:	bf00      	nop
 8001bd6:	3708      	adds	r7, #8
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	40020800 	.word	0x40020800

08001be0 <_ZN11controlL2979setEnableEb>:
void controlL297::setEnable(bool state)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	460b      	mov	r3, r1
 8001bea:	70fb      	strb	r3, [r7, #3]
	this->enabled= state;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	78fa      	ldrb	r2, [r7, #3]
 8001bf0:	74da      	strb	r2, [r3, #19]
	switch (state) {
 8001bf2:	78fb      	ldrb	r3, [r7, #3]
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	d107      	bne.n	8001c08 <_ZN11controlL2979setEnableEb+0x28>
	case true:
		config->GPIO_Pin_Enable(GPIOB, 0);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	4908      	ldr	r1, [pc, #32]	; (8001c20 <_ZN11controlL2979setEnableEb+0x40>)
 8001c00:	4618      	mov	r0, r3
 8001c02:	f000 f90d 	bl	8001e20 <_ZN14hardwareConfig15GPIO_Pin_EnableEP12GPIO_TypeDefh>
		break;
 8001c06:	e007      	b.n	8001c18 <_ZN11controlL2979setEnableEb+0x38>
	default:
		config->GPIO_Pin_Disable(GPIOB, 0);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	4904      	ldr	r1, [pc, #16]	; (8001c20 <_ZN11controlL2979setEnableEb+0x40>)
 8001c10:	4618      	mov	r0, r3
 8001c12:	f000 f943 	bl	8001e9c <_ZN14hardwareConfig16GPIO_Pin_DisableEP12GPIO_TypeDefh>
		break;
 8001c16:	bf00      	nop
	}

}
 8001c18:	bf00      	nop
 8001c1a:	3708      	adds	r7, #8
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	40020400 	.word	0x40020400

08001c24 <_ZN14hardwareConfigC1Ev>:
 *      Author: 201723940
 */

#include "hardwareConfig.h"

hardwareConfig::hardwareConfig() {
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	4a04      	ldr	r2, [pc, #16]	; (8001c40 <_ZN14hardwareConfigC1Ev+0x1c>)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	601a      	str	r2, [r3, #0]

}
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	4618      	mov	r0, r3
 8001c36:	370c      	adds	r7, #12
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr
 8001c40:	08002b58 	.word	0x08002b58

08001c44 <_ZN14hardwareConfigD1Ev>:

hardwareConfig::~hardwareConfig() {
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	4a04      	ldr	r2, [pc, #16]	; (8001c60 <_ZN14hardwareConfigD1Ev+0x1c>)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	601a      	str	r2, [r3, #0]

}
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	4618      	mov	r0, r3
 8001c56:	370c      	adds	r7, #12
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr
 8001c60:	08002b58 	.word	0x08002b58

08001c64 <_ZN14hardwareConfigD0Ev>:
hardwareConfig::~hardwareConfig() {
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
}
 8001c6c:	6878      	ldr	r0, [r7, #4]
 8001c6e:	f7ff ffe9 	bl	8001c44 <_ZN14hardwareConfigD1Ev>
 8001c72:	2104      	movs	r1, #4
 8001c74:	6878      	ldr	r0, [r7, #4]
 8001c76:	f000 fd38 	bl	80026ea <_ZdlPvj>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3708      	adds	r7, #8
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}

08001c84 <_ZN14hardwareConfig14SysClockConfigEv>:
// gère l'initialisation de base pour assurer le fonctionnement de base du nucle
//****dois être la première chose appeler dans le main.
void hardwareConfig::SysClockConfig(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
	// active le hse
	RCC->CR = RCC_CR_HSEON;
 8001c8c:	4b30      	ldr	r3, [pc, #192]	; (8001d50 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8001c8e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001c92:	601a      	str	r2, [r3, #0]
	//attendre que le cristal soit activer
	while(!(RCC->CR & RCC_CR_HSERDY));
 8001c94:	4b2e      	ldr	r3, [pc, #184]	; (8001d50 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	bf0c      	ite	eq
 8001ca0:	2301      	moveq	r3, #1
 8001ca2:	2300      	movne	r3, #0
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d000      	beq.n	8001cac <_ZN14hardwareConfig14SysClockConfigEv+0x28>
 8001caa:	e7f3      	b.n	8001c94 <_ZN14hardwareConfig14SysClockConfigEv+0x10>

	//set le power enable et le regulateur de tension
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001cac:	4b28      	ldr	r3, [pc, #160]	; (8001d50 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8001cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb0:	4a27      	ldr	r2, [pc, #156]	; (8001d50 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8001cb2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cb6:	6413      	str	r3, [r2, #64]	; 0x40
	PWR->CR |= PWR_CR_VOS; // corresponds à la valeure reset "11"
 8001cb8:	4b26      	ldr	r3, [pc, #152]	; (8001d54 <_ZN14hardwareConfig14SysClockConfigEv+0xd0>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a25      	ldr	r2, [pc, #148]	; (8001d54 <_ZN14hardwareConfig14SysClockConfigEv+0xd0>)
 8001cbe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001cc2:	6013      	str	r3, [r2, #0]

	// configuration du flash
	FLASH->ACR |= FLASH_ACR_ICEN | FLASH_ACR_DCEN | FLASH_ACR_PRFTEN |FLASH_ACR_LATENCY_5WS;
 8001cc4:	4b24      	ldr	r3, [pc, #144]	; (8001d58 <_ZN14hardwareConfig14SysClockConfigEv+0xd4>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a23      	ldr	r2, [pc, #140]	; (8001d58 <_ZN14hardwareConfig14SysClockConfigEv+0xd4>)
 8001cca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001cce:	f043 0305 	orr.w	r3, r3, #5
 8001cd2:	6013      	str	r3, [r2, #0]

	// configuration des prescalers
	//AHB PR
	RCC->CFGR|= RCC_CFGR_HPRE_DIV1;
 8001cd4:	4b1e      	ldr	r3, [pc, #120]	; (8001d50 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8001cd6:	4a1e      	ldr	r2, [pc, #120]	; (8001d50 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	6093      	str	r3, [r2, #8]

	//APB1
	RCC->CFGR |= RCC_CFGR_PPRE1_DIV4; //division par 4
 8001cdc:	4b1c      	ldr	r3, [pc, #112]	; (8001d50 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	4a1b      	ldr	r2, [pc, #108]	; (8001d50 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8001ce2:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8001ce6:	6093      	str	r3, [r2, #8]

	//APB1
	RCC->CFGR |= RCC_CFGR_PPRE2_DIV2; //division par 4
 8001ce8:	4b19      	ldr	r3, [pc, #100]	; (8001d50 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	4a18      	ldr	r2, [pc, #96]	; (8001d50 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8001cee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001cf2:	6093      	str	r3, [r2, #8]

	//configuration du pll
	RCC->PLLCFGR =(PLL_M << 0) |(PLL_N << 6) | (PLL_P << 16) | (RCC_PLLCFGR_PLLSRC_HSE);
 8001cf4:	4b16      	ldr	r3, [pc, #88]	; (8001d50 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8001cf6:	4a19      	ldr	r2, [pc, #100]	; (8001d5c <_ZN14hardwareConfig14SysClockConfigEv+0xd8>)
 8001cf8:	605a      	str	r2, [r3, #4]

	// activerle pll et attendre qu'il soit pret
	RCC->CR |= RCC_CR_PLLON;
 8001cfa:	4b15      	ldr	r3, [pc, #84]	; (8001d50 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4a14      	ldr	r2, [pc, #80]	; (8001d50 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8001d00:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d04:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_PLLRDY));
 8001d06:	4b12      	ldr	r3, [pc, #72]	; (8001d50 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	bf0c      	ite	eq
 8001d12:	2301      	moveq	r3, #1
 8001d14:	2300      	movne	r3, #0
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d000      	beq.n	8001d1e <_ZN14hardwareConfig14SysClockConfigEv+0x9a>
 8001d1c:	e7f3      	b.n	8001d06 <_ZN14hardwareConfig14SysClockConfigEv+0x82>

	//Sélectionner la source de la clock (pll dans ce cas ci)
	RCC-> CFGR |= RCC_CFGR_SW_PLL;
 8001d1e:	4b0c      	ldr	r3, [pc, #48]	; (8001d50 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	4a0b      	ldr	r2, [pc, #44]	; (8001d50 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8001d24:	f043 0302 	orr.w	r3, r3, #2
 8001d28:	6093      	str	r3, [r2, #8]
	while((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);
 8001d2a:	4b09      	ldr	r3, [pc, #36]	; (8001d50 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	f003 030c 	and.w	r3, r3, #12
 8001d32:	2b08      	cmp	r3, #8
 8001d34:	bf14      	ite	ne
 8001d36:	2301      	movne	r3, #1
 8001d38:	2300      	moveq	r3, #0
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d000      	beq.n	8001d42 <_ZN14hardwareConfig14SysClockConfigEv+0xbe>
 8001d40:	e7f3      	b.n	8001d2a <_ZN14hardwareConfig14SysClockConfigEv+0xa6>
}
 8001d42:	bf00      	nop
 8001d44:	370c      	adds	r7, #12
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	40023800 	.word	0x40023800
 8001d54:	40007000 	.word	0x40007000
 8001d58:	40023c00 	.word	0x40023c00
 8001d5c:	00402d04 	.word	0x00402d04

08001d60 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h>:

//Permet de configurer facilement les modes de chaques io
void hardwareConfig::GPIO_Config(GPIO_TypeDef* gpio, uint8_t pin, _IO_MODES_t mode,
		uint8_t alterFunction)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b085      	sub	sp, #20
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	60f8      	str	r0, [r7, #12]
 8001d68:	60b9      	str	r1, [r7, #8]
 8001d6a:	4611      	mov	r1, r2
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	460b      	mov	r3, r1
 8001d70:	71fb      	strb	r3, [r7, #7]
 8001d72:	4613      	mov	r3, r2
 8001d74:	71bb      	strb	r3, [r7, #6]
	if (gpio == GPIOA)
 8001d76:	68bb      	ldr	r3, [r7, #8]
 8001d78:	4a25      	ldr	r2, [pc, #148]	; (8001e10 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0xb0>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d105      	bne.n	8001d8a <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0x2a>
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOAEN);
 8001d7e:	4b25      	ldr	r3, [pc, #148]	; (8001e14 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0xb4>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d82:	4a24      	ldr	r2, [pc, #144]	; (8001e14 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0xb4>)
 8001d84:	f043 0301 	orr.w	r3, r3, #1
 8001d88:	6313      	str	r3, [r2, #48]	; 0x30
	if (gpio == GPIOB)
 8001d8a:	68bb      	ldr	r3, [r7, #8]
 8001d8c:	4a22      	ldr	r2, [pc, #136]	; (8001e18 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0xb8>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d105      	bne.n	8001d9e <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0x3e>
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOBEN);
 8001d92:	4b20      	ldr	r3, [pc, #128]	; (8001e14 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0xb4>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	4a1f      	ldr	r2, [pc, #124]	; (8001e14 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0xb4>)
 8001d98:	f043 0302 	orr.w	r3, r3, #2
 8001d9c:	6313      	str	r3, [r2, #48]	; 0x30
	if (gpio == GPIOC)
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	4a1e      	ldr	r2, [pc, #120]	; (8001e1c <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0xbc>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d105      	bne.n	8001db2 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0x52>
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOCEN);
 8001da6:	4b1b      	ldr	r3, [pc, #108]	; (8001e14 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0xb4>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001daa:	4a1a      	ldr	r2, [pc, #104]	; (8001e14 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0xb4>)
 8001dac:	f043 0304 	orr.w	r3, r3, #4
 8001db0:	6313      	str	r3, [r2, #48]	; 0x30

	if (pin < 16)
 8001db2:	79fb      	ldrb	r3, [r7, #7]
 8001db4:	2b0f      	cmp	r3, #15
 8001db6:	d809      	bhi.n	8001dcc <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0x6c>
	gpio->MODER |= mode << (2 * pin);
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	79b9      	ldrb	r1, [r7, #6]
 8001dbe:	79fa      	ldrb	r2, [r7, #7]
 8001dc0:	0052      	lsls	r2, r2, #1
 8001dc2:	fa01 f202 	lsl.w	r2, r1, r2
 8001dc6:	431a      	orrs	r2, r3
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	601a      	str	r2, [r3, #0]

	if (mode == ALTERNATE) {
 8001dcc:	79bb      	ldrb	r3, [r7, #6]
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d118      	bne.n	8001e04 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0xa4>
		if (pin < 8)
 8001dd2:	79fb      	ldrb	r3, [r7, #7]
 8001dd4:	2b07      	cmp	r3, #7
 8001dd6:	d80a      	bhi.n	8001dee <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0x8e>
			gpio->AFR[0] |= (alterFunction << (4 * pin));
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	6a1b      	ldr	r3, [r3, #32]
 8001ddc:	7e39      	ldrb	r1, [r7, #24]
 8001dde:	79fa      	ldrb	r2, [r7, #7]
 8001de0:	0092      	lsls	r2, r2, #2
 8001de2:	fa01 f202 	lsl.w	r2, r1, r2
 8001de6:	431a      	orrs	r2, r3
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	621a      	str	r2, [r3, #32]
		else
			gpio->AFR[1] |= (alterFunction << (4 * (pin - 8)));
	}

}
 8001dec:	e00a      	b.n	8001e04 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0xa4>
			gpio->AFR[1] |= (alterFunction << (4 * (pin - 8)));
 8001dee:	68bb      	ldr	r3, [r7, #8]
 8001df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001df2:	7e39      	ldrb	r1, [r7, #24]
 8001df4:	79fa      	ldrb	r2, [r7, #7]
 8001df6:	3a08      	subs	r2, #8
 8001df8:	0092      	lsls	r2, r2, #2
 8001dfa:	fa01 f202 	lsl.w	r2, r1, r2
 8001dfe:	431a      	orrs	r2, r3
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001e04:	bf00      	nop
 8001e06:	3714      	adds	r7, #20
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr
 8001e10:	40020000 	.word	0x40020000
 8001e14:	40023800 	.word	0x40023800
 8001e18:	40020400 	.word	0x40020400
 8001e1c:	40020800 	.word	0x40020800

08001e20 <_ZN14hardwareConfig15GPIO_Pin_EnableEP12GPIO_TypeDefh>:
void hardwareConfig::GPIO_Pin_Enable(GPIO_TypeDef* gpio, uint8_t pin)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b085      	sub	sp, #20
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	60b9      	str	r1, [r7, #8]
 8001e2a:	4613      	mov	r3, r2
 8001e2c:	71fb      	strb	r3, [r7, #7]
	if (gpio == GPIOA)
 8001e2e:	68bb      	ldr	r3, [r7, #8]
 8001e30:	4a17      	ldr	r2, [pc, #92]	; (8001e90 <_ZN14hardwareConfig15GPIO_Pin_EnableEP12GPIO_TypeDefh+0x70>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d109      	bne.n	8001e4a <_ZN14hardwareConfig15GPIO_Pin_EnableEP12GPIO_TypeDefh+0x2a>
		GPIOA->ODR |= 1<<pin;
 8001e36:	4b16      	ldr	r3, [pc, #88]	; (8001e90 <_ZN14hardwareConfig15GPIO_Pin_EnableEP12GPIO_TypeDefh+0x70>)
 8001e38:	695b      	ldr	r3, [r3, #20]
 8001e3a:	79fa      	ldrb	r2, [r7, #7]
 8001e3c:	2101      	movs	r1, #1
 8001e3e:	fa01 f202 	lsl.w	r2, r1, r2
 8001e42:	4611      	mov	r1, r2
 8001e44:	4a12      	ldr	r2, [pc, #72]	; (8001e90 <_ZN14hardwareConfig15GPIO_Pin_EnableEP12GPIO_TypeDefh+0x70>)
 8001e46:	430b      	orrs	r3, r1
 8001e48:	6153      	str	r3, [r2, #20]
	if (gpio == GPIOB)
 8001e4a:	68bb      	ldr	r3, [r7, #8]
 8001e4c:	4a11      	ldr	r2, [pc, #68]	; (8001e94 <_ZN14hardwareConfig15GPIO_Pin_EnableEP12GPIO_TypeDefh+0x74>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d109      	bne.n	8001e66 <_ZN14hardwareConfig15GPIO_Pin_EnableEP12GPIO_TypeDefh+0x46>
		GPIOB->ODR |= 1<<pin;
 8001e52:	4b10      	ldr	r3, [pc, #64]	; (8001e94 <_ZN14hardwareConfig15GPIO_Pin_EnableEP12GPIO_TypeDefh+0x74>)
 8001e54:	695b      	ldr	r3, [r3, #20]
 8001e56:	79fa      	ldrb	r2, [r7, #7]
 8001e58:	2101      	movs	r1, #1
 8001e5a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e5e:	4611      	mov	r1, r2
 8001e60:	4a0c      	ldr	r2, [pc, #48]	; (8001e94 <_ZN14hardwareConfig15GPIO_Pin_EnableEP12GPIO_TypeDefh+0x74>)
 8001e62:	430b      	orrs	r3, r1
 8001e64:	6153      	str	r3, [r2, #20]
	if (gpio == GPIOC)
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	4a0b      	ldr	r2, [pc, #44]	; (8001e98 <_ZN14hardwareConfig15GPIO_Pin_EnableEP12GPIO_TypeDefh+0x78>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d109      	bne.n	8001e82 <_ZN14hardwareConfig15GPIO_Pin_EnableEP12GPIO_TypeDefh+0x62>
		GPIOC->ODR |= 1<<pin;
 8001e6e:	4b0a      	ldr	r3, [pc, #40]	; (8001e98 <_ZN14hardwareConfig15GPIO_Pin_EnableEP12GPIO_TypeDefh+0x78>)
 8001e70:	695b      	ldr	r3, [r3, #20]
 8001e72:	79fa      	ldrb	r2, [r7, #7]
 8001e74:	2101      	movs	r1, #1
 8001e76:	fa01 f202 	lsl.w	r2, r1, r2
 8001e7a:	4611      	mov	r1, r2
 8001e7c:	4a06      	ldr	r2, [pc, #24]	; (8001e98 <_ZN14hardwareConfig15GPIO_Pin_EnableEP12GPIO_TypeDefh+0x78>)
 8001e7e:	430b      	orrs	r3, r1
 8001e80:	6153      	str	r3, [r2, #20]
}
 8001e82:	bf00      	nop
 8001e84:	3714      	adds	r7, #20
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	40020000 	.word	0x40020000
 8001e94:	40020400 	.word	0x40020400
 8001e98:	40020800 	.word	0x40020800

08001e9c <_ZN14hardwareConfig16GPIO_Pin_DisableEP12GPIO_TypeDefh>:
void hardwareConfig::GPIO_Pin_Disable(GPIO_TypeDef* gpio, uint8_t pin)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b085      	sub	sp, #20
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	60f8      	str	r0, [r7, #12]
 8001ea4:	60b9      	str	r1, [r7, #8]
 8001ea6:	4613      	mov	r3, r2
 8001ea8:	71fb      	strb	r3, [r7, #7]
	if (gpio == GPIOA)
 8001eaa:	68bb      	ldr	r3, [r7, #8]
 8001eac:	4a18      	ldr	r2, [pc, #96]	; (8001f10 <_ZN14hardwareConfig16GPIO_Pin_DisableEP12GPIO_TypeDefh+0x74>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d10a      	bne.n	8001ec8 <_ZN14hardwareConfig16GPIO_Pin_DisableEP12GPIO_TypeDefh+0x2c>
		GPIOA -> ODR &= ~(1<<pin);
 8001eb2:	4b17      	ldr	r3, [pc, #92]	; (8001f10 <_ZN14hardwareConfig16GPIO_Pin_DisableEP12GPIO_TypeDefh+0x74>)
 8001eb4:	695b      	ldr	r3, [r3, #20]
 8001eb6:	79fa      	ldrb	r2, [r7, #7]
 8001eb8:	2101      	movs	r1, #1
 8001eba:	fa01 f202 	lsl.w	r2, r1, r2
 8001ebe:	43d2      	mvns	r2, r2
 8001ec0:	4611      	mov	r1, r2
 8001ec2:	4a13      	ldr	r2, [pc, #76]	; (8001f10 <_ZN14hardwareConfig16GPIO_Pin_DisableEP12GPIO_TypeDefh+0x74>)
 8001ec4:	400b      	ands	r3, r1
 8001ec6:	6153      	str	r3, [r2, #20]
	if (gpio == GPIOB)
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	4a12      	ldr	r2, [pc, #72]	; (8001f14 <_ZN14hardwareConfig16GPIO_Pin_DisableEP12GPIO_TypeDefh+0x78>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d10a      	bne.n	8001ee6 <_ZN14hardwareConfig16GPIO_Pin_DisableEP12GPIO_TypeDefh+0x4a>
		GPIOB -> ODR &= ~(1<<pin);
 8001ed0:	4b10      	ldr	r3, [pc, #64]	; (8001f14 <_ZN14hardwareConfig16GPIO_Pin_DisableEP12GPIO_TypeDefh+0x78>)
 8001ed2:	695b      	ldr	r3, [r3, #20]
 8001ed4:	79fa      	ldrb	r2, [r7, #7]
 8001ed6:	2101      	movs	r1, #1
 8001ed8:	fa01 f202 	lsl.w	r2, r1, r2
 8001edc:	43d2      	mvns	r2, r2
 8001ede:	4611      	mov	r1, r2
 8001ee0:	4a0c      	ldr	r2, [pc, #48]	; (8001f14 <_ZN14hardwareConfig16GPIO_Pin_DisableEP12GPIO_TypeDefh+0x78>)
 8001ee2:	400b      	ands	r3, r1
 8001ee4:	6153      	str	r3, [r2, #20]
	if (gpio == GPIOC)
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	4a0b      	ldr	r2, [pc, #44]	; (8001f18 <_ZN14hardwareConfig16GPIO_Pin_DisableEP12GPIO_TypeDefh+0x7c>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d10a      	bne.n	8001f04 <_ZN14hardwareConfig16GPIO_Pin_DisableEP12GPIO_TypeDefh+0x68>
		GPIOC -> ODR &= ~(1<<pin);
 8001eee:	4b0a      	ldr	r3, [pc, #40]	; (8001f18 <_ZN14hardwareConfig16GPIO_Pin_DisableEP12GPIO_TypeDefh+0x7c>)
 8001ef0:	695b      	ldr	r3, [r3, #20]
 8001ef2:	79fa      	ldrb	r2, [r7, #7]
 8001ef4:	2101      	movs	r1, #1
 8001ef6:	fa01 f202 	lsl.w	r2, r1, r2
 8001efa:	43d2      	mvns	r2, r2
 8001efc:	4611      	mov	r1, r2
 8001efe:	4a06      	ldr	r2, [pc, #24]	; (8001f18 <_ZN14hardwareConfig16GPIO_Pin_DisableEP12GPIO_TypeDefh+0x7c>)
 8001f00:	400b      	ands	r3, r1
 8001f02:	6153      	str	r3, [r2, #20]
}
 8001f04:	bf00      	nop
 8001f06:	3714      	adds	r7, #20
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr
 8001f10:	40020000 	.word	0x40020000
 8001f14:	40020400 	.word	0x40020400
 8001f18:	40020800 	.word	0x40020800

08001f1c <main>:





int main(void) {
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0

	initSysteme();
 8001f22:	f000 f969 	bl	80021f8 <_Z11initSystemev>
	initGestionMouvementAxe();
 8001f26:	f000 f9ad 	bl	8002284 <_Z23initGestionMouvementAxev>
	initcommUsart3();
 8001f2a:	f000 f97b 	bl	8002224 <_Z14initcommUsart3v>
	timerConversionEMG->start();
 8001f2e:	4ba4      	ldr	r3, [pc, #656]	; (80021c0 <main+0x2a4>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7ff fc02 	bl	800173c <_ZN5Timer5startEv>
	//testL298= new L298x();

	while(1)
	{

		while(commAffichage->dataAvailable())
 8001f38:	4ba2      	ldr	r3, [pc, #648]	; (80021c4 <main+0x2a8>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7ff f8b0 	bl	80010a2 <_ZNK15STM32F446Usart313dataAvailableEv>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	f000 80e1 	beq.w	800210c <main+0x1f0>
		{
			rxData= commAffichage->read();
 8001f4a:	4b9e      	ldr	r3, [pc, #632]	; (80021c4 <main+0x2a8>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f7ff f88e 	bl	8001070 <_ZN15STM32F446Usart34readEv>
 8001f54:	4603      	mov	r3, r0
 8001f56:	461a      	mov	r2, r3
 8001f58:	4b9b      	ldr	r3, [pc, #620]	; (80021c8 <main+0x2ac>)
 8001f5a:	701a      	strb	r2, [r3, #0]
			switch (commState) {
 8001f5c:	4b9b      	ldr	r3, [pc, #620]	; (80021cc <main+0x2b0>)
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	2b03      	cmp	r3, #3
 8001f62:	d8e9      	bhi.n	8001f38 <main+0x1c>
 8001f64:	a201      	add	r2, pc, #4	; (adr r2, 8001f6c <main+0x50>)
 8001f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f6a:	bf00      	nop
 8001f6c:	08001f7d 	.word	0x08001f7d
 8001f70:	08001f8f 	.word	0x08001f8f
 8001f74:	08002023 	.word	0x08002023
 8001f78:	08002059 	.word	0x08002059
			case WAIT:
				if(rxData=='<')
 8001f7c:	4b92      	ldr	r3, [pc, #584]	; (80021c8 <main+0x2ac>)
 8001f7e:	781b      	ldrb	r3, [r3, #0]
 8001f80:	2b3c      	cmp	r3, #60	; 0x3c
 8001f82:	f040 80bd 	bne.w	8002100 <main+0x1e4>
					commState=RXCMD;
 8001f86:	4b91      	ldr	r3, [pc, #580]	; (80021cc <main+0x2b0>)
 8001f88:	2201      	movs	r2, #1
 8001f8a:	701a      	strb	r2, [r3, #0]
				break;
 8001f8c:	e0b8      	b.n	8002100 <main+0x1e4>
			case RXCMD:
				commState=RXPAYLOAD;
 8001f8e:	4b8f      	ldr	r3, [pc, #572]	; (80021cc <main+0x2b0>)
 8001f90:	2202      	movs	r2, #2
 8001f92:	701a      	strb	r2, [r3, #0]
				rxCnt=0;
 8001f94:	4b8e      	ldr	r3, [pc, #568]	; (80021d0 <main+0x2b4>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	801a      	strh	r2, [r3, #0]
				//rxCmd=rxData;//commande à executer
				rxPayload[rxCnt++]=rxData;
 8001f9a:	4b8b      	ldr	r3, [pc, #556]	; (80021c8 <main+0x2ac>)
 8001f9c:	7819      	ldrb	r1, [r3, #0]
 8001f9e:	4b8c      	ldr	r3, [pc, #560]	; (80021d0 <main+0x2b4>)
 8001fa0:	881b      	ldrh	r3, [r3, #0]
 8001fa2:	1c5a      	adds	r2, r3, #1
 8001fa4:	b290      	uxth	r0, r2
 8001fa6:	4a8a      	ldr	r2, [pc, #552]	; (80021d0 <main+0x2b4>)
 8001fa8:	8010      	strh	r0, [r2, #0]
 8001faa:	461a      	mov	r2, r3
 8001fac:	b289      	uxth	r1, r1
 8001fae:	4b89      	ldr	r3, [pc, #548]	; (80021d4 <main+0x2b8>)
 8001fb0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				switch (rxData) {
 8001fb4:	4b84      	ldr	r3, [pc, #528]	; (80021c8 <main+0x2ac>)
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	3b43      	subs	r3, #67	; 0x43
 8001fba:	2b0d      	cmp	r3, #13
 8001fbc:	f200 80a2 	bhi.w	8002104 <main+0x1e8>
 8001fc0:	a201      	add	r2, pc, #4	; (adr r2, 8001fc8 <main+0xac>)
 8001fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fc6:	bf00      	nop
 8001fc8:	08002011 	.word	0x08002011
 8001fcc:	08002105 	.word	0x08002105
 8001fd0:	08002019 	.word	0x08002019
 8001fd4:	08002105 	.word	0x08002105
 8001fd8:	08002105 	.word	0x08002105
 8001fdc:	08002105 	.word	0x08002105
 8001fe0:	08002105 	.word	0x08002105
 8001fe4:	08002105 	.word	0x08002105
 8001fe8:	08002105 	.word	0x08002105
 8001fec:	08002105 	.word	0x08002105
 8001ff0:	08002001 	.word	0x08002001
 8001ff4:	08002105 	.word	0x08002105
 8001ff8:	08002105 	.word	0x08002105
 8001ffc:	08002009 	.word	0x08002009
				case 'M':
					//mode
					rxCmd=0;
 8002000:	4b75      	ldr	r3, [pc, #468]	; (80021d8 <main+0x2bc>)
 8002002:	2200      	movs	r2, #0
 8002004:	701a      	strb	r2, [r3, #0]
					break;
 8002006:	e00b      	b.n	8002020 <main+0x104>
				case 'P':
					//position
					rxCmd=1;
 8002008:	4b73      	ldr	r3, [pc, #460]	; (80021d8 <main+0x2bc>)
 800200a:	2201      	movs	r2, #1
 800200c:	701a      	strb	r2, [r3, #0]

					break;
 800200e:	e007      	b.n	8002020 <main+0x104>
				case 'C':
					//calibration
					rxCmd=2;
 8002010:	4b71      	ldr	r3, [pc, #452]	; (80021d8 <main+0x2bc>)
 8002012:	2202      	movs	r2, #2
 8002014:	701a      	strb	r2, [r3, #0]
					break;
 8002016:	e003      	b.n	8002020 <main+0x104>
				case 'E':
					//erreure
					rxCmd=3;
 8002018:	4b6f      	ldr	r3, [pc, #444]	; (80021d8 <main+0x2bc>)
 800201a:	2203      	movs	r2, #3
 800201c:	701a      	strb	r2, [r3, #0]
					break;
 800201e:	bf00      	nop
				}
				break;
 8002020:	e070      	b.n	8002104 <main+0x1e8>
				case RXPAYLOAD:
					rxPayload[rxCnt++]=rxData;
 8002022:	4b69      	ldr	r3, [pc, #420]	; (80021c8 <main+0x2ac>)
 8002024:	7819      	ldrb	r1, [r3, #0]
 8002026:	4b6a      	ldr	r3, [pc, #424]	; (80021d0 <main+0x2b4>)
 8002028:	881b      	ldrh	r3, [r3, #0]
 800202a:	1c5a      	adds	r2, r3, #1
 800202c:	b290      	uxth	r0, r2
 800202e:	4a68      	ldr	r2, [pc, #416]	; (80021d0 <main+0x2b4>)
 8002030:	8010      	strh	r0, [r2, #0]
 8002032:	461a      	mov	r2, r3
 8002034:	b289      	uxth	r1, r1
 8002036:	4b67      	ldr	r3, [pc, #412]	; (80021d4 <main+0x2b8>)
 8002038:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					if(rxCnt>PAYLOAD_SIZE[rxCmd])
 800203c:	4b66      	ldr	r3, [pc, #408]	; (80021d8 <main+0x2bc>)
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	461a      	mov	r2, r3
 8002042:	4b66      	ldr	r3, [pc, #408]	; (80021dc <main+0x2c0>)
 8002044:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002048:	4b61      	ldr	r3, [pc, #388]	; (80021d0 <main+0x2b4>)
 800204a:	881b      	ldrh	r3, [r3, #0]
 800204c:	429a      	cmp	r2, r3
 800204e:	d25b      	bcs.n	8002108 <main+0x1ec>
					{

						commState =VALIDATE;
 8002050:	4b5e      	ldr	r3, [pc, #376]	; (80021cc <main+0x2b0>)
 8002052:	2203      	movs	r2, #3
 8002054:	701a      	strb	r2, [r3, #0]
					}
					break;
 8002056:	e057      	b.n	8002108 <main+0x1ec>
				case VALIDATE:
					if(rxData=='>')
 8002058:	4b5b      	ldr	r3, [pc, #364]	; (80021c8 <main+0x2ac>)
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	2b3e      	cmp	r3, #62	; 0x3e
 800205e:	d14b      	bne.n	80020f8 <main+0x1dc>
					{
						//GPIOA -> ODR ^= 1<<5;// led d'activité ** dois être enlever dans code final

						switch (rxCmd) {
 8002060:	4b5d      	ldr	r3, [pc, #372]	; (80021d8 <main+0x2bc>)
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	2b03      	cmp	r3, #3
 8002066:	d847      	bhi.n	80020f8 <main+0x1dc>
 8002068:	a201      	add	r2, pc, #4	; (adr r2, 8002070 <main+0x154>)
 800206a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800206e:	bf00      	nop
 8002070:	08002081 	.word	0x08002081
 8002074:	080020bb 	.word	0x080020bb
 8002078:	080020f9 	.word	0x080020f9
 800207c:	080020f9 	.word	0x080020f9
						case 0:
							//mode
							if(rxPayload[1]==0)
 8002080:	4b54      	ldr	r3, [pc, #336]	; (80021d4 <main+0x2b8>)
 8002082:	885b      	ldrh	r3, [r3, #2]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d102      	bne.n	800208e <main+0x172>
								modeSocrate=IDLE;
 8002088:	4b55      	ldr	r3, [pc, #340]	; (80021e0 <main+0x2c4>)
 800208a:	2200      	movs	r2, #0
 800208c:	701a      	strb	r2, [r3, #0]
							if(rxPayload[1]==1)
 800208e:	4b51      	ldr	r3, [pc, #324]	; (80021d4 <main+0x2b8>)
 8002090:	885b      	ldrh	r3, [r3, #2]
 8002092:	2b01      	cmp	r3, #1
 8002094:	d102      	bne.n	800209c <main+0x180>
								modeSocrate=CAPTEURS;
 8002096:	4b52      	ldr	r3, [pc, #328]	; (80021e0 <main+0x2c4>)
 8002098:	2201      	movs	r2, #1
 800209a:	701a      	strb	r2, [r3, #0]
							if(rxPayload[1]==2)
 800209c:	4b4d      	ldr	r3, [pc, #308]	; (80021d4 <main+0x2b8>)
 800209e:	885b      	ldrh	r3, [r3, #2]
 80020a0:	2b02      	cmp	r3, #2
 80020a2:	d102      	bne.n	80020aa <main+0x18e>
								modeSocrate=MANUEL;
 80020a4:	4b4e      	ldr	r3, [pc, #312]	; (80021e0 <main+0x2c4>)
 80020a6:	2202      	movs	r2, #2
 80020a8:	701a      	strb	r2, [r3, #0]
							if(rxPayload[1]==3)
 80020aa:	4b4a      	ldr	r3, [pc, #296]	; (80021d4 <main+0x2b8>)
 80020ac:	885b      	ldrh	r3, [r3, #2]
 80020ae:	2b03      	cmp	r3, #3
 80020b0:	d11f      	bne.n	80020f2 <main+0x1d6>
								modeSocrate=CALIBRATION;
 80020b2:	4b4b      	ldr	r3, [pc, #300]	; (80021e0 <main+0x2c4>)
 80020b4:	2203      	movs	r2, #3
 80020b6:	701a      	strb	r2, [r3, #0]

							break;
 80020b8:	e01b      	b.n	80020f2 <main+0x1d6>

						case 1:
							//position
							if(modeSocrate==MANUEL)
 80020ba:	4b49      	ldr	r3, [pc, #292]	; (80021e0 <main+0x2c4>)
 80020bc:	781b      	ldrb	r3, [r3, #0]
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d119      	bne.n	80020f6 <main+0x1da>
							{
								if(coude->getPositionPotPourcentage()<rxPayload[2])
 80020c2:	4b48      	ldr	r3, [pc, #288]	; (80021e4 <main+0x2c8>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4618      	mov	r0, r3
 80020c8:	f7fe fcec 	bl	8000aa4 <_ZN19GestionMouvementAxe25getPositionPotPourcentageEv>
 80020cc:	4603      	mov	r3, r0
 80020ce:	461a      	mov	r2, r3
 80020d0:	4b40      	ldr	r3, [pc, #256]	; (80021d4 <main+0x2b8>)
 80020d2:	889b      	ldrh	r3, [r3, #4]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	bfb4      	ite	lt
 80020d8:	2301      	movlt	r3, #1
 80020da:	2300      	movge	r3, #0
 80020dc:	b2db      	uxtb	r3, r3
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d009      	beq.n	80020f6 <main+0x1da>
								{
									coude->setMoteurDirEtSpeed(100, 1);
 80020e2:	4b40      	ldr	r3, [pc, #256]	; (80021e4 <main+0x2c8>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	2201      	movs	r2, #1
 80020e8:	2164      	movs	r1, #100	; 0x64
 80020ea:	4618      	mov	r0, r3
 80020ec:	f7fe fce6 	bl	8000abc <_ZN19GestionMouvementAxe19setMoteurDirEtSpeedEmb>
								}
							}
							break;
 80020f0:	e001      	b.n	80020f6 <main+0x1da>
							break;
 80020f2:	bf00      	nop
 80020f4:	e000      	b.n	80020f8 <main+0x1dc>
							break;
 80020f6:	bf00      	nop
							break;
						}

					}

					commState =WAIT;
 80020f8:	4b34      	ldr	r3, [pc, #208]	; (80021cc <main+0x2b0>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	701a      	strb	r2, [r3, #0]
					break;
 80020fe:	e004      	b.n	800210a <main+0x1ee>
				break;
 8002100:	bf00      	nop
 8002102:	e719      	b.n	8001f38 <main+0x1c>
				break;
 8002104:	bf00      	nop
 8002106:	e717      	b.n	8001f38 <main+0x1c>
					break;
 8002108:	bf00      	nop
		while(commAffichage->dataAvailable())
 800210a:	e715      	b.n	8001f38 <main+0x1c>
			}
		}
		/********************Gestion du Menu*****************************/
		switch (modeSocrate) {
 800210c:	4b34      	ldr	r3, [pc, #208]	; (80021e0 <main+0x2c4>)
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	2b03      	cmp	r3, #3
 8002112:	d82a      	bhi.n	800216a <main+0x24e>
 8002114:	a201      	add	r2, pc, #4	; (adr r2, 800211c <main+0x200>)
 8002116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800211a:	bf00      	nop
 800211c:	0800216b 	.word	0x0800216b
 8002120:	0800216b 	.word	0x0800216b
 8002124:	0800212d 	.word	0x0800212d
 8002128:	0800216b 	.word	0x0800216b
		case CAPTEURS:

			break;
		case MANUEL:
			// mis à jour dees messages de position
			messagePosition[0][3]=(100+epaule->getPositionPotPourcentage());
 800212c:	4b2e      	ldr	r3, [pc, #184]	; (80021e8 <main+0x2cc>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4618      	mov	r0, r3
 8002132:	f7fe fcb7 	bl	8000aa4 <_ZN19GestionMouvementAxe25getPositionPotPourcentageEv>
 8002136:	4603      	mov	r3, r0
 8002138:	3364      	adds	r3, #100	; 0x64
 800213a:	b2da      	uxtb	r2, r3
 800213c:	4b2b      	ldr	r3, [pc, #172]	; (80021ec <main+0x2d0>)
 800213e:	70da      	strb	r2, [r3, #3]
				messagePosition[1][3]=(100+coude->getPositionPotPourcentage());
 8002140:	4b28      	ldr	r3, [pc, #160]	; (80021e4 <main+0x2c8>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4618      	mov	r0, r3
 8002146:	f7fe fcad 	bl	8000aa4 <_ZN19GestionMouvementAxe25getPositionPotPourcentageEv>
 800214a:	4603      	mov	r3, r0
 800214c:	3364      	adds	r3, #100	; 0x64
 800214e:	b2da      	uxtb	r2, r3
 8002150:	4b26      	ldr	r3, [pc, #152]	; (80021ec <main+0x2d0>)
 8002152:	725a      	strb	r2, [r3, #9]
				messagePosition[2][3]=(100+pince->getPositionPotPourcentage());
 8002154:	4b26      	ldr	r3, [pc, #152]	; (80021f0 <main+0x2d4>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4618      	mov	r0, r3
 800215a:	f7fe fca3 	bl	8000aa4 <_ZN19GestionMouvementAxe25getPositionPotPourcentageEv>
 800215e:	4603      	mov	r3, r0
 8002160:	3364      	adds	r3, #100	; 0x64
 8002162:	b2da      	uxtb	r2, r3
 8002164:	4b21      	ldr	r3, [pc, #132]	; (80021ec <main+0x2d0>)
 8002166:	73da      	strb	r2, [r3, #15]

			break;
 8002168:	bf00      	nop

			break;
		}

		/*************************** envoie des messages****************/
		if (serialPcPauseCompleted)
 800216a:	4b22      	ldr	r3, [pc, #136]	; (80021f4 <main+0x2d8>)
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	b2db      	uxtb	r3, r3
 8002170:	2b00      	cmp	r3, #0
 8002172:	f43f aee1 	beq.w	8001f38 <main+0x1c>
		{

			for(int a=0;a<3;a++)
 8002176:	2300      	movs	r3, #0
 8002178:	607b      	str	r3, [r7, #4]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2b02      	cmp	r3, #2
 800217e:	dc1b      	bgt.n	80021b8 <main+0x29c>
			{
				for(int b=0;b<6;b++)
 8002180:	2300      	movs	r3, #0
 8002182:	603b      	str	r3, [r7, #0]
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	2b05      	cmp	r3, #5
 8002188:	dc12      	bgt.n	80021b0 <main+0x294>
				{
					commAffichage->write(messagePosition[a][b]);
 800218a:	4b0e      	ldr	r3, [pc, #56]	; (80021c4 <main+0x2a8>)
 800218c:	6818      	ldr	r0, [r3, #0]
 800218e:	4917      	ldr	r1, [pc, #92]	; (80021ec <main+0x2d0>)
 8002190:	687a      	ldr	r2, [r7, #4]
 8002192:	4613      	mov	r3, r2
 8002194:	005b      	lsls	r3, r3, #1
 8002196:	4413      	add	r3, r2
 8002198:	005b      	lsls	r3, r3, #1
 800219a:	18ca      	adds	r2, r1, r3
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	4413      	add	r3, r2
 80021a0:	781b      	ldrb	r3, [r3, #0]
 80021a2:	4619      	mov	r1, r3
 80021a4:	f7fe ff3e 	bl	8001024 <_ZN15STM32F446Usart35writeEh>
				for(int b=0;b<6;b++)
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	3301      	adds	r3, #1
 80021ac:	603b      	str	r3, [r7, #0]
 80021ae:	e7e9      	b.n	8002184 <main+0x268>
			for(int a=0;a<3;a++)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	3301      	adds	r3, #1
 80021b4:	607b      	str	r3, [r7, #4]
 80021b6:	e7e0      	b.n	800217a <main+0x25e>
				}
			}

			serialPcPauseCompleted = false;
 80021b8:	4b0e      	ldr	r3, [pc, #56]	; (80021f4 <main+0x2d8>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	701a      	strb	r2, [r3, #0]
		}

	}
 80021be:	e6bb      	b.n	8001f38 <main+0x1c>
 80021c0:	200000bc 	.word	0x200000bc
 80021c4:	200000c0 	.word	0x200000c0
 80021c8:	20000106 	.word	0x20000106
 80021cc:	20000104 	.word	0x20000104
 80021d0:	20000108 	.word	0x20000108
 80021d4:	2000010c 	.word	0x2000010c
 80021d8:	2000010a 	.word	0x2000010a
 80021dc:	08002b64 	.word	0x08002b64
 80021e0:	20000105 	.word	0x20000105
 80021e4:	200000c4 	.word	0x200000c4
 80021e8:	200000c8 	.word	0x200000c8
 80021ec:	20000000 	.word	0x20000000
 80021f0:	200000cc 	.word	0x200000cc
 80021f4:	200000d0 	.word	0x200000d0

080021f8 <_Z11initSystemev>:
}
void initSysteme(void)
{
 80021f8:	b598      	push	{r3, r4, r7, lr}
 80021fa:	af00      	add	r7, sp, #0
	stm32F446 = new hardwareConfig();
 80021fc:	2004      	movs	r0, #4
 80021fe:	f000 fa76 	bl	80026ee <_Znwj>
 8002202:	4603      	mov	r3, r0
 8002204:	461c      	mov	r4, r3
 8002206:	4620      	mov	r0, r4
 8002208:	f7ff fd0c 	bl	8001c24 <_ZN14hardwareConfigC1Ev>
 800220c:	4b04      	ldr	r3, [pc, #16]	; (8002220 <_Z11initSystemev+0x28>)
 800220e:	601c      	str	r4, [r3, #0]
	stm32F446->SysClockConfig();
 8002210:	4b03      	ldr	r3, [pc, #12]	; (8002220 <_Z11initSystemev+0x28>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4618      	mov	r0, r3
 8002216:	f7ff fd35 	bl	8001c84 <_ZN14hardwareConfig14SysClockConfigEv>
}
 800221a:	bf00      	nop
 800221c:	bd98      	pop	{r3, r4, r7, pc}
 800221e:	bf00      	nop
 8002220:	200000b4 	.word	0x200000b4

08002224 <_Z14initcommUsart3v>:
void initcommUsart3(void)
{
 8002224:	b598      	push	{r3, r4, r7, lr}
 8002226:	af00      	add	r7, sp, #0
	commAffichage = STM32F446Usart3::getInstance();
 8002228:	f7fe fee4 	bl	8000ff4 <_ZN15STM32F446Usart311getInstanceEv>
 800222c:	4603      	mov	r3, r0
 800222e:	4a12      	ldr	r2, [pc, #72]	; (8002278 <_Z14initcommUsart3v+0x54>)
 8002230:	6013      	str	r3, [r2, #0]
	commAffichage->setBaudRate(9600);
 8002232:	4b11      	ldr	r3, [pc, #68]	; (8002278 <_Z14initcommUsart3v+0x54>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f44f 5116 	mov.w	r1, #9600	; 0x2580
 800223a:	4618      	mov	r0, r3
 800223c:	f7fe ff42 	bl	80010c4 <_ZN15STM32F446Usart311setBaudRateEm>
	cadanceComm = new Timer(TIM5,10000,true);
 8002240:	2008      	movs	r0, #8
 8002242:	f000 fa54 	bl	80026ee <_Znwj>
 8002246:	4603      	mov	r3, r0
 8002248:	461c      	mov	r4, r3
 800224a:	2301      	movs	r3, #1
 800224c:	f242 7210 	movw	r2, #10000	; 0x2710
 8002250:	490a      	ldr	r1, [pc, #40]	; (800227c <_Z14initcommUsart3v+0x58>)
 8002252:	4620      	mov	r0, r4
 8002254:	f7ff f8a8 	bl	80013a8 <_ZN5TimerC1EP11TIM_TypeDefmb>
 8002258:	4b09      	ldr	r3, [pc, #36]	; (8002280 <_Z14initcommUsart3v+0x5c>)
 800225a:	601c      	str	r4, [r3, #0]
	cadanceComm->enablePWM(2,100);
 800225c:	4b08      	ldr	r3, [pc, #32]	; (8002280 <_Z14initcommUsart3v+0x5c>)
 800225e:	6818      	ldr	r0, [r3, #0]
 8002260:	23ff      	movs	r3, #255	; 0xff
 8002262:	2264      	movs	r2, #100	; 0x64
 8002264:	2102      	movs	r1, #2
 8002266:	f7ff f987 	bl	8001578 <_ZN5Timer9enablePWMEhmt>
	cadanceComm->start();
 800226a:	4b05      	ldr	r3, [pc, #20]	; (8002280 <_Z14initcommUsart3v+0x5c>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4618      	mov	r0, r3
 8002270:	f7ff fa64 	bl	800173c <_ZN5Timer5startEv>
}
 8002274:	bf00      	nop
 8002276:	bd98      	pop	{r3, r4, r7, pc}
 8002278:	200000c0 	.word	0x200000c0
 800227c:	40000c00 	.word	0x40000c00
 8002280:	200000b8 	.word	0x200000b8

08002284 <_Z23initGestionMouvementAxev>:
void initGestionMouvementAxe(void)
{
 8002284:	b598      	push	{r3, r4, r7, lr}
 8002286:	af00      	add	r7, sp, #0
	timerConversionEMG = new Timer(TIM7,10000,true);
 8002288:	2008      	movs	r0, #8
 800228a:	f000 fa30 	bl	80026ee <_Znwj>
 800228e:	4603      	mov	r3, r0
 8002290:	461c      	mov	r4, r3
 8002292:	2301      	movs	r3, #1
 8002294:	f242 7210 	movw	r2, #10000	; 0x2710
 8002298:	4915      	ldr	r1, [pc, #84]	; (80022f0 <_Z23initGestionMouvementAxev+0x6c>)
 800229a:	4620      	mov	r0, r4
 800229c:	f7ff f884 	bl	80013a8 <_ZN5TimerC1EP11TIM_TypeDefmb>
 80022a0:	4b14      	ldr	r3, [pc, #80]	; (80022f4 <_Z23initGestionMouvementAxev+0x70>)
 80022a2:	601c      	str	r4, [r3, #0]

	coude = new GestionMouvementAxe(AXE_COUDE, POT_COUDE);
 80022a4:	2010      	movs	r0, #16
 80022a6:	f000 fa22 	bl	80026ee <_Znwj>
 80022aa:	4603      	mov	r3, r0
 80022ac:	461c      	mov	r4, r3
 80022ae:	2204      	movs	r2, #4
 80022b0:	2101      	movs	r1, #1
 80022b2:	4620      	mov	r0, r4
 80022b4:	f7fe fb80 	bl	80009b8 <_ZN19GestionMouvementAxeC1Ehh>
 80022b8:	4b0f      	ldr	r3, [pc, #60]	; (80022f8 <_Z23initGestionMouvementAxev+0x74>)
 80022ba:	601c      	str	r4, [r3, #0]
	epaule = new GestionMouvementAxe(AXE_EPAULE, POT_EPAULE);
 80022bc:	2010      	movs	r0, #16
 80022be:	f000 fa16 	bl	80026ee <_Znwj>
 80022c2:	4603      	mov	r3, r0
 80022c4:	461c      	mov	r4, r3
 80022c6:	2203      	movs	r2, #3
 80022c8:	2100      	movs	r1, #0
 80022ca:	4620      	mov	r0, r4
 80022cc:	f7fe fb74 	bl	80009b8 <_ZN19GestionMouvementAxeC1Ehh>
 80022d0:	4b0a      	ldr	r3, [pc, #40]	; (80022fc <_Z23initGestionMouvementAxev+0x78>)
 80022d2:	601c      	str	r4, [r3, #0]
	pince = new GestionMouvementAxe(AXE_PINCE, POT_PINCE);
 80022d4:	2010      	movs	r0, #16
 80022d6:	f000 fa0a 	bl	80026ee <_Znwj>
 80022da:	4603      	mov	r3, r0
 80022dc:	461c      	mov	r4, r3
 80022de:	2205      	movs	r2, #5
 80022e0:	2102      	movs	r1, #2
 80022e2:	4620      	mov	r0, r4
 80022e4:	f7fe fb68 	bl	80009b8 <_ZN19GestionMouvementAxeC1Ehh>
 80022e8:	4b05      	ldr	r3, [pc, #20]	; (8002300 <_Z23initGestionMouvementAxev+0x7c>)
 80022ea:	601c      	str	r4, [r3, #0]
	//encodeurCoude = new PositionAxeEncodeur(GPIOB, NO_PIN_ENCO_COUDE, ENCO_RISING_TRIGGER); // peut être rajouter si on utilise les encodeurs éventuellement
	//encodeurEpaule = new PositionAxeEncodeur(GPIOB, NO_PIN_ENCO_EPAULE, ENCO_RISING_TRIGGER);

}
 80022ec:	bf00      	nop
 80022ee:	bd98      	pop	{r3, r4, r7, pc}
 80022f0:	40001400 	.word	0x40001400
 80022f4:	200000bc 	.word	0x200000bc
 80022f8:	200000c4 	.word	0x200000c4
 80022fc:	200000c8 	.word	0x200000c8
 8002300:	200000cc 	.word	0x200000cc

08002304 <TIM7_IRQHandler>:
// interruptions
extern "C" void TIM7_IRQHandler(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0
	if (TIM7->SR & TIM_SR_UIF) // if UIF flag is set
 8002308:	4b12      	ldr	r3, [pc, #72]	; (8002354 <TIM7_IRQHandler+0x50>)
 800230a:	8a1b      	ldrh	r3, [r3, #16]
 800230c:	b29b      	uxth	r3, r3
 800230e:	f003 0301 	and.w	r3, r3, #1
 8002312:	2b00      	cmp	r3, #0
 8002314:	bf14      	ite	ne
 8002316:	2301      	movne	r3, #1
 8002318:	2300      	moveq	r3, #0
 800231a:	b2db      	uxtb	r3, r3
 800231c:	2b00      	cmp	r3, #0
 800231e:	d016      	beq.n	800234e <TIM7_IRQHandler+0x4a>
	{
		TIM7->SR &= ~TIM_SR_UIF; // clear UIF flag
 8002320:	4b0c      	ldr	r3, [pc, #48]	; (8002354 <TIM7_IRQHandler+0x50>)
 8002322:	8a1b      	ldrh	r3, [r3, #16]
 8002324:	b29b      	uxth	r3, r3
 8002326:	4a0b      	ldr	r2, [pc, #44]	; (8002354 <TIM7_IRQHandler+0x50>)
 8002328:	f023 0301 	bic.w	r3, r3, #1
 800232c:	b29b      	uxth	r3, r3
 800232e:	8213      	strh	r3, [r2, #16]

		coude->updatePositionPot();
 8002330:	4b09      	ldr	r3, [pc, #36]	; (8002358 <TIM7_IRQHandler+0x54>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4618      	mov	r0, r3
 8002336:	f7fe fc37 	bl	8000ba8 <_ZN19GestionMouvementAxe17updatePositionPotEv>
		epaule->updatePositionPot();
 800233a:	4b08      	ldr	r3, [pc, #32]	; (800235c <TIM7_IRQHandler+0x58>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4618      	mov	r0, r3
 8002340:	f7fe fc32 	bl	8000ba8 <_ZN19GestionMouvementAxe17updatePositionPotEv>
		pince->updatePositionPot();
 8002344:	4b06      	ldr	r3, [pc, #24]	; (8002360 <TIM7_IRQHandler+0x5c>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4618      	mov	r0, r3
 800234a:	f7fe fc2d 	bl	8000ba8 <_ZN19GestionMouvementAxe17updatePositionPotEv>
	}
}
 800234e:	bf00      	nop
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	40001400 	.word	0x40001400
 8002358:	200000c4 	.word	0x200000c4
 800235c:	200000c8 	.word	0x200000c8
 8002360:	200000cc 	.word	0x200000cc

08002364 <TIM5_IRQHandler>:
extern "C" void TIM5_IRQHandler(void) {
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
	if (TIM5->SR & TIM_SR_UIF) // if UIF flag is set
 8002368:	4b0d      	ldr	r3, [pc, #52]	; (80023a0 <TIM5_IRQHandler+0x3c>)
 800236a:	8a1b      	ldrh	r3, [r3, #16]
 800236c:	b29b      	uxth	r3, r3
 800236e:	f003 0301 	and.w	r3, r3, #1
 8002372:	2b00      	cmp	r3, #0
 8002374:	bf14      	ite	ne
 8002376:	2301      	movne	r3, #1
 8002378:	2300      	moveq	r3, #0
 800237a:	b2db      	uxtb	r3, r3
 800237c:	2b00      	cmp	r3, #0
 800237e:	d00a      	beq.n	8002396 <TIM5_IRQHandler+0x32>
	{
		TIM5->SR &= ~TIM_SR_UIF; // clear UIF flag
 8002380:	4b07      	ldr	r3, [pc, #28]	; (80023a0 <TIM5_IRQHandler+0x3c>)
 8002382:	8a1b      	ldrh	r3, [r3, #16]
 8002384:	b29b      	uxth	r3, r3
 8002386:	4a06      	ldr	r2, [pc, #24]	; (80023a0 <TIM5_IRQHandler+0x3c>)
 8002388:	f023 0301 	bic.w	r3, r3, #1
 800238c:	b29b      	uxth	r3, r3
 800238e:	8213      	strh	r3, [r2, #16]
		serialPcPauseCompleted = true;
 8002390:	4b04      	ldr	r3, [pc, #16]	; (80023a4 <TIM5_IRQHandler+0x40>)
 8002392:	2201      	movs	r2, #1
 8002394:	701a      	strb	r2, [r3, #0]

	}

}
 8002396:	bf00      	nop
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr
 80023a0:	40000c00 	.word	0x40000c00
 80023a4:	200000d0 	.word	0x200000d0

080023a8 <_Z41__static_initialization_and_destruction_0ii>:
 80023a8:	b590      	push	{r4, r7, lr}
 80023aa:	b085      	sub	sp, #20
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
 80023b0:	6039      	str	r1, [r7, #0]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d128      	bne.n	800240a <_Z41__static_initialization_and_destruction_0ii+0x62>
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80023be:	4293      	cmp	r3, r2
 80023c0:	d123      	bne.n	800240a <_Z41__static_initialization_and_destruction_0ii+0x62>
std::string messageComm[2]= {"<ACK>","<ERR>"};
 80023c2:	4c1c      	ldr	r4, [pc, #112]	; (8002434 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 80023c4:	f107 0308 	add.w	r3, r7, #8
 80023c8:	4618      	mov	r0, r3
 80023ca:	f000 f9a1 	bl	8002710 <_ZNSaIcEC1Ev>
 80023ce:	f107 0308 	add.w	r3, r7, #8
 80023d2:	461a      	mov	r2, r3
 80023d4:	4918      	ldr	r1, [pc, #96]	; (8002438 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 80023d6:	4620      	mov	r0, r4
 80023d8:	f000 fa02 	bl	80027e0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80023dc:	f107 0308 	add.w	r3, r7, #8
 80023e0:	4618      	mov	r0, r3
 80023e2:	f000 f996 	bl	8002712 <_ZNSaIcED1Ev>
 80023e6:	3418      	adds	r4, #24
 80023e8:	f107 030c 	add.w	r3, r7, #12
 80023ec:	4618      	mov	r0, r3
 80023ee:	f000 f98f 	bl	8002710 <_ZNSaIcEC1Ev>
 80023f2:	f107 030c 	add.w	r3, r7, #12
 80023f6:	461a      	mov	r2, r3
 80023f8:	4910      	ldr	r1, [pc, #64]	; (800243c <_Z41__static_initialization_and_destruction_0ii+0x94>)
 80023fa:	4620      	mov	r0, r4
 80023fc:	f000 f9f0 	bl	80027e0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8002400:	f107 030c 	add.w	r3, r7, #12
 8002404:	4618      	mov	r0, r3
 8002406:	f000 f984 	bl	8002712 <_ZNSaIcED1Ev>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d10d      	bne.n	800242c <_Z41__static_initialization_and_destruction_0ii+0x84>
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002416:	4293      	cmp	r3, r2
 8002418:	d108      	bne.n	800242c <_Z41__static_initialization_and_destruction_0ii+0x84>
 800241a:	4c09      	ldr	r4, [pc, #36]	; (8002440 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 800241c:	4b05      	ldr	r3, [pc, #20]	; (8002434 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 800241e:	429c      	cmp	r4, r3
 8002420:	d004      	beq.n	800242c <_Z41__static_initialization_and_destruction_0ii+0x84>
 8002422:	3c18      	subs	r4, #24
 8002424:	4620      	mov	r0, r4
 8002426:	f000 f9b1 	bl	800278c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800242a:	e7f7      	b.n	800241c <_Z41__static_initialization_and_destruction_0ii+0x74>
}
 800242c:	bf00      	nop
 800242e:	3714      	adds	r7, #20
 8002430:	46bd      	mov	sp, r7
 8002432:	bd90      	pop	{r4, r7, pc}
 8002434:	200000d4 	.word	0x200000d4
 8002438:	08002b6c 	.word	0x08002b6c
 800243c:	08002b74 	.word	0x08002b74
 8002440:	20000104 	.word	0x20000104

08002444 <_GLOBAL__sub_I_stm32F446>:
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
 8002448:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800244c:	2001      	movs	r0, #1
 800244e:	f7ff ffab 	bl	80023a8 <_Z41__static_initialization_and_destruction_0ii>
 8002452:	bd80      	pop	{r7, pc}

08002454 <_GLOBAL__sub_D_stm32F446>:
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
 8002458:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800245c:	2000      	movs	r0, #0
 800245e:	f7ff ffa3 	bl	80023a8 <_Z41__static_initialization_and_destruction_0ii>
 8002462:	bd80      	pop	{r7, pc}

08002464 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
	return 1;
 8002468:	2301      	movs	r3, #1
}
 800246a:	4618      	mov	r0, r3
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr

08002474 <_kill>:

int _kill(int pid, int sig)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b082      	sub	sp, #8
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800247e:	f000 f9df 	bl	8002840 <__errno>
 8002482:	4603      	mov	r3, r0
 8002484:	2216      	movs	r2, #22
 8002486:	601a      	str	r2, [r3, #0]
	return -1;
 8002488:	f04f 33ff 	mov.w	r3, #4294967295
}
 800248c:	4618      	mov	r0, r3
 800248e:	3708      	adds	r7, #8
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}

08002494 <_exit>:

void _exit (int status)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800249c:	f04f 31ff 	mov.w	r1, #4294967295
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	f7ff ffe7 	bl	8002474 <_kill>
	while (1) {}		/* Make sure we hang here */
 80024a6:	e7fe      	b.n	80024a6 <_exit+0x12>

080024a8 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80024b0:	4b11      	ldr	r3, [pc, #68]	; (80024f8 <_sbrk+0x50>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d102      	bne.n	80024be <_sbrk+0x16>
		heap_end = &end;
 80024b8:	4b0f      	ldr	r3, [pc, #60]	; (80024f8 <_sbrk+0x50>)
 80024ba:	4a10      	ldr	r2, [pc, #64]	; (80024fc <_sbrk+0x54>)
 80024bc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80024be:	4b0e      	ldr	r3, [pc, #56]	; (80024f8 <_sbrk+0x50>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80024c4:	4b0c      	ldr	r3, [pc, #48]	; (80024f8 <_sbrk+0x50>)
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	4413      	add	r3, r2
 80024cc:	466a      	mov	r2, sp
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d907      	bls.n	80024e2 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80024d2:	f000 f9b5 	bl	8002840 <__errno>
 80024d6:	4603      	mov	r3, r0
 80024d8:	220c      	movs	r2, #12
 80024da:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80024dc:	f04f 33ff 	mov.w	r3, #4294967295
 80024e0:	e006      	b.n	80024f0 <_sbrk+0x48>
	}

	heap_end += incr;
 80024e2:	4b05      	ldr	r3, [pc, #20]	; (80024f8 <_sbrk+0x50>)
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4413      	add	r3, r2
 80024ea:	4a03      	ldr	r2, [pc, #12]	; (80024f8 <_sbrk+0x50>)
 80024ec:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80024ee:	68fb      	ldr	r3, [r7, #12]
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3710      	adds	r7, #16
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	20000130 	.word	0x20000130
 80024fc:	20000150 	.word	0x20000150

08002500 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002504:	4b16      	ldr	r3, [pc, #88]	; (8002560 <SystemInit+0x60>)
 8002506:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800250a:	4a15      	ldr	r2, [pc, #84]	; (8002560 <SystemInit+0x60>)
 800250c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002510:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002514:	4b13      	ldr	r3, [pc, #76]	; (8002564 <SystemInit+0x64>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a12      	ldr	r2, [pc, #72]	; (8002564 <SystemInit+0x64>)
 800251a:	f043 0301 	orr.w	r3, r3, #1
 800251e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002520:	4b10      	ldr	r3, [pc, #64]	; (8002564 <SystemInit+0x64>)
 8002522:	2200      	movs	r2, #0
 8002524:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002526:	4b0f      	ldr	r3, [pc, #60]	; (8002564 <SystemInit+0x64>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a0e      	ldr	r2, [pc, #56]	; (8002564 <SystemInit+0x64>)
 800252c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002530:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002534:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002536:	4b0b      	ldr	r3, [pc, #44]	; (8002564 <SystemInit+0x64>)
 8002538:	4a0b      	ldr	r2, [pc, #44]	; (8002568 <SystemInit+0x68>)
 800253a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800253c:	4b09      	ldr	r3, [pc, #36]	; (8002564 <SystemInit+0x64>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a08      	ldr	r2, [pc, #32]	; (8002564 <SystemInit+0x64>)
 8002542:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002546:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002548:	4b06      	ldr	r3, [pc, #24]	; (8002564 <SystemInit+0x64>)
 800254a:	2200      	movs	r2, #0
 800254c:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800254e:	f000 f80d 	bl	800256c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002552:	4b03      	ldr	r3, [pc, #12]	; (8002560 <SystemInit+0x60>)
 8002554:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002558:	609a      	str	r2, [r3, #8]
#endif
}
 800255a:	bf00      	nop
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	e000ed00 	.word	0xe000ed00
 8002564:	40023800 	.word	0x40023800
 8002568:	24003010 	.word	0x24003010

0800256c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)|| defined(STM32F469_479xx)
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8002572:	2300      	movs	r3, #0
 8002574:	607b      	str	r3, [r7, #4]
 8002576:	2300      	movs	r3, #0
 8002578:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800257a:	4b43      	ldr	r3, [pc, #268]	; (8002688 <SetSysClock+0x11c>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a42      	ldr	r2, [pc, #264]	; (8002688 <SetSysClock+0x11c>)
 8002580:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002584:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8002586:	4b40      	ldr	r3, [pc, #256]	; (8002688 <SetSysClock+0x11c>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800258e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	3301      	adds	r3, #1
 8002594:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d103      	bne.n	80025a4 <SetSysClock+0x38>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 80025a2:	d1f0      	bne.n	8002586 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80025a4:	4b38      	ldr	r3, [pc, #224]	; (8002688 <SetSysClock+0x11c>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d002      	beq.n	80025b6 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80025b0:	2301      	movs	r3, #1
 80025b2:	603b      	str	r3, [r7, #0]
 80025b4:	e001      	b.n	80025ba <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80025b6:	2300      	movs	r3, #0
 80025b8:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d15c      	bne.n	800267a <SetSysClock+0x10e>
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80025c0:	4b31      	ldr	r3, [pc, #196]	; (8002688 <SetSysClock+0x11c>)
 80025c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c4:	4a30      	ldr	r2, [pc, #192]	; (8002688 <SetSysClock+0x11c>)
 80025c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025ca:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 80025cc:	4b2f      	ldr	r3, [pc, #188]	; (800268c <SetSysClock+0x120>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a2e      	ldr	r2, [pc, #184]	; (800268c <SetSysClock+0x120>)
 80025d2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80025d6:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80025d8:	4b2b      	ldr	r3, [pc, #172]	; (8002688 <SetSysClock+0x11c>)
 80025da:	4a2b      	ldr	r2, [pc, #172]	; (8002688 <SetSysClock+0x11c>)
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	6093      	str	r3, [r2, #8]

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) ||  defined(STM32F412xG) || defined(STM32F446xx) || defined(STM32F469_479xx)    
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80025e0:	4b29      	ldr	r3, [pc, #164]	; (8002688 <SetSysClock+0x11c>)
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	4a28      	ldr	r2, [pc, #160]	; (8002688 <SetSysClock+0x11c>)
 80025e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025ea:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80025ec:	4b26      	ldr	r3, [pc, #152]	; (8002688 <SetSysClock+0x11c>)
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	4a25      	ldr	r2, [pc, #148]	; (8002688 <SetSysClock+0x11c>)
 80025f2:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80025f6:	6093      	str	r3, [r2, #8]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
#endif /* STM32F40_41xxx || STM32F401xx || STM32F427_437x || STM32F429_439xx || STM32F469_479xx */

#if  defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80025f8:	4b23      	ldr	r3, [pc, #140]	; (8002688 <SetSysClock+0x11c>)
 80025fa:	4a25      	ldr	r2, [pc, #148]	; (8002690 <SetSysClock+0x124>)
 80025fc:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24) | (PLL_R << 28);
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */    
    
    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80025fe:	4b22      	ldr	r3, [pc, #136]	; (8002688 <SetSysClock+0x11c>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a21      	ldr	r2, [pc, #132]	; (8002688 <SetSysClock+0x11c>)
 8002604:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002608:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800260a:	bf00      	nop
 800260c:	4b1e      	ldr	r3, [pc, #120]	; (8002688 <SetSysClock+0x11c>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002614:	2b00      	cmp	r3, #0
 8002616:	d0f9      	beq.n	800260c <SetSysClock+0xa0>
    {
    }
   
#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)
    /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
    PWR->CR |= PWR_CR_ODEN;
 8002618:	4b1c      	ldr	r3, [pc, #112]	; (800268c <SetSysClock+0x120>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a1b      	ldr	r2, [pc, #108]	; (800268c <SetSysClock+0x120>)
 800261e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002622:	6013      	str	r3, [r2, #0]
    while((PWR->CSR & PWR_CSR_ODRDY) == 0)
 8002624:	bf00      	nop
 8002626:	4b19      	ldr	r3, [pc, #100]	; (800268c <SetSysClock+0x120>)
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800262e:	2b00      	cmp	r3, #0
 8002630:	d0f9      	beq.n	8002626 <SetSysClock+0xba>
    {
    }
    PWR->CR |= PWR_CR_ODSWEN;
 8002632:	4b16      	ldr	r3, [pc, #88]	; (800268c <SetSysClock+0x120>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a15      	ldr	r2, [pc, #84]	; (800268c <SetSysClock+0x120>)
 8002638:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800263c:	6013      	str	r3, [r2, #0]
    while((PWR->CSR & PWR_CSR_ODSWRDY) == 0)
 800263e:	bf00      	nop
 8002640:	4b12      	ldr	r3, [pc, #72]	; (800268c <SetSysClock+0x120>)
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002648:	2b00      	cmp	r3, #0
 800264a:	d0f9      	beq.n	8002640 <SetSysClock+0xd4>
    {
    }      
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 800264c:	4b11      	ldr	r3, [pc, #68]	; (8002694 <SetSysClock+0x128>)
 800264e:	f240 7205 	movw	r2, #1797	; 0x705
 8002652:	601a      	str	r2, [r3, #0]
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
#endif /* STM32F401xx */

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8002654:	4b0c      	ldr	r3, [pc, #48]	; (8002688 <SetSysClock+0x11c>)
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	4a0b      	ldr	r2, [pc, #44]	; (8002688 <SetSysClock+0x11c>)
 800265a:	f023 0303 	bic.w	r3, r3, #3
 800265e:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8002660:	4b09      	ldr	r3, [pc, #36]	; (8002688 <SetSysClock+0x11c>)
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	4a08      	ldr	r2, [pc, #32]	; (8002688 <SetSysClock+0x11c>)
 8002666:	f043 0302 	orr.w	r3, r3, #2
 800266a:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 800266c:	bf00      	nop
 800266e:	4b06      	ldr	r3, [pc, #24]	; (8002688 <SetSysClock+0x11c>)
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f003 030c 	and.w	r3, r3, #12
 8002676:	2b08      	cmp	r3, #8
 8002678:	d1f9      	bne.n	800266e <SetSysClock+0x102>
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
  {
  }
#endif /* USE_HSE_BYPASS */  
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F469_479xx */  
}
 800267a:	bf00      	nop
 800267c:	370c      	adds	r7, #12
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop
 8002688:	40023800 	.word	0x40023800
 800268c:	40007000 	.word	0x40007000
 8002690:	77405a08 	.word	0x77405a08
 8002694:	40023c00 	.word	0x40023c00

08002698 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002698:	480d      	ldr	r0, [pc, #52]	; (80026d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800269a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800269c:	480d      	ldr	r0, [pc, #52]	; (80026d4 <LoopForever+0x6>)
  ldr r1, =_edata
 800269e:	490e      	ldr	r1, [pc, #56]	; (80026d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80026a0:	4a0e      	ldr	r2, [pc, #56]	; (80026dc <LoopForever+0xe>)
  movs r3, #0
 80026a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026a4:	e002      	b.n	80026ac <LoopCopyDataInit>

080026a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026aa:	3304      	adds	r3, #4

080026ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026b0:	d3f9      	bcc.n	80026a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026b2:	4a0b      	ldr	r2, [pc, #44]	; (80026e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80026b4:	4c0b      	ldr	r4, [pc, #44]	; (80026e4 <LoopForever+0x16>)
  movs r3, #0
 80026b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026b8:	e001      	b.n	80026be <LoopFillZerobss>

080026ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026bc:	3204      	adds	r2, #4

080026be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026c0:	d3fb      	bcc.n	80026ba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80026c2:	f7ff ff1d 	bl	8002500 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80026c6:	f000 f8c1 	bl	800284c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80026ca:	f7ff fc27 	bl	8001f1c <main>

080026ce <LoopForever>:

LoopForever:
    b LoopForever
 80026ce:	e7fe      	b.n	80026ce <LoopForever>
  ldr   r0, =_estack
 80026d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80026d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026d8:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 80026dc:	08002be0 	.word	0x08002be0
  ldr r2, =_sbss
 80026e0:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 80026e4:	20000150 	.word	0x20000150

080026e8 <ADC_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80026e8:	e7fe      	b.n	80026e8 <ADC_IRQHandler>

080026ea <_ZdlPvj>:
 80026ea:	f000 b88f 	b.w	800280c <_ZdlPv>

080026ee <_Znwj>:
 80026ee:	2801      	cmp	r0, #1
 80026f0:	bf38      	it	cc
 80026f2:	2001      	movcc	r0, #1
 80026f4:	b510      	push	{r4, lr}
 80026f6:	4604      	mov	r4, r0
 80026f8:	4620      	mov	r0, r4
 80026fa:	f000 f8cb 	bl	8002894 <malloc>
 80026fe:	b930      	cbnz	r0, 800270e <_Znwj+0x20>
 8002700:	f000 f886 	bl	8002810 <_ZSt15get_new_handlerv>
 8002704:	b908      	cbnz	r0, 800270a <_Znwj+0x1c>
 8002706:	f000 f894 	bl	8002832 <abort>
 800270a:	4780      	blx	r0
 800270c:	e7f4      	b.n	80026f8 <_Znwj+0xa>
 800270e:	bd10      	pop	{r4, pc}

08002710 <_ZNSaIcEC1Ev>:
 8002710:	4770      	bx	lr

08002712 <_ZNSaIcED1Ev>:
 8002712:	4770      	bx	lr

08002714 <_ZNSt11char_traitsIcE4copyEPcPKcj>:
 8002714:	b10a      	cbz	r2, 800271a <_ZNSt11char_traitsIcE4copyEPcPKcj+0x6>
 8002716:	f000 b8cd 	b.w	80028b4 <memcpy>
 800271a:	4770      	bx	lr

0800271c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 800271c:	b508      	push	{r3, lr}
 800271e:	680b      	ldr	r3, [r1, #0]
 8002720:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002724:	d302      	bcc.n	800272c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x10>
 8002726:	480d      	ldr	r0, [pc, #52]	; (800275c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x40>)
 8002728:	f000 f880 	bl	800282c <_ZSt20__throw_length_errorPKc>
 800272c:	4293      	cmp	r3, r2
 800272e:	d90b      	bls.n	8002748 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 8002730:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 8002734:	ea4f 0042 	mov.w	r0, r2, lsl #1
 8002738:	d206      	bcs.n	8002748 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800273a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800273e:	bf2a      	itet	cs
 8002740:	f06f 4340 	mvncs.w	r3, #3221225472	; 0xc0000000
 8002744:	6008      	strcc	r0, [r1, #0]
 8002746:	600b      	strcs	r3, [r1, #0]
 8002748:	6808      	ldr	r0, [r1, #0]
 800274a:	3001      	adds	r0, #1
 800274c:	d501      	bpl.n	8002752 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x36>
 800274e:	f000 f867 	bl	8002820 <_ZSt17__throw_bad_allocv>
 8002752:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8002756:	f7ff bfca 	b.w	80026ee <_Znwj>
 800275a:	bf00      	nop
 800275c:	08002b8c 	.word	0x08002b8c

08002760 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 8002760:	f850 3b08 	ldr.w	r3, [r0], #8
 8002764:	4283      	cmp	r3, r0
 8002766:	d002      	beq.n	800276e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0xe>
 8002768:	4618      	mov	r0, r3
 800276a:	f000 b84f 	b.w	800280c <_ZdlPv>
 800276e:	4770      	bx	lr

08002770 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 8002770:	2a01      	cmp	r2, #1
 8002772:	b510      	push	{r4, lr}
 8002774:	d102      	bne.n	800277c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0xc>
 8002776:	780a      	ldrb	r2, [r1, #0]
 8002778:	7002      	strb	r2, [r0, #0]
 800277a:	bd10      	pop	{r4, pc}
 800277c:	f7ff ffca 	bl	8002714 <_ZNSt11char_traitsIcE4copyEPcPKcj>
 8002780:	e7fb      	b.n	800277a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0xa>

08002782 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>:
 8002782:	b508      	push	{r3, lr}
 8002784:	1a52      	subs	r2, r2, r1
 8002786:	f7ff fff3 	bl	8002770 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800278a:	bd08      	pop	{r3, pc}

0800278c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 800278c:	b510      	push	{r4, lr}
 800278e:	4604      	mov	r4, r0
 8002790:	f7ff ffe6 	bl	8002760 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8002794:	4620      	mov	r0, r4
 8002796:	bd10      	pop	{r4, pc}

08002798 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
 8002798:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800279a:	4604      	mov	r4, r0
 800279c:	4616      	mov	r6, r2
 800279e:	460d      	mov	r5, r1
 80027a0:	b919      	cbnz	r1, 80027aa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x12>
 80027a2:	b112      	cbz	r2, 80027aa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x12>
 80027a4:	480d      	ldr	r0, [pc, #52]	; (80027dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x44>)
 80027a6:	f000 f83e 	bl	8002826 <_ZSt19__throw_logic_errorPKc>
 80027aa:	1b73      	subs	r3, r6, r5
 80027ac:	2b0f      	cmp	r3, #15
 80027ae:	9301      	str	r3, [sp, #4]
 80027b0:	d907      	bls.n	80027c2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x2a>
 80027b2:	2200      	movs	r2, #0
 80027b4:	a901      	add	r1, sp, #4
 80027b6:	4620      	mov	r0, r4
 80027b8:	f7ff ffb0 	bl	800271c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 80027bc:	9b01      	ldr	r3, [sp, #4]
 80027be:	6020      	str	r0, [r4, #0]
 80027c0:	60a3      	str	r3, [r4, #8]
 80027c2:	4632      	mov	r2, r6
 80027c4:	4629      	mov	r1, r5
 80027c6:	6820      	ldr	r0, [r4, #0]
 80027c8:	f7ff ffdb 	bl	8002782 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
 80027cc:	9b01      	ldr	r3, [sp, #4]
 80027ce:	6822      	ldr	r2, [r4, #0]
 80027d0:	6063      	str	r3, [r4, #4]
 80027d2:	2100      	movs	r1, #0
 80027d4:	54d1      	strb	r1, [r2, r3]
 80027d6:	b002      	add	sp, #8
 80027d8:	bd70      	pop	{r4, r5, r6, pc}
 80027da:	bf00      	nop
 80027dc:	08002ba4 	.word	0x08002ba4

080027e0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>:
 80027e0:	b538      	push	{r3, r4, r5, lr}
 80027e2:	f100 0308 	add.w	r3, r0, #8
 80027e6:	4604      	mov	r4, r0
 80027e8:	6003      	str	r3, [r0, #0]
 80027ea:	460d      	mov	r5, r1
 80027ec:	b159      	cbz	r1, 8002806 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x26>
 80027ee:	4608      	mov	r0, r1
 80027f0:	f7fd fd08 	bl	8000204 <strlen>
 80027f4:	182a      	adds	r2, r5, r0
 80027f6:	4620      	mov	r0, r4
 80027f8:	f04f 0300 	mov.w	r3, #0
 80027fc:	4629      	mov	r1, r5
 80027fe:	f7ff ffcb 	bl	8002798 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
 8002802:	4620      	mov	r0, r4
 8002804:	bd38      	pop	{r3, r4, r5, pc}
 8002806:	f04f 32ff 	mov.w	r2, #4294967295
 800280a:	e7f4      	b.n	80027f6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x16>

0800280c <_ZdlPv>:
 800280c:	f000 b84a 	b.w	80028a4 <free>

08002810 <_ZSt15get_new_handlerv>:
 8002810:	4b02      	ldr	r3, [pc, #8]	; (800281c <_ZSt15get_new_handlerv+0xc>)
 8002812:	6818      	ldr	r0, [r3, #0]
 8002814:	f3bf 8f5b 	dmb	ish
 8002818:	4770      	bx	lr
 800281a:	bf00      	nop
 800281c:	20000134 	.word	0x20000134

08002820 <_ZSt17__throw_bad_allocv>:
 8002820:	b508      	push	{r3, lr}
 8002822:	f000 f806 	bl	8002832 <abort>

08002826 <_ZSt19__throw_logic_errorPKc>:
 8002826:	b508      	push	{r3, lr}
 8002828:	f000 f803 	bl	8002832 <abort>

0800282c <_ZSt20__throw_length_errorPKc>:
 800282c:	b508      	push	{r3, lr}
 800282e:	f000 f800 	bl	8002832 <abort>

08002832 <abort>:
 8002832:	b508      	push	{r3, lr}
 8002834:	2006      	movs	r0, #6
 8002836:	f000 f92d 	bl	8002a94 <raise>
 800283a:	2001      	movs	r0, #1
 800283c:	f7ff fe2a 	bl	8002494 <_exit>

08002840 <__errno>:
 8002840:	4b01      	ldr	r3, [pc, #4]	; (8002848 <__errno+0x8>)
 8002842:	6818      	ldr	r0, [r3, #0]
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop
 8002848:	20000030 	.word	0x20000030

0800284c <__libc_init_array>:
 800284c:	b570      	push	{r4, r5, r6, lr}
 800284e:	4d0d      	ldr	r5, [pc, #52]	; (8002884 <__libc_init_array+0x38>)
 8002850:	4c0d      	ldr	r4, [pc, #52]	; (8002888 <__libc_init_array+0x3c>)
 8002852:	1b64      	subs	r4, r4, r5
 8002854:	10a4      	asrs	r4, r4, #2
 8002856:	2600      	movs	r6, #0
 8002858:	42a6      	cmp	r6, r4
 800285a:	d109      	bne.n	8002870 <__libc_init_array+0x24>
 800285c:	4d0b      	ldr	r5, [pc, #44]	; (800288c <__libc_init_array+0x40>)
 800285e:	4c0c      	ldr	r4, [pc, #48]	; (8002890 <__libc_init_array+0x44>)
 8002860:	f000 f942 	bl	8002ae8 <_init>
 8002864:	1b64      	subs	r4, r4, r5
 8002866:	10a4      	asrs	r4, r4, #2
 8002868:	2600      	movs	r6, #0
 800286a:	42a6      	cmp	r6, r4
 800286c:	d105      	bne.n	800287a <__libc_init_array+0x2e>
 800286e:	bd70      	pop	{r4, r5, r6, pc}
 8002870:	f855 3b04 	ldr.w	r3, [r5], #4
 8002874:	4798      	blx	r3
 8002876:	3601      	adds	r6, #1
 8002878:	e7ee      	b.n	8002858 <__libc_init_array+0xc>
 800287a:	f855 3b04 	ldr.w	r3, [r5], #4
 800287e:	4798      	blx	r3
 8002880:	3601      	adds	r6, #1
 8002882:	e7f2      	b.n	800286a <__libc_init_array+0x1e>
 8002884:	08002bd0 	.word	0x08002bd0
 8002888:	08002bd0 	.word	0x08002bd0
 800288c:	08002bd0 	.word	0x08002bd0
 8002890:	08002bd8 	.word	0x08002bd8

08002894 <malloc>:
 8002894:	4b02      	ldr	r3, [pc, #8]	; (80028a0 <malloc+0xc>)
 8002896:	4601      	mov	r1, r0
 8002898:	6818      	ldr	r0, [r3, #0]
 800289a:	f000 b869 	b.w	8002970 <_malloc_r>
 800289e:	bf00      	nop
 80028a0:	20000030 	.word	0x20000030

080028a4 <free>:
 80028a4:	4b02      	ldr	r3, [pc, #8]	; (80028b0 <free+0xc>)
 80028a6:	4601      	mov	r1, r0
 80028a8:	6818      	ldr	r0, [r3, #0]
 80028aa:	f000 b811 	b.w	80028d0 <_free_r>
 80028ae:	bf00      	nop
 80028b0:	20000030 	.word	0x20000030

080028b4 <memcpy>:
 80028b4:	440a      	add	r2, r1
 80028b6:	4291      	cmp	r1, r2
 80028b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80028bc:	d100      	bne.n	80028c0 <memcpy+0xc>
 80028be:	4770      	bx	lr
 80028c0:	b510      	push	{r4, lr}
 80028c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80028c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80028ca:	4291      	cmp	r1, r2
 80028cc:	d1f9      	bne.n	80028c2 <memcpy+0xe>
 80028ce:	bd10      	pop	{r4, pc}

080028d0 <_free_r>:
 80028d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80028d2:	2900      	cmp	r1, #0
 80028d4:	d048      	beq.n	8002968 <_free_r+0x98>
 80028d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80028da:	9001      	str	r0, [sp, #4]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	f1a1 0404 	sub.w	r4, r1, #4
 80028e2:	bfb8      	it	lt
 80028e4:	18e4      	addlt	r4, r4, r3
 80028e6:	f000 f8f1 	bl	8002acc <__malloc_lock>
 80028ea:	4a20      	ldr	r2, [pc, #128]	; (800296c <_free_r+0x9c>)
 80028ec:	9801      	ldr	r0, [sp, #4]
 80028ee:	6813      	ldr	r3, [r2, #0]
 80028f0:	4615      	mov	r5, r2
 80028f2:	b933      	cbnz	r3, 8002902 <_free_r+0x32>
 80028f4:	6063      	str	r3, [r4, #4]
 80028f6:	6014      	str	r4, [r2, #0]
 80028f8:	b003      	add	sp, #12
 80028fa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80028fe:	f000 b8eb 	b.w	8002ad8 <__malloc_unlock>
 8002902:	42a3      	cmp	r3, r4
 8002904:	d90b      	bls.n	800291e <_free_r+0x4e>
 8002906:	6821      	ldr	r1, [r4, #0]
 8002908:	1862      	adds	r2, r4, r1
 800290a:	4293      	cmp	r3, r2
 800290c:	bf04      	itt	eq
 800290e:	681a      	ldreq	r2, [r3, #0]
 8002910:	685b      	ldreq	r3, [r3, #4]
 8002912:	6063      	str	r3, [r4, #4]
 8002914:	bf04      	itt	eq
 8002916:	1852      	addeq	r2, r2, r1
 8002918:	6022      	streq	r2, [r4, #0]
 800291a:	602c      	str	r4, [r5, #0]
 800291c:	e7ec      	b.n	80028f8 <_free_r+0x28>
 800291e:	461a      	mov	r2, r3
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	b10b      	cbz	r3, 8002928 <_free_r+0x58>
 8002924:	42a3      	cmp	r3, r4
 8002926:	d9fa      	bls.n	800291e <_free_r+0x4e>
 8002928:	6811      	ldr	r1, [r2, #0]
 800292a:	1855      	adds	r5, r2, r1
 800292c:	42a5      	cmp	r5, r4
 800292e:	d10b      	bne.n	8002948 <_free_r+0x78>
 8002930:	6824      	ldr	r4, [r4, #0]
 8002932:	4421      	add	r1, r4
 8002934:	1854      	adds	r4, r2, r1
 8002936:	42a3      	cmp	r3, r4
 8002938:	6011      	str	r1, [r2, #0]
 800293a:	d1dd      	bne.n	80028f8 <_free_r+0x28>
 800293c:	681c      	ldr	r4, [r3, #0]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	6053      	str	r3, [r2, #4]
 8002942:	4421      	add	r1, r4
 8002944:	6011      	str	r1, [r2, #0]
 8002946:	e7d7      	b.n	80028f8 <_free_r+0x28>
 8002948:	d902      	bls.n	8002950 <_free_r+0x80>
 800294a:	230c      	movs	r3, #12
 800294c:	6003      	str	r3, [r0, #0]
 800294e:	e7d3      	b.n	80028f8 <_free_r+0x28>
 8002950:	6825      	ldr	r5, [r4, #0]
 8002952:	1961      	adds	r1, r4, r5
 8002954:	428b      	cmp	r3, r1
 8002956:	bf04      	itt	eq
 8002958:	6819      	ldreq	r1, [r3, #0]
 800295a:	685b      	ldreq	r3, [r3, #4]
 800295c:	6063      	str	r3, [r4, #4]
 800295e:	bf04      	itt	eq
 8002960:	1949      	addeq	r1, r1, r5
 8002962:	6021      	streq	r1, [r4, #0]
 8002964:	6054      	str	r4, [r2, #4]
 8002966:	e7c7      	b.n	80028f8 <_free_r+0x28>
 8002968:	b003      	add	sp, #12
 800296a:	bd30      	pop	{r4, r5, pc}
 800296c:	20000138 	.word	0x20000138

08002970 <_malloc_r>:
 8002970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002972:	1ccd      	adds	r5, r1, #3
 8002974:	f025 0503 	bic.w	r5, r5, #3
 8002978:	3508      	adds	r5, #8
 800297a:	2d0c      	cmp	r5, #12
 800297c:	bf38      	it	cc
 800297e:	250c      	movcc	r5, #12
 8002980:	2d00      	cmp	r5, #0
 8002982:	4606      	mov	r6, r0
 8002984:	db01      	blt.n	800298a <_malloc_r+0x1a>
 8002986:	42a9      	cmp	r1, r5
 8002988:	d903      	bls.n	8002992 <_malloc_r+0x22>
 800298a:	230c      	movs	r3, #12
 800298c:	6033      	str	r3, [r6, #0]
 800298e:	2000      	movs	r0, #0
 8002990:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002992:	f000 f89b 	bl	8002acc <__malloc_lock>
 8002996:	4921      	ldr	r1, [pc, #132]	; (8002a1c <_malloc_r+0xac>)
 8002998:	680a      	ldr	r2, [r1, #0]
 800299a:	4614      	mov	r4, r2
 800299c:	b99c      	cbnz	r4, 80029c6 <_malloc_r+0x56>
 800299e:	4f20      	ldr	r7, [pc, #128]	; (8002a20 <_malloc_r+0xb0>)
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	b923      	cbnz	r3, 80029ae <_malloc_r+0x3e>
 80029a4:	4621      	mov	r1, r4
 80029a6:	4630      	mov	r0, r6
 80029a8:	f000 f83c 	bl	8002a24 <_sbrk_r>
 80029ac:	6038      	str	r0, [r7, #0]
 80029ae:	4629      	mov	r1, r5
 80029b0:	4630      	mov	r0, r6
 80029b2:	f000 f837 	bl	8002a24 <_sbrk_r>
 80029b6:	1c43      	adds	r3, r0, #1
 80029b8:	d123      	bne.n	8002a02 <_malloc_r+0x92>
 80029ba:	230c      	movs	r3, #12
 80029bc:	6033      	str	r3, [r6, #0]
 80029be:	4630      	mov	r0, r6
 80029c0:	f000 f88a 	bl	8002ad8 <__malloc_unlock>
 80029c4:	e7e3      	b.n	800298e <_malloc_r+0x1e>
 80029c6:	6823      	ldr	r3, [r4, #0]
 80029c8:	1b5b      	subs	r3, r3, r5
 80029ca:	d417      	bmi.n	80029fc <_malloc_r+0x8c>
 80029cc:	2b0b      	cmp	r3, #11
 80029ce:	d903      	bls.n	80029d8 <_malloc_r+0x68>
 80029d0:	6023      	str	r3, [r4, #0]
 80029d2:	441c      	add	r4, r3
 80029d4:	6025      	str	r5, [r4, #0]
 80029d6:	e004      	b.n	80029e2 <_malloc_r+0x72>
 80029d8:	6863      	ldr	r3, [r4, #4]
 80029da:	42a2      	cmp	r2, r4
 80029dc:	bf0c      	ite	eq
 80029de:	600b      	streq	r3, [r1, #0]
 80029e0:	6053      	strne	r3, [r2, #4]
 80029e2:	4630      	mov	r0, r6
 80029e4:	f000 f878 	bl	8002ad8 <__malloc_unlock>
 80029e8:	f104 000b 	add.w	r0, r4, #11
 80029ec:	1d23      	adds	r3, r4, #4
 80029ee:	f020 0007 	bic.w	r0, r0, #7
 80029f2:	1ac2      	subs	r2, r0, r3
 80029f4:	d0cc      	beq.n	8002990 <_malloc_r+0x20>
 80029f6:	1a1b      	subs	r3, r3, r0
 80029f8:	50a3      	str	r3, [r4, r2]
 80029fa:	e7c9      	b.n	8002990 <_malloc_r+0x20>
 80029fc:	4622      	mov	r2, r4
 80029fe:	6864      	ldr	r4, [r4, #4]
 8002a00:	e7cc      	b.n	800299c <_malloc_r+0x2c>
 8002a02:	1cc4      	adds	r4, r0, #3
 8002a04:	f024 0403 	bic.w	r4, r4, #3
 8002a08:	42a0      	cmp	r0, r4
 8002a0a:	d0e3      	beq.n	80029d4 <_malloc_r+0x64>
 8002a0c:	1a21      	subs	r1, r4, r0
 8002a0e:	4630      	mov	r0, r6
 8002a10:	f000 f808 	bl	8002a24 <_sbrk_r>
 8002a14:	3001      	adds	r0, #1
 8002a16:	d1dd      	bne.n	80029d4 <_malloc_r+0x64>
 8002a18:	e7cf      	b.n	80029ba <_malloc_r+0x4a>
 8002a1a:	bf00      	nop
 8002a1c:	20000138 	.word	0x20000138
 8002a20:	2000013c 	.word	0x2000013c

08002a24 <_sbrk_r>:
 8002a24:	b538      	push	{r3, r4, r5, lr}
 8002a26:	4d06      	ldr	r5, [pc, #24]	; (8002a40 <_sbrk_r+0x1c>)
 8002a28:	2300      	movs	r3, #0
 8002a2a:	4604      	mov	r4, r0
 8002a2c:	4608      	mov	r0, r1
 8002a2e:	602b      	str	r3, [r5, #0]
 8002a30:	f7ff fd3a 	bl	80024a8 <_sbrk>
 8002a34:	1c43      	adds	r3, r0, #1
 8002a36:	d102      	bne.n	8002a3e <_sbrk_r+0x1a>
 8002a38:	682b      	ldr	r3, [r5, #0]
 8002a3a:	b103      	cbz	r3, 8002a3e <_sbrk_r+0x1a>
 8002a3c:	6023      	str	r3, [r4, #0]
 8002a3e:	bd38      	pop	{r3, r4, r5, pc}
 8002a40:	20000140 	.word	0x20000140

08002a44 <_raise_r>:
 8002a44:	291f      	cmp	r1, #31
 8002a46:	b538      	push	{r3, r4, r5, lr}
 8002a48:	4604      	mov	r4, r0
 8002a4a:	460d      	mov	r5, r1
 8002a4c:	d904      	bls.n	8002a58 <_raise_r+0x14>
 8002a4e:	2316      	movs	r3, #22
 8002a50:	6003      	str	r3, [r0, #0]
 8002a52:	f04f 30ff 	mov.w	r0, #4294967295
 8002a56:	bd38      	pop	{r3, r4, r5, pc}
 8002a58:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8002a5a:	b112      	cbz	r2, 8002a62 <_raise_r+0x1e>
 8002a5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8002a60:	b94b      	cbnz	r3, 8002a76 <_raise_r+0x32>
 8002a62:	4620      	mov	r0, r4
 8002a64:	f000 f830 	bl	8002ac8 <_getpid_r>
 8002a68:	462a      	mov	r2, r5
 8002a6a:	4601      	mov	r1, r0
 8002a6c:	4620      	mov	r0, r4
 8002a6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002a72:	f000 b817 	b.w	8002aa4 <_kill_r>
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d00a      	beq.n	8002a90 <_raise_r+0x4c>
 8002a7a:	1c59      	adds	r1, r3, #1
 8002a7c:	d103      	bne.n	8002a86 <_raise_r+0x42>
 8002a7e:	2316      	movs	r3, #22
 8002a80:	6003      	str	r3, [r0, #0]
 8002a82:	2001      	movs	r0, #1
 8002a84:	e7e7      	b.n	8002a56 <_raise_r+0x12>
 8002a86:	2400      	movs	r4, #0
 8002a88:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8002a8c:	4628      	mov	r0, r5
 8002a8e:	4798      	blx	r3
 8002a90:	2000      	movs	r0, #0
 8002a92:	e7e0      	b.n	8002a56 <_raise_r+0x12>

08002a94 <raise>:
 8002a94:	4b02      	ldr	r3, [pc, #8]	; (8002aa0 <raise+0xc>)
 8002a96:	4601      	mov	r1, r0
 8002a98:	6818      	ldr	r0, [r3, #0]
 8002a9a:	f7ff bfd3 	b.w	8002a44 <_raise_r>
 8002a9e:	bf00      	nop
 8002aa0:	20000030 	.word	0x20000030

08002aa4 <_kill_r>:
 8002aa4:	b538      	push	{r3, r4, r5, lr}
 8002aa6:	4d07      	ldr	r5, [pc, #28]	; (8002ac4 <_kill_r+0x20>)
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	4604      	mov	r4, r0
 8002aac:	4608      	mov	r0, r1
 8002aae:	4611      	mov	r1, r2
 8002ab0:	602b      	str	r3, [r5, #0]
 8002ab2:	f7ff fcdf 	bl	8002474 <_kill>
 8002ab6:	1c43      	adds	r3, r0, #1
 8002ab8:	d102      	bne.n	8002ac0 <_kill_r+0x1c>
 8002aba:	682b      	ldr	r3, [r5, #0]
 8002abc:	b103      	cbz	r3, 8002ac0 <_kill_r+0x1c>
 8002abe:	6023      	str	r3, [r4, #0]
 8002ac0:	bd38      	pop	{r3, r4, r5, pc}
 8002ac2:	bf00      	nop
 8002ac4:	20000140 	.word	0x20000140

08002ac8 <_getpid_r>:
 8002ac8:	f7ff bccc 	b.w	8002464 <_getpid>

08002acc <__malloc_lock>:
 8002acc:	4801      	ldr	r0, [pc, #4]	; (8002ad4 <__malloc_lock+0x8>)
 8002ace:	f000 b809 	b.w	8002ae4 <__retarget_lock_acquire_recursive>
 8002ad2:	bf00      	nop
 8002ad4:	20000148 	.word	0x20000148

08002ad8 <__malloc_unlock>:
 8002ad8:	4801      	ldr	r0, [pc, #4]	; (8002ae0 <__malloc_unlock+0x8>)
 8002ada:	f000 b804 	b.w	8002ae6 <__retarget_lock_release_recursive>
 8002ade:	bf00      	nop
 8002ae0:	20000148 	.word	0x20000148

08002ae4 <__retarget_lock_acquire_recursive>:
 8002ae4:	4770      	bx	lr

08002ae6 <__retarget_lock_release_recursive>:
 8002ae6:	4770      	bx	lr

08002ae8 <_init>:
 8002ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aea:	bf00      	nop
 8002aec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002aee:	bc08      	pop	{r3}
 8002af0:	469e      	mov	lr, r3
 8002af2:	4770      	bx	lr

08002af4 <_fini>:
 8002af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002af6:	bf00      	nop
 8002af8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002afa:	bc08      	pop	{r3}
 8002afc:	469e      	mov	lr, r3
 8002afe:	4770      	bx	lr
