#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Oct 12 19:35:51 2023
# Process ID: 7208
# Current directory: C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2768 C:\Users\D4nny\Documents\cpe333\lab1_verification\verif_fifo\verif_fifo.xpr
# Log file: C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/vivado.log
# Journal file: C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_fifo' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.gen/sources_1', nor could it be found using path 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1210.180 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_synch_1r1w
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_fifo_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/empty grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:57]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:67]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xelab -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv:35]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 35, File C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fifo_types
Compiling module xil_defaultlib.fifo_itf
Compiling module xil_defaultlib.fifo_synch_1r1w
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 12 19:41:26 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1210.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/top_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
GDR: Grader Running
Enqueueing
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1210.180 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1210.180 ; gain = 0.000
run 12 ms
Ended Enqueueing
GDR: Cleaning Up Grading Run...
$finish called at time : 3665 ns : File "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv" Line 20
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_synch_1r1w
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_fifo_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/empty grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:62]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:72]
ERROR: [VRFC 10-3516] mismatch in closing label 'fill_fifo'; expected 'empty_fifo' [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:68]
ERROR: [VRFC 10-2865] module 'testbench' ignored due to previous errors [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:6]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_synch_1r1w
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_fifo_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/empty grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:62]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:72]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xelab -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'deqeueue' is not declared [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:71]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_synch_1r1w
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_fifo_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/empty grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:62]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:72]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xelab -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'deqeueue' is not declared [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:71]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_synch_1r1w
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_fifo_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/empty grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:62]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xelab -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv:35]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 35, File C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fifo_types
Compiling module xil_defaultlib.fifo_itf
Compiling module xil_defaultlib.fifo_synch_1r1w
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
Enqueueing
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1210.180 ; gain = 0.000
relaunch_sim
GDR: Cleaning Up Grading Run...
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_synch_1r1w
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_fifo_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/empty grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:62]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:72]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xelab -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'deqeueue' is not declared [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:71]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xelab -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'deqeueue' is not declared [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:71]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_synch_1r1w
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_fifo_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/empty grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:62]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:73]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xelab -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'deqeueue' is not declared [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:71]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_synch_1r1w
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_fifo_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/empty grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:62]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:73]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xelab -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'deqeueue' is not declared [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:71]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_synch_1r1w
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_fifo_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/empty grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:63]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:74]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xelab -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'deqeueue' is not declared [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:72]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_synch_1r1w
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_fifo_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/empty grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:63]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xelab -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv:35]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 35, File C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fifo_types
Compiling module xil_defaultlib.fifo_itf
Compiling module xil_defaultlib.fifo_synch_1r1w
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
Enqueueing
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1210.180 ; gain = 0.000
relaunch_sim
GDR: Cleaning Up Grading Run...
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_synch_1r1w
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_fifo_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/empty grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:63]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xelab -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'deqeueue' is not declared [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:72]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_synch_1r1w
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_fifo_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/empty grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:63]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:76]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xelab -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv:35]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 35, File C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fifo_types
Compiling module xil_defaultlib.fifo_itf
Compiling module xil_defaultlib.fifo_synch_1r1w
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
Enqueueing
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1210.180 ; gain = 0.000
run 12 ms
Ended Enqueueing
DEnqueueing
ended DEnqueueing
GDR: Cleaning Up Grading Run...
$finish called at time : 6225 ns : File "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv" Line 20
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_synch_1r1w
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_fifo_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/empty grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:63]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/testbench.sv:76]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim'
"xelab -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae86b3e1bf7246269b637b5470203fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv:35]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 35, File C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/Documents/cpe333/lab1_verification/verif_fifo/verif_fifo.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fifo_types
Compiling module xil_defaultlib.fifo_itf
Compiling module xil_defaultlib.fifo_synch_1r1w
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
Enqueueing
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1210.180 ; gain = 0.000
run 12 ms
Ended Enqueueing
DEnqueueing
ended DEnqueueing
GDR: Cleaning Up Grading Run...
$finish called at time : 8785 ns : File "C:/Users/D4nny/Documents/cpe333/lab1_verification/fifo/verification/fifo_itf.sv" Line 20
