<html><body><samp><pre>
<!@TC:1549256375>
# Sun Feb  3 20:59:15 2019

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1549256375> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1549256375> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)

Encoding state machine current_state[4:0] (in view: work.IQSerializer_1s_0s_0s_1s_2s_3s_4s_5s(verilog))
original code -> new code
   0000 -> 00001
   0010 -> 00010
   0011 -> 00100
   0100 -> 01000
   0101 -> 10000
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <!@TM:1549256375> | Found 34 by 34 bit equality operator ('==') chirp_count7 (in view: work.chirpGenerator(verilog)) 
Encoding state machine current_state[7:0] (in view: work.loraPacketGenerator_Z1(verilog))
original code -> new code
   00000 -> 00000001
   00001 -> 00000010
   00010 -> 00000100
   00011 -> 00001000
   00100 -> 00010000
   00101 -> 00100000
   00110 -> 01000000
   00111 -> 10000000

Starting factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 187MB peak: 249MB)


Finished factoring (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 210MB peak: 249MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 195MB peak: 249MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 195MB peak: 249MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 185MB peak: 249MB)

<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v:112:0:112:6:@W:FX528:@XP_MSG">lorapacketgenerator.v(112)</a><!@TM:1549256375> | Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\constant.v:74:0:74:6:@W:FX528:@XP_MSG">constant.v(74)</a><!@TM:1549256375> | Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP</font>

Only the first 100 messages of id 'FX528' are reported. To see all messages use 'report_messages -log C:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\synlog\lora_tx_impl1_fpga_mapper.srr -id FX528' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX528} -count unlimited' in the Tcl shell.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 189MB peak: 249MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 196MB peak: 249MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 195MB peak: 249MB)


Finished preparing to map (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 194MB peak: 249MB)


Finished technology mapping (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 242MB peak: 249MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:14s		     0.91ns		1617 /       344

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 242MB peak: 249MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1549256375> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\source\counter.v:25:0:25:6:@A:BN291:@XP_MSG">counter.v(25)</a><!@TM:1549256375> | Boundary register counter_0.countDone.fb (in view: work.LoRaTransmitter(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 243MB peak: 249MB)

@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1549256375> | Automatically generated clock clockDivider_4s|clkOut_derived_clock is not used and is being removed 


@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 344 clock pin(s) of sequential element(s)
0 instances converted, 344 sequential instances remain driven by gated/generated clocks

================================================================================================================= Gated/Generated Clocks ==================================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                            Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:my_pll_instance.PLLInst_0@|E:loraPacketGenerator_0.current_state[5]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       my_pll_instance.PLLInst_0     EHXPLLL                344        loraPacketGenerator_0.current_state[5]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===========================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 203MB peak: 249MB)

Writing Analyst data base C:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\synwork\lora_tx_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:17s; Memory used current: 246MB peak: 249MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1549256375> | Writing EDF file: C:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\lora_tx_impl1.edi 
M-2017.03L-SP1-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1549256375> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:17s; Memory used current: 251MB peak: 254MB)


Start final timing analysis (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:18s; Memory used current: 243MB peak: 254MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\lora_tx_clarity\my_pll_64mhz\my_pll_64mhz.v:68:13:68:23:@W:MT246:@XP_MSG">my_pll_64mhz.v(68)</a><!@TM:1549256375> | Blackbox PLLREFCS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\lscc\lattice_projects\xsdr_fpga_lora_tx\lora_tx_clarity\my_pll_64mhz\my_pll_64mhz.v:57:12:57:21:@W:MT246:@XP_MSG">my_pll_64mhz.v(57)</a><!@TM:1549256375> | Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1549256375> | Found inferred clock my_pll_64mhz|CLKOP_inferred_clock with period 15.63ns. Please declare a user-defined clock on object "n:my_pll_instance.CLKOP"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sun Feb  3 20:59:35 2019
#


Top view:               LoRaTransmitter
Requested Frequency:    64.0 MHz
Wire load mode:         top
Paths requested:        10
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1549256375> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1549256375> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -0.463

@N:<a href="@N:MT286:@XP_HELP">MT286</a> : <!@TM:1549256375> | System clock period 0.000 stretches to negative invalid value -- ignoring stretching. 
                                      Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                        Frequency     Frequency     Period        Period        Slack      Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------
my_pll_64mhz|CLKOP_inferred_clock     64.0 MHz      60.4 MHz      15.625        16.551        -0.463     inferred     Inferred_clkgroup_0
System                                64.0 MHz      163.3 MHz     15.625        6.125         9.500      system       system_clkgroup    
=========================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                           Ending                             |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
System                             System                             |  15.625      15.625  |  No paths    -       |  No paths    -       |  No paths    -    
System                             my_pll_64mhz|CLKOP_inferred_clock  |  15.625      9.500   |  No paths    -       |  No paths    -       |  No paths    -    
my_pll_64mhz|CLKOP_inferred_clock  System                             |  15.625      14.598  |  No paths    -       |  No paths    -       |  No paths    -    
my_pll_64mhz|CLKOP_inferred_clock  my_pll_64mhz|CLKOP_inferred_clock  |  15.625      4.876   |  15.625      11.529  |  7.813       -0.463  |  7.813       3.995
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: my_pll_64mhz|CLKOP_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                      Starting                                                              Arrival           
Instance                              Reference                             Type        Pin     Net         Time        Slack 
                                      Clock                                                                                   
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[21]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc[21]     1.346       -0.463
loraModulator_0.chirpGen0.acc[22]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc[22]     1.325       -0.443
loraModulator_0.chirpGen0.acc[20]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc[20]     1.322       -0.439
loraModulator_0.chirpGen0.acc[23]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc[23]     1.282       -0.400
loraModulator_0.chirpGen0.acc[19]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc[19]     1.376       -0.107
loraModulator_0.chirpGen0.acc[18]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc[18]     1.360       -0.092
loraModulator_0.chirpGen0.acc[17]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc[17]     1.307       -0.026
loraModulator_0.chirpGen0.acc[16]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc[16]     1.258       0.024 
loraModulator_0.chirpGen0.acc[25]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc[25]     1.271       0.088 
loraModulator_0.chirpGen0.acc[15]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc[15]     1.200       0.120 
==============================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                        Starting                                                                  Required           
Instance                                Reference                             Type        Pin     Net             Time         Slack 
                                        Clock                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------
IQSerializer_0.DEDFF_0.neg_edge         my_pll_64mhz|CLKOP_inferred_clock     FD1S3IX     D       Q2              7.758        -0.463
IQSerializer_0.DEDFF_0.pose_edge        my_pll_64mhz|CLKOP_inferred_clock     FD1S3IX     D       Q1              7.758        3.994 
loraModulator_0.chirpGen0.phase[33]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     D       phase_3[33]     15.571       4.876 
loraModulator_0.chirpGen0.phase[31]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     D       phase_3[31]     15.571       4.937 
loraModulator_0.chirpGen0.phase[32]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     D       phase_3[32]     15.571       4.937 
loraModulator_0.chirpGen0.phase[29]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     D       phase_3[29]     15.571       4.998 
loraModulator_0.chirpGen0.phase[30]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     D       phase_3[30]     15.571       4.998 
loraModulator_0.chirpGen0.phase[27]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     D       phase_3[27]     15.571       5.059 
loraModulator_0.chirpGen0.phase[28]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     D       phase_3[28]     15.571       5.059 
loraModulator_0.chirpGen0.phase[25]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     D       phase_3[25]     15.571       5.120 
=====================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\synlog\lora_tx_impl1_fpga_mapper.srr:srsfC:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\lora_tx_impl1.srs:fp:38782:43891:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      8.222
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.463

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc[21] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[21]                                  FD1P3IX      Q        Out     1.346     1.346       -         
acc[21]                                                            Net          -        -       -         -           222       
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a65_24_i_o2[6]     ORCALUT4     B        In      0.000     1.346       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a65_24_i_o2[6]     ORCALUT4     Z        Out     0.798     2.144       -         
N_636                                                              Net          -        -       -         -           9         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1_1[8]        ORCALUT4     A        In      0.000     2.144       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1_1[8]        ORCALUT4     Z        Out     0.606     2.750       -         
cosOut_0_i_a2_1_1_1[8]                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1[8]          ORCALUT4     D        In      0.000     2.750       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1[8]          ORCALUT4     Z        Out     0.606     3.356       -         
cosOut_0_i_a2_1[8]                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_4[8]            ORCALUT4     D        In      0.000     3.356       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_4[8]            ORCALUT4     Z        Out     0.606     3.962       -         
cosOut_0_i_a2_4[8]                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_8_1[8]          ORCALUT4     D        In      0.000     3.962       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_8_1[8]          ORCALUT4     Z        Out     0.606     4.568       -         
cosOut_0_i_a2_8[8]                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_16_5[8]         ORCALUT4     D        In      0.000     4.568       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_16_5[8]         ORCALUT4     Z        Out     0.606     5.174       -         
cosOut_0_i_a2_16[8]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_23_1[8]         ORCALUT4     D        In      0.000     5.174       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_23_1[8]         ORCALUT4     Z        Out     0.606     5.780       -         
cosOut_0_i_a2_23[8]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_25_1[8]         ORCALUT4     D        In      0.000     5.780       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_25_1[8]         ORCALUT4     Z        Out     0.660     6.440       -         
cosOut_0_i_a2_25[8]                                                Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_2_2                                        ORCALUT4     C        In      0.000     6.440       -         
IQSerializer_0.DEDFF_D1_2_2                                        ORCALUT4     Z        Out     0.606     7.046       -         
N_74                                                               Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_2_7_i_m2                                   ORCALUT4     C        In      0.000     7.046       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2                                   ORCALUT4     Z        Out     0.606     7.652       -         
N_50                                                               Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_3                                     ORCALUT4     D        In      0.000     7.652       -         
IQSerializer_0.DEDFF_D1_iv_0_3                                     ORCALUT4     Z        Out     0.180     7.832       -         
DEDFF_D1_iv_0_3                                                    Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                          ORCALUT4     C        In      0.000     7.832       -         
IQSerializer_0.DEDFF_0.Q2                                          ORCALUT4     Z        Out     0.390     8.222       -         
Q2                                                                 Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                    FD1S3IX      D        In      0.000     8.222       -         
=================================================================================================================================


Path information for path number 2: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      8.201
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.443

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc[22] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[22]                                  FD1P3IX      Q        Out     1.325     1.325       -         
acc[22]                                                            Net          -        -       -         -           205       
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a65_24_i_o2[6]     ORCALUT4     C        In      0.000     1.325       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a65_24_i_o2[6]     ORCALUT4     Z        Out     0.798     2.123       -         
N_636                                                              Net          -        -       -         -           9         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1_1[8]        ORCALUT4     A        In      0.000     2.123       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1_1[8]        ORCALUT4     Z        Out     0.606     2.729       -         
cosOut_0_i_a2_1_1_1[8]                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1[8]          ORCALUT4     D        In      0.000     2.729       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1[8]          ORCALUT4     Z        Out     0.606     3.335       -         
cosOut_0_i_a2_1[8]                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_4[8]            ORCALUT4     D        In      0.000     3.335       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_4[8]            ORCALUT4     Z        Out     0.606     3.941       -         
cosOut_0_i_a2_4[8]                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_8_1[8]          ORCALUT4     D        In      0.000     3.941       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_8_1[8]          ORCALUT4     Z        Out     0.606     4.547       -         
cosOut_0_i_a2_8[8]                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_16_5[8]         ORCALUT4     D        In      0.000     4.547       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_16_5[8]         ORCALUT4     Z        Out     0.606     5.153       -         
cosOut_0_i_a2_16[8]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_23_1[8]         ORCALUT4     D        In      0.000     5.153       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_23_1[8]         ORCALUT4     Z        Out     0.606     5.759       -         
cosOut_0_i_a2_23[8]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_25_1[8]         ORCALUT4     D        In      0.000     5.759       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_25_1[8]         ORCALUT4     Z        Out     0.660     6.419       -         
cosOut_0_i_a2_25[8]                                                Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_2_2                                        ORCALUT4     C        In      0.000     6.419       -         
IQSerializer_0.DEDFF_D1_2_2                                        ORCALUT4     Z        Out     0.606     7.025       -         
N_74                                                               Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_2_7_i_m2                                   ORCALUT4     C        In      0.000     7.025       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2                                   ORCALUT4     Z        Out     0.606     7.631       -         
N_50                                                               Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_3                                     ORCALUT4     D        In      0.000     7.631       -         
IQSerializer_0.DEDFF_D1_iv_0_3                                     ORCALUT4     Z        Out     0.180     7.811       -         
DEDFF_D1_iv_0_3                                                    Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                          ORCALUT4     C        In      0.000     7.811       -         
IQSerializer_0.DEDFF_0.Q2                                          ORCALUT4     Z        Out     0.390     8.201       -         
Q2                                                                 Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                    FD1S3IX      D        In      0.000     8.201       -         
=================================================================================================================================


Path information for path number 3: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      8.198
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.439

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc[20] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[20]                                  FD1P3IX      Q        Out     1.322     1.322       -         
acc[20]                                                            Net          -        -       -         -           202       
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a65_24_i_o2[6]     ORCALUT4     A        In      0.000     1.322       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a65_24_i_o2[6]     ORCALUT4     Z        Out     0.798     2.120       -         
N_636                                                              Net          -        -       -         -           9         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1_1[8]        ORCALUT4     A        In      0.000     2.120       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1_1[8]        ORCALUT4     Z        Out     0.606     2.726       -         
cosOut_0_i_a2_1_1_1[8]                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1[8]          ORCALUT4     D        In      0.000     2.726       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1[8]          ORCALUT4     Z        Out     0.606     3.332       -         
cosOut_0_i_a2_1[8]                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_4[8]            ORCALUT4     D        In      0.000     3.332       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_4[8]            ORCALUT4     Z        Out     0.606     3.938       -         
cosOut_0_i_a2_4[8]                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_8_1[8]          ORCALUT4     D        In      0.000     3.938       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_8_1[8]          ORCALUT4     Z        Out     0.606     4.544       -         
cosOut_0_i_a2_8[8]                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_16_5[8]         ORCALUT4     D        In      0.000     4.544       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_16_5[8]         ORCALUT4     Z        Out     0.606     5.150       -         
cosOut_0_i_a2_16[8]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_23_1[8]         ORCALUT4     D        In      0.000     5.150       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_23_1[8]         ORCALUT4     Z        Out     0.606     5.756       -         
cosOut_0_i_a2_23[8]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_25_1[8]         ORCALUT4     D        In      0.000     5.756       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_25_1[8]         ORCALUT4     Z        Out     0.660     6.416       -         
cosOut_0_i_a2_25[8]                                                Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_2_2                                        ORCALUT4     C        In      0.000     6.416       -         
IQSerializer_0.DEDFF_D1_2_2                                        ORCALUT4     Z        Out     0.606     7.022       -         
N_74                                                               Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_2_7_i_m2                                   ORCALUT4     C        In      0.000     7.022       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2                                   ORCALUT4     Z        Out     0.606     7.628       -         
N_50                                                               Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_3                                     ORCALUT4     D        In      0.000     7.628       -         
IQSerializer_0.DEDFF_D1_iv_0_3                                     ORCALUT4     Z        Out     0.180     7.808       -         
DEDFF_D1_iv_0_3                                                    Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                          ORCALUT4     C        In      0.000     7.808       -         
IQSerializer_0.DEDFF_0.Q2                                          ORCALUT4     Z        Out     0.390     8.198       -         
Q2                                                                 Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                    FD1S3IX      D        In      0.000     8.198       -         
=================================================================================================================================


Path information for path number 4: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      8.186
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.427

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc[21] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[21]                               FD1P3IX      Q        Out     1.346     1.346       -         
acc[21]                                                         Net          -        -       -         -           222       
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_30[8]        ORCALUT4     B        In      0.000     1.346       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_30[8]        ORCALUT4     Z        Out     0.762     2.108       -         
N_1475                                                          Net          -        -       -         -           5         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1_1[8]     ORCALUT4     B        In      0.000     2.108       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1_1[8]     ORCALUT4     Z        Out     0.606     2.714       -         
cosOut_0_i_a2_1_1_1[8]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1[8]       ORCALUT4     D        In      0.000     2.714       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1[8]       ORCALUT4     Z        Out     0.606     3.320       -         
cosOut_0_i_a2_1[8]                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_4[8]         ORCALUT4     D        In      0.000     3.320       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_4[8]         ORCALUT4     Z        Out     0.606     3.926       -         
cosOut_0_i_a2_4[8]                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_8_1[8]       ORCALUT4     D        In      0.000     3.926       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_8_1[8]       ORCALUT4     Z        Out     0.606     4.532       -         
cosOut_0_i_a2_8[8]                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_16_5[8]      ORCALUT4     D        In      0.000     4.532       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_16_5[8]      ORCALUT4     Z        Out     0.606     5.138       -         
cosOut_0_i_a2_16[8]                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_23_1[8]      ORCALUT4     D        In      0.000     5.138       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_23_1[8]      ORCALUT4     Z        Out     0.606     5.744       -         
cosOut_0_i_a2_23[8]                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_25_1[8]      ORCALUT4     D        In      0.000     5.744       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_25_1[8]      ORCALUT4     Z        Out     0.660     6.404       -         
cosOut_0_i_a2_25[8]                                             Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_2_2                                     ORCALUT4     C        In      0.000     6.404       -         
IQSerializer_0.DEDFF_D1_2_2                                     ORCALUT4     Z        Out     0.606     7.010       -         
N_74                                                            Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_2_7_i_m2                                ORCALUT4     C        In      0.000     7.010       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2                                ORCALUT4     Z        Out     0.606     7.616       -         
N_50                                                            Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_3                                  ORCALUT4     D        In      0.000     7.616       -         
IQSerializer_0.DEDFF_D1_iv_0_3                                  ORCALUT4     Z        Out     0.180     7.796       -         
DEDFF_D1_iv_0_3                                                 Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                       ORCALUT4     C        In      0.000     7.796       -         
IQSerializer_0.DEDFF_0.Q2                                       ORCALUT4     Z        Out     0.390     8.186       -         
Q2                                                              Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                 FD1S3IX      D        In      0.000     8.186       -         
==============================================================================================================================


Path information for path number 5: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      8.165
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.407

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc[22] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[22]                               FD1P3IX      Q        Out     1.325     1.325       -         
acc[22]                                                         Net          -        -       -         -           205       
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_30[8]        ORCALUT4     C        In      0.000     1.325       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_30[8]        ORCALUT4     Z        Out     0.762     2.087       -         
N_1475                                                          Net          -        -       -         -           5         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1_1[8]     ORCALUT4     B        In      0.000     2.087       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1_1[8]     ORCALUT4     Z        Out     0.606     2.693       -         
cosOut_0_i_a2_1_1_1[8]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1[8]       ORCALUT4     D        In      0.000     2.693       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1[8]       ORCALUT4     Z        Out     0.606     3.299       -         
cosOut_0_i_a2_1[8]                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_4[8]         ORCALUT4     D        In      0.000     3.299       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_4[8]         ORCALUT4     Z        Out     0.606     3.905       -         
cosOut_0_i_a2_4[8]                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_8_1[8]       ORCALUT4     D        In      0.000     3.905       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_8_1[8]       ORCALUT4     Z        Out     0.606     4.511       -         
cosOut_0_i_a2_8[8]                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_16_5[8]      ORCALUT4     D        In      0.000     4.511       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_16_5[8]      ORCALUT4     Z        Out     0.606     5.117       -         
cosOut_0_i_a2_16[8]                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_23_1[8]      ORCALUT4     D        In      0.000     5.117       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_23_1[8]      ORCALUT4     Z        Out     0.606     5.723       -         
cosOut_0_i_a2_23[8]                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_25_1[8]      ORCALUT4     D        In      0.000     5.723       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_25_1[8]      ORCALUT4     Z        Out     0.660     6.383       -         
cosOut_0_i_a2_25[8]                                             Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_2_2                                     ORCALUT4     C        In      0.000     6.383       -         
IQSerializer_0.DEDFF_D1_2_2                                     ORCALUT4     Z        Out     0.606     6.989       -         
N_74                                                            Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_2_7_i_m2                                ORCALUT4     C        In      0.000     6.989       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2                                ORCALUT4     Z        Out     0.606     7.595       -         
N_50                                                            Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_3                                  ORCALUT4     D        In      0.000     7.595       -         
IQSerializer_0.DEDFF_D1_iv_0_3                                  ORCALUT4     Z        Out     0.180     7.775       -         
DEDFF_D1_iv_0_3                                                 Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                       ORCALUT4     C        In      0.000     7.775       -         
IQSerializer_0.DEDFF_0.Q2                                       ORCALUT4     Z        Out     0.390     8.165       -         
Q2                                                              Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                 FD1S3IX      D        In      0.000     8.165       -         
==============================================================================================================================


Path information for path number 6: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      8.162
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.403

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc[20] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[20]                               FD1P3IX      Q        Out     1.322     1.322       -         
acc[20]                                                         Net          -        -       -         -           202       
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_30[8]        ORCALUT4     A        In      0.000     1.322       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_30[8]        ORCALUT4     Z        Out     0.762     2.084       -         
N_1475                                                          Net          -        -       -         -           5         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1_1[8]     ORCALUT4     B        In      0.000     2.084       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1_1[8]     ORCALUT4     Z        Out     0.606     2.690       -         
cosOut_0_i_a2_1_1_1[8]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1[8]       ORCALUT4     D        In      0.000     2.690       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1[8]       ORCALUT4     Z        Out     0.606     3.296       -         
cosOut_0_i_a2_1[8]                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_4[8]         ORCALUT4     D        In      0.000     3.296       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_4[8]         ORCALUT4     Z        Out     0.606     3.902       -         
cosOut_0_i_a2_4[8]                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_8_1[8]       ORCALUT4     D        In      0.000     3.902       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_8_1[8]       ORCALUT4     Z        Out     0.606     4.508       -         
cosOut_0_i_a2_8[8]                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_16_5[8]      ORCALUT4     D        In      0.000     4.508       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_16_5[8]      ORCALUT4     Z        Out     0.606     5.114       -         
cosOut_0_i_a2_16[8]                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_23_1[8]      ORCALUT4     D        In      0.000     5.114       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_23_1[8]      ORCALUT4     Z        Out     0.606     5.720       -         
cosOut_0_i_a2_23[8]                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_25_1[8]      ORCALUT4     D        In      0.000     5.720       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_25_1[8]      ORCALUT4     Z        Out     0.660     6.380       -         
cosOut_0_i_a2_25[8]                                             Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_2_2                                     ORCALUT4     C        In      0.000     6.380       -         
IQSerializer_0.DEDFF_D1_2_2                                     ORCALUT4     Z        Out     0.606     6.986       -         
N_74                                                            Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_2_7_i_m2                                ORCALUT4     C        In      0.000     6.986       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2                                ORCALUT4     Z        Out     0.606     7.592       -         
N_50                                                            Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_3                                  ORCALUT4     D        In      0.000     7.592       -         
IQSerializer_0.DEDFF_D1_iv_0_3                                  ORCALUT4     Z        Out     0.180     7.772       -         
DEDFF_D1_iv_0_3                                                 Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                       ORCALUT4     C        In      0.000     7.772       -         
IQSerializer_0.DEDFF_0.Q2                                       ORCALUT4     Z        Out     0.390     8.162       -         
Q2                                                              Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                 FD1S3IX      D        In      0.000     8.162       -         
==============================================================================================================================


Path information for path number 7: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      8.158
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.399

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc[23] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[23]                                  FD1P3IX      Q        Out     1.282     1.282       -         
acc[23]                                                            Net          -        -       -         -           169       
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a65_24_i_o2[6]     ORCALUT4     D        In      0.000     1.282       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a65_24_i_o2[6]     ORCALUT4     Z        Out     0.798     2.080       -         
N_636                                                              Net          -        -       -         -           9         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1_1[8]        ORCALUT4     A        In      0.000     2.080       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1_1[8]        ORCALUT4     Z        Out     0.606     2.686       -         
cosOut_0_i_a2_1_1_1[8]                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1[8]          ORCALUT4     D        In      0.000     2.686       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1[8]          ORCALUT4     Z        Out     0.606     3.292       -         
cosOut_0_i_a2_1[8]                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_4[8]            ORCALUT4     D        In      0.000     3.292       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_4[8]            ORCALUT4     Z        Out     0.606     3.898       -         
cosOut_0_i_a2_4[8]                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_8_1[8]          ORCALUT4     D        In      0.000     3.898       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_8_1[8]          ORCALUT4     Z        Out     0.606     4.504       -         
cosOut_0_i_a2_8[8]                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_16_5[8]         ORCALUT4     D        In      0.000     4.504       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_16_5[8]         ORCALUT4     Z        Out     0.606     5.110       -         
cosOut_0_i_a2_16[8]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_23_1[8]         ORCALUT4     D        In      0.000     5.110       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_23_1[8]         ORCALUT4     Z        Out     0.606     5.716       -         
cosOut_0_i_a2_23[8]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_25_1[8]         ORCALUT4     D        In      0.000     5.716       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_25_1[8]         ORCALUT4     Z        Out     0.660     6.376       -         
cosOut_0_i_a2_25[8]                                                Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_2_2                                        ORCALUT4     C        In      0.000     6.376       -         
IQSerializer_0.DEDFF_D1_2_2                                        ORCALUT4     Z        Out     0.606     6.982       -         
N_74                                                               Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_2_7_i_m2                                   ORCALUT4     C        In      0.000     6.982       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2                                   ORCALUT4     Z        Out     0.606     7.588       -         
N_50                                                               Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_3                                     ORCALUT4     D        In      0.000     7.588       -         
IQSerializer_0.DEDFF_D1_iv_0_3                                     ORCALUT4     Z        Out     0.180     7.768       -         
DEDFF_D1_iv_0_3                                                    Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                          ORCALUT4     C        In      0.000     7.768       -         
IQSerializer_0.DEDFF_0.Q2                                          ORCALUT4     Z        Out     0.390     8.158       -         
Q2                                                                 Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                    FD1S3IX      D        In      0.000     8.158       -         
=================================================================================================================================


Path information for path number 8: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      8.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.364

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc[23] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[23]                               FD1P3IX      Q        Out     1.282     1.282       -         
acc[23]                                                         Net          -        -       -         -           169       
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_30[8]        ORCALUT4     D        In      0.000     1.282       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_30[8]        ORCALUT4     Z        Out     0.762     2.044       -         
N_1475                                                          Net          -        -       -         -           5         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1_1[8]     ORCALUT4     B        In      0.000     2.044       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1_1[8]     ORCALUT4     Z        Out     0.606     2.650       -         
cosOut_0_i_a2_1_1_1[8]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1[8]       ORCALUT4     D        In      0.000     2.650       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_1_1[8]       ORCALUT4     Z        Out     0.606     3.256       -         
cosOut_0_i_a2_1[8]                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_4[8]         ORCALUT4     D        In      0.000     3.256       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_4[8]         ORCALUT4     Z        Out     0.606     3.862       -         
cosOut_0_i_a2_4[8]                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_8_1[8]       ORCALUT4     D        In      0.000     3.862       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_8_1[8]       ORCALUT4     Z        Out     0.606     4.468       -         
cosOut_0_i_a2_8[8]                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_16_5[8]      ORCALUT4     D        In      0.000     4.468       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_16_5[8]      ORCALUT4     Z        Out     0.606     5.074       -         
cosOut_0_i_a2_16[8]                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_23_1[8]      ORCALUT4     D        In      0.000     5.074       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_23_1[8]      ORCALUT4     Z        Out     0.606     5.680       -         
cosOut_0_i_a2_23[8]                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_25_1[8]      ORCALUT4     D        In      0.000     5.680       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_25_1[8]      ORCALUT4     Z        Out     0.660     6.340       -         
cosOut_0_i_a2_25[8]                                             Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_2_2                                     ORCALUT4     C        In      0.000     6.340       -         
IQSerializer_0.DEDFF_D1_2_2                                     ORCALUT4     Z        Out     0.606     6.946       -         
N_74                                                            Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_2_7_i_m2                                ORCALUT4     C        In      0.000     6.946       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2                                ORCALUT4     Z        Out     0.606     7.552       -         
N_50                                                            Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_3                                  ORCALUT4     D        In      0.000     7.552       -         
IQSerializer_0.DEDFF_D1_iv_0_3                                  ORCALUT4     Z        Out     0.180     7.732       -         
DEDFF_D1_iv_0_3                                                 Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                       ORCALUT4     C        In      0.000     7.732       -         
IQSerializer_0.DEDFF_0.Q2                                       ORCALUT4     Z        Out     0.390     8.122       -         
Q2                                                              Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                 FD1S3IX      D        In      0.000     8.122       -         
==============================================================================================================================


Path information for path number 9: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      7.889
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.131

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc[22] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[22]                                      FD1P3IX      Q        Out     1.325     1.325       -         
acc[22]                                                                Net          -        -       -         -           205       
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a65_23_i_o2[6]         ORCALUT4     A        In      0.000     1.325       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a65_23_i_o2[6]         ORCALUT4     Z        Out     0.834     2.159       -         
N_553                                                                  Net          -        -       -         -           19        
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_a2_122[7]         ORCALUT4     A        In      0.000     2.159       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_a2_122[7]         ORCALUT4     Z        Out     0.738     2.897       -         
N_1477                                                                 Net          -        -       -         -           4         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0_5_RNO[7]     ORCALUT4     B        In      0.000     2.897       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0_5_RNO[7]     ORCALUT4     Z        Out     0.606     3.503       -         
N_1218                                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0_5[7]         ORCALUT4     C        In      0.000     3.503       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0_5[7]         ORCALUT4     Z        Out     0.606     4.109       -         
cosOut_0_i_a2_i_o2_0_5[7]                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0_16_0[7]      ORCALUT4     D        In      0.000     4.109       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0_16_0[7]      ORCALUT4     Z        Out     0.606     4.715       -         
cosOut_0_i_a2_i_o2_0_16_0[7]                                           Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0_28[7]        ORCALUT4     C        In      0.000     4.715       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0_28[7]        ORCALUT4     Z        Out     0.606     5.321       -         
cosOut_0_i_a2_i_o2_0_28[7]                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0_31[7]        ORCALUT4     D        In      0.000     5.321       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0_31[7]        ORCALUT4     Z        Out     0.606     5.927       -         
cosOut_0_i_a2_i_o2_0_31[7]                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0[7]           ORCALUT4     D        In      0.000     5.927       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0[7]           ORCALUT4     Z        Out     0.606     6.533       -         
N_1585                                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_m3[7]             ORCALUT4     A        In      0.000     6.533       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_m3[7]             ORCALUT4     Z        Out     0.180     6.713       -         
N_777                                                                  Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_iv_0_m2_1                                      ORCALUT4     C        In      0.000     6.713       -         
IQSerializer_0.DEDFF_D1_iv_0_m2_1                                      ORCALUT4     Z        Out     0.606     7.319       -         
N_43                                                                   Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_3                                         ORCALUT4     C        In      0.000     7.319       -         
IQSerializer_0.DEDFF_D1_iv_0_3                                         ORCALUT4     Z        Out     0.180     7.499       -         
DEDFF_D1_iv_0_3                                                        Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                              ORCALUT4     C        In      0.000     7.499       -         
IQSerializer_0.DEDFF_0.Q2                                              ORCALUT4     Z        Out     0.390     7.889       -         
Q2                                                                     Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                        FD1S3IX      D        In      0.000     7.889       -         
=====================================================================================================================================


Path information for path number 10: 
      Requested Period:                      7.813
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.758

    - Propagation time:                      7.874
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.115

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc[21] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[21]                                FD1P3IX      Q        Out     1.346     1.346       -         
acc[21]                                                          Net          -        -       -         -           222       
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_26lto8_0          ORCALUT4     A        In      0.000     1.346       -         
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_26lto8_0          ORCALUT4     Z        Out     0.822     2.168       -         
N_1372_1                                                         Net          -        -       -         -           15        
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_67lto9            ORCALUT4     A        In      0.000     2.168       -         
loraModulator_0.chirpGen0.cosIdeal_0.un1_angle_67lto9            ORCALUT4     Z        Out     0.660     2.828       -         
un1_angle_67lt10                                                 Net          -        -       -         -           2         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_20[8]         ORCALUT4     C        In      0.000     2.828       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_20[8]         ORCALUT4     Z        Out     0.606     3.434       -         
N_1348                                                           Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_10_1[8]       ORCALUT4     D        In      0.000     3.434       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_10_1[8]       ORCALUT4     Z        Out     0.606     4.040       -         
cosOut_0_i_a2_10[8]                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_19_0_1[8]     ORCALUT4     D        In      0.000     4.040       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_19_0_1[8]     ORCALUT4     Z        Out     0.606     4.646       -         
cosOut_0_i_a2_19_0_1[8]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_19_0[8]       ORCALUT4     B        In      0.000     4.646       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_19_0[8]       ORCALUT4     Z        Out     0.606     5.252       -         
cosOut_0_i_a2_19[8]                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_24_1[8]       ORCALUT4     D        In      0.000     5.252       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_24_1[8]       ORCALUT4     Z        Out     0.660     5.912       -         
cosOut_0_i_a2_24[8]                                              Net          -        -       -         -           2         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_26_0[8]       ORCALUT4     B        In      0.000     5.912       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_26_0[8]       ORCALUT4     Z        Out     0.180     6.092       -         
cosOut_0_i_a2_26[8]                                              Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_2_2                                      ORCALUT4     D        In      0.000     6.092       -         
IQSerializer_0.DEDFF_D1_2_2                                      ORCALUT4     Z        Out     0.606     6.698       -         
N_74                                                             Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_2_7_i_m2                                 ORCALUT4     C        In      0.000     6.698       -         
IQSerializer_0.DEDFF_D1_2_7_i_m2                                 ORCALUT4     Z        Out     0.606     7.304       -         
N_50                                                             Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_3                                   ORCALUT4     D        In      0.000     7.304       -         
IQSerializer_0.DEDFF_D1_iv_0_3                                   ORCALUT4     Z        Out     0.180     7.484       -         
DEDFF_D1_iv_0_3                                                  Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                        ORCALUT4     C        In      0.000     7.484       -         
IQSerializer_0.DEDFF_0.Q2                                        ORCALUT4     Z        Out     0.390     7.874       -         
Q2                                                               Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                  FD1S3IX      D        In      0.000     7.874       -         
===============================================================================================================================




====================================
<a name=clockReport17></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                                            Starting                                               Arrival          
Instance                                                    Reference     Type       Pin     Net                   Time        Slack
                                                            Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]      System        ALU54B     R16     un1_BW_SR_add_R16     0.000       9.500
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]      System        ALU54B     R17     un1_BW_SR_add_R17     0.000       9.500
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]     System        ALU54B     R0      un1_BW_SR_add_R0      0.000       9.561
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]     System        ALU54B     R1      un1_BW_SR_add_R1      0.000       9.561
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]     System        ALU54B     R2      un1_BW_SR_add_R2      0.000       9.561
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]     System        ALU54B     R3      un1_BW_SR_add_R3      0.000       9.561
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]     System        ALU54B     R4      un1_BW_SR_add_R4      0.000       9.622
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]     System        ALU54B     R5      un1_BW_SR_add_R5      0.000       9.622
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]     System        ALU54B     R6      un1_BW_SR_add_R6      0.000       9.622
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]     System        ALU54B     R7      un1_BW_SR_add_R7      0.000       9.622
====================================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                        Starting                                          Required          
Instance                                Reference     Type        Pin     Net             Time         Slack
                                        Clock                                                               
------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase[33]     System        FD1P3IX     D       phase_3[33]     15.571       9.500
loraModulator_0.chirpGen0.phase[31]     System        FD1P3IX     D       phase_3[31]     15.571       9.561
loraModulator_0.chirpGen0.phase[32]     System        FD1P3IX     D       phase_3[32]     15.571       9.561
loraModulator_0.chirpGen0.phase[29]     System        FD1P3IX     D       phase_3[29]     15.571       9.622
loraModulator_0.chirpGen0.phase[30]     System        FD1P3IX     D       phase_3[30]     15.571       9.622
loraModulator_0.chirpGen0.phase[27]     System        FD1P3IX     D       phase_3[27]     15.571       9.683
loraModulator_0.chirpGen0.phase[28]     System        FD1P3IX     D       phase_3[28]     15.571       9.683
loraModulator_0.chirpGen0.phase[25]     System        FD1P3IX     D       phase_3[25]     15.571       9.744
loraModulator_0.chirpGen0.phase[26]     System        FD1P3IX     D       phase_3[26]     15.571       9.744
loraModulator_0.chirpGen0.phase[23]     System        FD1P3IX     D       phase_3[23]     15.571       9.805
============================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="C:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\synlog\lora_tx_impl1_fpga_mapper.srr:srsfC:\lscc\lattice_projects\xsdr_fpga_lora_tx\impl1\lora_tx_impl1.srs:fp:107127:117879:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.071
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.500

    Number of logic level(s):                27
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53] / R16
    Ending point:                            loraModulator_0.chirpGen0.phase[33] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]          ALU54B       R16      Out     0.000     0.000       -         
un1_BW_SR_add_R16                                               Net          -        -       -         -           3         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     C        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_df16                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        A1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[16]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.750       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.750       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.447       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.447       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.317       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        B1       In      0.000     3.317       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        COUT     Out     0.900     4.218       -         
phaseOut_cry_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        COUT     Out     0.061     5.194       -         
phaseOut_cry_32                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        CIN      In      0.000     5.194       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        S0       Out     0.698     5.891       -         
phaseNextOut[33]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     A        In      0.000     5.891       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     Z        Out     0.180     6.071       -         
phase_3[33]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[33]                             FD1P3IX      D        In      0.000     6.071       -         
==============================================================================================================================


Path information for path number 2: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.071
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.500

    Number of logic level(s):                27
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53] / R17
    Ending point:                            loraModulator_0.chirpGen0.phase[33] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]          ALU54B       R17      Out     0.000     0.000       -         
un1_BW_SR_add_R17                                               Net          -        -       -         -           3         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     D        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_df16                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        A1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[16]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.750       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.750       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.447       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.447       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.317       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        B1       In      0.000     3.317       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        COUT     Out     0.900     4.218       -         
phaseOut_cry_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        COUT     Out     0.061     5.194       -         
phaseOut_cry_32                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        CIN      In      0.000     5.194       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        S0       Out     0.698     5.891       -         
phaseNextOut[33]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     A        In      0.000     5.891       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     Z        Out     0.180     6.071       -         
phase_3[33]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[33]                             FD1P3IX      D        In      0.000     6.071       -         
==============================================================================================================================


Path information for path number 3: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.071
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.500

    Number of logic level(s):                27
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53] / R16
    Ending point:                            loraModulator_0.chirpGen0.phase[33] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]          ALU54B       R16      Out     0.000     0.000       -         
un1_BW_SR_add_R16                                               Net          -        -       -         -           3         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_lt16          ORCALUT4     C        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_lt16          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_lt16                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        B1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[16]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.750       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.750       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.447       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.447       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.317       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        B1       In      0.000     3.317       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        COUT     Out     0.900     4.218       -         
phaseOut_cry_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        COUT     Out     0.061     5.194       -         
phaseOut_cry_32                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        CIN      In      0.000     5.194       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        S0       Out     0.698     5.891       -         
phaseNextOut[33]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     A        In      0.000     5.891       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     Z        Out     0.180     6.071       -         
phase_3[33]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[33]                             FD1P3IX      D        In      0.000     6.071       -         
==============================================================================================================================


Path information for path number 4: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.071
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.500

    Number of logic level(s):                27
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53] / R17
    Ending point:                            loraModulator_0.chirpGen0.phase[33] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]          ALU54B       R17      Out     0.000     0.000       -         
un1_BW_SR_add_R17                                               Net          -        -       -         -           3         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_lt16          ORCALUT4     D        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_lt16          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_lt16                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        B1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[16]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.750       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.750       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.447       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.447       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.317       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        B1       In      0.000     3.317       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        COUT     Out     0.900     4.218       -         
phaseOut_cry_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        COUT     Out     0.061     5.194       -         
phaseOut_cry_32                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        CIN      In      0.000     5.194       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        S0       Out     0.698     5.891       -         
phaseNextOut[33]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     A        In      0.000     5.891       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     Z        Out     0.180     6.071       -         
phase_3[33]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[33]                             FD1P3IX      D        In      0.000     6.071       -         
==============================================================================================================================


Path information for path number 5: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.010
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.561

    Number of logic level(s):                26
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71] / R0
    Ending point:                            loraModulator_0.chirpGen0.phase[33] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]         ALU54B       R0       Out     0.000     0.000       -         
un1_BW_SR_add_R0                                                Net          -        -       -         -           2         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df18          ORCALUT4     C        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df18          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_df18                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        A0       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.386       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.386       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.256       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        B1       In      0.000     3.256       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        COUT     Out     0.900     4.157       -         
phaseOut_cry_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        CIN      In      0.000     4.157       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.061     4.218       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_32                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        S0       Out     0.698     5.830       -         
phaseNextOut[33]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     A        In      0.000     5.830       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     Z        Out     0.180     6.010       -         
phase_3[33]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[33]                             FD1P3IX      D        In      0.000     6.010       -         
==============================================================================================================================


Path information for path number 6: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.010
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.561

    Number of logic level(s):                26
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71] / R1
    Ending point:                            loraModulator_0.chirpGen0.phase[33] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]         ALU54B       R1       Out     0.000     0.000       -         
un1_BW_SR_add_R1                                                Net          -        -       -         -           2         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df18          ORCALUT4     D        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df18          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_df18                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        A0       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.386       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.386       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.256       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        B1       In      0.000     3.256       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        COUT     Out     0.900     4.157       -         
phaseOut_cry_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        CIN      In      0.000     4.157       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.061     4.218       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_32                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        S0       Out     0.698     5.830       -         
phaseNextOut[33]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     A        In      0.000     5.830       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     Z        Out     0.180     6.010       -         
phase_3[33]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[33]                             FD1P3IX      D        In      0.000     6.010       -         
==============================================================================================================================


Path information for path number 7: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.010
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.561

    Number of logic level(s):                26
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71] / R2
    Ending point:                            loraModulator_0.chirpGen0.phase[33] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]         ALU54B       R2       Out     0.000     0.000       -         
un1_BW_SR_add_R2                                                Net          -        -       -         -           2         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df20          ORCALUT4     C        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df20          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_df20                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        A1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.386       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.386       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.256       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        B1       In      0.000     3.256       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        COUT     Out     0.900     4.157       -         
phaseOut_cry_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        CIN      In      0.000     4.157       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.061     4.218       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_32                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        S0       Out     0.698     5.830       -         
phaseNextOut[33]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     A        In      0.000     5.830       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     Z        Out     0.180     6.010       -         
phase_3[33]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[33]                             FD1P3IX      D        In      0.000     6.010       -         
==============================================================================================================================


Path information for path number 8: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.010
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.561

    Number of logic level(s):                26
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71] / R3
    Ending point:                            loraModulator_0.chirpGen0.phase[33] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]         ALU54B       R3       Out     0.000     0.000       -         
un1_BW_SR_add_R3                                                Net          -        -       -         -           2         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df20          ORCALUT4     D        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df20          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_df20                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        A1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.386       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.386       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.256       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        B1       In      0.000     3.256       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        COUT     Out     0.900     4.157       -         
phaseOut_cry_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        CIN      In      0.000     4.157       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.061     4.218       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_32                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        S0       Out     0.698     5.830       -         
phaseNextOut[33]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     A        In      0.000     5.830       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     Z        Out     0.180     6.010       -         
phase_3[33]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[33]                             FD1P3IX      D        In      0.000     6.010       -         
==============================================================================================================================


Path information for path number 9: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.010
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.561

    Number of logic level(s):                26
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53] / R16
    Ending point:                            loraModulator_0.chirpGen0.phase[33] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]          ALU54B       R16      Out     0.000     0.000       -         
un1_BW_SR_add_R16                                               Net          -        -       -         -           3         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     C        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_df16                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        A1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[16]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.750       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.750       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.447       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.447       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.317       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        B1       In      0.000     3.317       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.900     4.218       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_32                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        S0       Out     0.698     5.830       -         
phaseNextOut[33]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     A        In      0.000     5.830       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     Z        Out     0.180     6.010       -         
phase_3[33]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[33]                             FD1P3IX      D        In      0.000     6.010       -         
==============================================================================================================================


Path information for path number 10: 
      Requested Period:                      15.625
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.571

    - Propagation time:                      6.010
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.561

    Number of logic level(s):                26
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53] / R16
    Ending point:                            loraModulator_0.chirpGen0.phase[33] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]          ALU54B       R16      Out     0.000     0.000       -         
un1_BW_SR_add_R16                                               Net          -        -       -         -           3         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     C        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_df16                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        A1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[16]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.750       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.750       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.447       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.447       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.317       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        B0       In      0.000     3.317       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.900     4.218       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_32                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        S0       Out     0.698     5.830       -         
phaseNextOut[33]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     A        In      0.000     5.830       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     Z        Out     0.180     6.010       -         
phase_3[33]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[33]                             FD1P3IX      D        In      0.000     6.010       -         
==============================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:18s; Memory used current: 243MB peak: 254MB)


Finished timing report (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:18s; Memory used current: 243MB peak: 254MB)

---------------------------------------
<a name=resourceUsage21></a>Resource Usage Report</a>
Part: lfe5u_25f-6

Register bits: 344 of 24288 (1%)
PIC Latch:       0
I/O cells:       8

DSP primitives:       9 of 42 (21%)

Details:
ALU54B:         3
CCU2C:          187
EHXPLLL:        1
FD1P3AX:        49
FD1P3IX:        155
FD1S3AX:        1
FD1S3AY:        1
FD1S3IX:        135
FD1S3JX:        3
GSR:            1
IB:             2
INV:            5
L6MUX21:        3
MULT18X18D:     6
OB:             6
ORCALUT4:       1586
PFUMX:          22
PLLREFCS:       1
PUR:            1
VHI:            15
VLO:            15
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:18s; Memory used current: 41MB peak: 254MB)

Process took 0h:00m:20s realtime, 0h:00m:18s cputime
# Sun Feb  3 20:59:35 2019

###########################################################]

</pre></samp></body></html>
