Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/frenchkt/Documents/School/Sophomore/Q1/CSSE232/mux2b16/mux2b16_mux2b16_sch_tb_isim_beh.exe -prj /home/frenchkt/Documents/School/Sophomore/Q1/CSSE232/mux2b16/mux2b16_mux2b16_sch_tb_beh.prj work.mux2b16_mux2b16_sch_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/frenchkt/Documents/School/Sophomore/Q1/CSSE232/mux2b16/mux2b16.vf" into library work
Analyzing Verilog file "/home/frenchkt/Documents/School/Sophomore/Q1/CSSE232/mux2b16/mux2b16_test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94652 KB
Fuse CPU Usage: 910 ms
Compiling module AND2B1
Compiling module OR2
Compiling module AND2
Compiling module M2_1_MXILINX_mux2b16
Compiling module mux2b16
Compiling module mux2b16_mux2b16_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable /home/frenchkt/Documents/School/Sophomore/Q1/CSSE232/mux2b16/mux2b16_mux2b16_sch_tb_isim_beh.exe
Fuse Memory Usage: 1179108 KB
Fuse CPU Usage: 940 ms
GCC CPU Usage: 360 ms
