TimeQuest Timing Analyzer report for procedural_assignment
Sun Nov 26 10:50:32 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Setup: 'div_50MHz_clock:div_clock|clk_1Hz'
 13. Slow Model Hold: 'clock'
 14. Slow Model Hold: 'div_50MHz_clock:div_clock|clk_1Hz'
 15. Slow Model Minimum Pulse Width: 'clock'
 16. Slow Model Minimum Pulse Width: 'div_50MHz_clock:div_clock|clk_1Hz'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clock'
 29. Fast Model Setup: 'div_50MHz_clock:div_clock|clk_1Hz'
 30. Fast Model Hold: 'clock'
 31. Fast Model Hold: 'div_50MHz_clock:div_clock|clk_1Hz'
 32. Fast Model Minimum Pulse Width: 'clock'
 33. Fast Model Minimum Pulse Width: 'div_50MHz_clock:div_clock|clk_1Hz'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; procedural_assignment                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; Clock Name                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; clock                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                             ;
; div_50MHz_clock:div_clock|clk_1Hz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_50MHz_clock:div_clock|clk_1Hz } ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+


+-------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                 ;
+------------+-----------------+-----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note ;
+------------+-----------------+-----------------------------------+------+
; 262.12 MHz ; 262.12 MHz      ; clock                             ;      ;
; 346.98 MHz ; 346.98 MHz      ; div_50MHz_clock:div_clock|clk_1Hz ;      ;
+------------+-----------------+-----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock                             ; -2.815 ; -66.430       ;
; div_50MHz_clock:div_clock|clk_1Hz ; -1.882 ; -29.253       ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock                             ; -2.528 ; -2.528        ;
; div_50MHz_clock:div_clock|clk_1Hz ; 0.935  ; 0.000         ;
+-----------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock                             ; -1.380 ; -27.380       ;
; div_50MHz_clock:div_clock|clk_1Hz ; -0.500 ; -18.000       ;
+-----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.815 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[15] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.851      ;
; -2.815 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[16] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.851      ;
; -2.815 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[17] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.851      ;
; -2.815 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[18] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.851      ;
; -2.815 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[19] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.851      ;
; -2.815 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[20] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.851      ;
; -2.815 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[22] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.851      ;
; -2.815 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[23] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.851      ;
; -2.815 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[21] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.851      ;
; -2.815 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[24] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.851      ;
; -2.755 ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[15] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.791      ;
; -2.755 ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[16] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.791      ;
; -2.755 ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[17] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.791      ;
; -2.755 ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[18] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.791      ;
; -2.755 ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[19] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.791      ;
; -2.755 ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[20] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.791      ;
; -2.755 ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[22] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.791      ;
; -2.755 ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[23] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.791      ;
; -2.755 ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[21] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.791      ;
; -2.755 ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[24] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.791      ;
; -2.718 ; div_50MHz_clock:div_clock|count[0]  ; div_50MHz_clock:div_clock|count[14] ; clock        ; clock       ; 1.000        ; -0.001     ; 3.753      ;
; -2.711 ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[15] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.747      ;
; -2.711 ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[16] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.747      ;
; -2.711 ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[17] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.747      ;
; -2.711 ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[18] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.747      ;
; -2.711 ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[19] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.747      ;
; -2.711 ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[20] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.747      ;
; -2.711 ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[22] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.747      ;
; -2.711 ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[23] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.747      ;
; -2.711 ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[21] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.747      ;
; -2.711 ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[24] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.747      ;
; -2.683 ; div_50MHz_clock:div_clock|count[1]  ; div_50MHz_clock:div_clock|count[14] ; clock        ; clock       ; 1.000        ; -0.001     ; 3.718      ;
; -2.639 ; div_50MHz_clock:div_clock|count[0]  ; div_50MHz_clock:div_clock|count[13] ; clock        ; clock       ; 1.000        ; -0.001     ; 3.674      ;
; -2.612 ; div_50MHz_clock:div_clock|count[2]  ; div_50MHz_clock:div_clock|count[14] ; clock        ; clock       ; 1.000        ; -0.001     ; 3.647      ;
; -2.604 ; div_50MHz_clock:div_clock|count[1]  ; div_50MHz_clock:div_clock|count[13] ; clock        ; clock       ; 1.000        ; -0.001     ; 3.639      ;
; -2.570 ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[15] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.606      ;
; -2.570 ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[16] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.606      ;
; -2.570 ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[17] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.606      ;
; -2.570 ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[18] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.606      ;
; -2.570 ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[19] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.606      ;
; -2.570 ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[20] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.606      ;
; -2.570 ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[22] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.606      ;
; -2.570 ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[23] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.606      ;
; -2.570 ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[21] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.606      ;
; -2.570 ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[24] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.606      ;
; -2.549 ; div_50MHz_clock:div_clock|count[23] ; div_50MHz_clock:div_clock|count[15] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.585      ;
; -2.549 ; div_50MHz_clock:div_clock|count[23] ; div_50MHz_clock:div_clock|count[16] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.585      ;
; -2.549 ; div_50MHz_clock:div_clock|count[23] ; div_50MHz_clock:div_clock|count[17] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.585      ;
; -2.549 ; div_50MHz_clock:div_clock|count[23] ; div_50MHz_clock:div_clock|count[18] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.585      ;
; -2.549 ; div_50MHz_clock:div_clock|count[23] ; div_50MHz_clock:div_clock|count[19] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.585      ;
; -2.549 ; div_50MHz_clock:div_clock|count[23] ; div_50MHz_clock:div_clock|count[20] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.585      ;
; -2.549 ; div_50MHz_clock:div_clock|count[23] ; div_50MHz_clock:div_clock|count[22] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.585      ;
; -2.549 ; div_50MHz_clock:div_clock|count[23] ; div_50MHz_clock:div_clock|count[23] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.585      ;
; -2.549 ; div_50MHz_clock:div_clock|count[23] ; div_50MHz_clock:div_clock|count[21] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.585      ;
; -2.549 ; div_50MHz_clock:div_clock|count[23] ; div_50MHz_clock:div_clock|count[24] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.585      ;
; -2.545 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[12] ; clock        ; clock       ; 1.000        ; -0.007     ; 3.574      ;
; -2.545 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[13] ; clock        ; clock       ; 1.000        ; -0.007     ; 3.574      ;
; -2.545 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[14] ; clock        ; clock       ; 1.000        ; -0.007     ; 3.574      ;
; -2.533 ; div_50MHz_clock:div_clock|count[2]  ; div_50MHz_clock:div_clock|count[13] ; clock        ; clock       ; 1.000        ; -0.001     ; 3.568      ;
; -2.509 ; div_50MHz_clock:div_clock|count[3]  ; div_50MHz_clock:div_clock|count[14] ; clock        ; clock       ; 1.000        ; -0.001     ; 3.544      ;
; -2.485 ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[12] ; clock        ; clock       ; 1.000        ; -0.007     ; 3.514      ;
; -2.485 ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[13] ; clock        ; clock       ; 1.000        ; -0.007     ; 3.514      ;
; -2.485 ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[14] ; clock        ; clock       ; 1.000        ; -0.007     ; 3.514      ;
; -2.477 ; div_50MHz_clock:div_clock|count[14] ; div_50MHz_clock:div_clock|count[15] ; clock        ; clock       ; 1.000        ; 0.007      ; 3.520      ;
; -2.477 ; div_50MHz_clock:div_clock|count[14] ; div_50MHz_clock:div_clock|count[16] ; clock        ; clock       ; 1.000        ; 0.007      ; 3.520      ;
; -2.477 ; div_50MHz_clock:div_clock|count[14] ; div_50MHz_clock:div_clock|count[17] ; clock        ; clock       ; 1.000        ; 0.007      ; 3.520      ;
; -2.477 ; div_50MHz_clock:div_clock|count[14] ; div_50MHz_clock:div_clock|count[18] ; clock        ; clock       ; 1.000        ; 0.007      ; 3.520      ;
; -2.477 ; div_50MHz_clock:div_clock|count[14] ; div_50MHz_clock:div_clock|count[19] ; clock        ; clock       ; 1.000        ; 0.007      ; 3.520      ;
; -2.477 ; div_50MHz_clock:div_clock|count[14] ; div_50MHz_clock:div_clock|count[20] ; clock        ; clock       ; 1.000        ; 0.007      ; 3.520      ;
; -2.477 ; div_50MHz_clock:div_clock|count[14] ; div_50MHz_clock:div_clock|count[22] ; clock        ; clock       ; 1.000        ; 0.007      ; 3.520      ;
; -2.477 ; div_50MHz_clock:div_clock|count[14] ; div_50MHz_clock:div_clock|count[23] ; clock        ; clock       ; 1.000        ; 0.007      ; 3.520      ;
; -2.477 ; div_50MHz_clock:div_clock|count[14] ; div_50MHz_clock:div_clock|count[21] ; clock        ; clock       ; 1.000        ; 0.007      ; 3.520      ;
; -2.477 ; div_50MHz_clock:div_clock|count[14] ; div_50MHz_clock:div_clock|count[24] ; clock        ; clock       ; 1.000        ; 0.007      ; 3.520      ;
; -2.465 ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[15] ; clock        ; clock       ; 1.000        ; 0.006      ; 3.507      ;
; -2.465 ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[16] ; clock        ; clock       ; 1.000        ; 0.006      ; 3.507      ;
; -2.465 ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[17] ; clock        ; clock       ; 1.000        ; 0.006      ; 3.507      ;
; -2.465 ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[18] ; clock        ; clock       ; 1.000        ; 0.006      ; 3.507      ;
; -2.465 ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[19] ; clock        ; clock       ; 1.000        ; 0.006      ; 3.507      ;
; -2.465 ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[20] ; clock        ; clock       ; 1.000        ; 0.006      ; 3.507      ;
; -2.465 ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[22] ; clock        ; clock       ; 1.000        ; 0.006      ; 3.507      ;
; -2.465 ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[23] ; clock        ; clock       ; 1.000        ; 0.006      ; 3.507      ;
; -2.465 ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[21] ; clock        ; clock       ; 1.000        ; 0.006      ; 3.507      ;
; -2.465 ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[24] ; clock        ; clock       ; 1.000        ; 0.006      ; 3.507      ;
; -2.456 ; div_50MHz_clock:div_clock|count[20] ; div_50MHz_clock:div_clock|count[15] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.492      ;
; -2.456 ; div_50MHz_clock:div_clock|count[20] ; div_50MHz_clock:div_clock|count[16] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.492      ;
; -2.456 ; div_50MHz_clock:div_clock|count[20] ; div_50MHz_clock:div_clock|count[17] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.492      ;
; -2.456 ; div_50MHz_clock:div_clock|count[20] ; div_50MHz_clock:div_clock|count[18] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.492      ;
; -2.456 ; div_50MHz_clock:div_clock|count[20] ; div_50MHz_clock:div_clock|count[19] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.492      ;
; -2.456 ; div_50MHz_clock:div_clock|count[20] ; div_50MHz_clock:div_clock|count[20] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.492      ;
; -2.456 ; div_50MHz_clock:div_clock|count[20] ; div_50MHz_clock:div_clock|count[22] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.492      ;
; -2.456 ; div_50MHz_clock:div_clock|count[20] ; div_50MHz_clock:div_clock|count[23] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.492      ;
; -2.456 ; div_50MHz_clock:div_clock|count[20] ; div_50MHz_clock:div_clock|count[21] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.492      ;
; -2.456 ; div_50MHz_clock:div_clock|count[20] ; div_50MHz_clock:div_clock|count[24] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.492      ;
; -2.441 ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[12] ; clock        ; clock       ; 1.000        ; -0.007     ; 3.470      ;
; -2.441 ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[13] ; clock        ; clock       ; 1.000        ; -0.007     ; 3.470      ;
; -2.441 ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[14] ; clock        ; clock       ; 1.000        ; -0.007     ; 3.470      ;
; -2.440 ; div_50MHz_clock:div_clock|count[18] ; div_50MHz_clock:div_clock|count[15] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.476      ;
; -2.440 ; div_50MHz_clock:div_clock|count[18] ; div_50MHz_clock:div_clock|count[16] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.476      ;
; -2.440 ; div_50MHz_clock:div_clock|count[18] ; div_50MHz_clock:div_clock|count[17] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.476      ;
; -2.440 ; div_50MHz_clock:div_clock|count[18] ; div_50MHz_clock:div_clock|count[18] ; clock        ; clock       ; 1.000        ; 0.000      ; 3.476      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'div_50MHz_clock:div_clock|clk_1Hz'                                                                                                                               ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.882 ; Time_Counter:Time|minute[5] ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.918      ;
; -1.882 ; Time_Counter:Time|minute[5] ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.918      ;
; -1.882 ; Time_Counter:Time|minute[5] ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.918      ;
; -1.882 ; Time_Counter:Time|minute[5] ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.918      ;
; -1.882 ; Time_Counter:Time|minute[5] ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.918      ;
; -1.882 ; Time_Counter:Time|minute[5] ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.918      ;
; -1.856 ; Time_Counter:Time|minute[0] ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.892      ;
; -1.856 ; Time_Counter:Time|minute[0] ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.892      ;
; -1.856 ; Time_Counter:Time|minute[0] ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.892      ;
; -1.856 ; Time_Counter:Time|minute[0] ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.892      ;
; -1.856 ; Time_Counter:Time|minute[0] ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.892      ;
; -1.856 ; Time_Counter:Time|minute[0] ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.892      ;
; -1.742 ; Time_Counter:Time|second[1] ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.777      ;
; -1.742 ; Time_Counter:Time|second[1] ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.777      ;
; -1.742 ; Time_Counter:Time|second[1] ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.777      ;
; -1.742 ; Time_Counter:Time|second[1] ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.777      ;
; -1.742 ; Time_Counter:Time|second[1] ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.777      ;
; -1.742 ; Time_Counter:Time|second[1] ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.777      ;
; -1.723 ; Time_Counter:Time|minute[1] ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.759      ;
; -1.723 ; Time_Counter:Time|minute[1] ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.759      ;
; -1.723 ; Time_Counter:Time|minute[1] ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.759      ;
; -1.723 ; Time_Counter:Time|minute[1] ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.759      ;
; -1.723 ; Time_Counter:Time|minute[1] ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.759      ;
; -1.723 ; Time_Counter:Time|minute[1] ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.759      ;
; -1.703 ; Time_Counter:Time|second[2] ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.738      ;
; -1.703 ; Time_Counter:Time|second[2] ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.738      ;
; -1.703 ; Time_Counter:Time|second[2] ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.738      ;
; -1.703 ; Time_Counter:Time|second[2] ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.738      ;
; -1.703 ; Time_Counter:Time|second[2] ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.738      ;
; -1.703 ; Time_Counter:Time|second[2] ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.738      ;
; -1.630 ; Time_Counter:Time|second[1] ; Time_Counter:Time|minute[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.665      ;
; -1.630 ; Time_Counter:Time|second[1] ; Time_Counter:Time|minute[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.665      ;
; -1.630 ; Time_Counter:Time|second[1] ; Time_Counter:Time|minute[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.665      ;
; -1.630 ; Time_Counter:Time|second[1] ; Time_Counter:Time|minute[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.665      ;
; -1.630 ; Time_Counter:Time|second[1] ; Time_Counter:Time|minute[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.665      ;
; -1.630 ; Time_Counter:Time|second[1] ; Time_Counter:Time|minute[0] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.665      ;
; -1.591 ; Time_Counter:Time|second[2] ; Time_Counter:Time|minute[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.626      ;
; -1.591 ; Time_Counter:Time|second[2] ; Time_Counter:Time|minute[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.626      ;
; -1.591 ; Time_Counter:Time|second[2] ; Time_Counter:Time|minute[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.626      ;
; -1.591 ; Time_Counter:Time|second[2] ; Time_Counter:Time|minute[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.626      ;
; -1.591 ; Time_Counter:Time|second[2] ; Time_Counter:Time|minute[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.626      ;
; -1.591 ; Time_Counter:Time|second[2] ; Time_Counter:Time|minute[0] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.626      ;
; -1.575 ; Time_Counter:Time|minute[2] ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.611      ;
; -1.575 ; Time_Counter:Time|minute[2] ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.611      ;
; -1.575 ; Time_Counter:Time|minute[2] ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.611      ;
; -1.575 ; Time_Counter:Time|minute[2] ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.611      ;
; -1.575 ; Time_Counter:Time|minute[2] ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.611      ;
; -1.575 ; Time_Counter:Time|minute[2] ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.611      ;
; -1.561 ; Time_Counter:Time|second[0] ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.596      ;
; -1.561 ; Time_Counter:Time|second[0] ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.596      ;
; -1.561 ; Time_Counter:Time|second[0] ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.596      ;
; -1.561 ; Time_Counter:Time|second[0] ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.596      ;
; -1.561 ; Time_Counter:Time|second[0] ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.596      ;
; -1.561 ; Time_Counter:Time|second[0] ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.596      ;
; -1.546 ; Time_Counter:Time|second[1] ; Time_Counter:Time|second[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.582      ;
; -1.545 ; Time_Counter:Time|second[1] ; Time_Counter:Time|second[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.581      ;
; -1.507 ; Time_Counter:Time|second[2] ; Time_Counter:Time|second[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.543      ;
; -1.506 ; Time_Counter:Time|second[2] ; Time_Counter:Time|second[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.542      ;
; -1.458 ; Time_Counter:Time|minute[3] ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.494      ;
; -1.458 ; Time_Counter:Time|minute[3] ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.494      ;
; -1.458 ; Time_Counter:Time|minute[3] ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.494      ;
; -1.458 ; Time_Counter:Time|minute[3] ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.494      ;
; -1.458 ; Time_Counter:Time|minute[3] ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.494      ;
; -1.458 ; Time_Counter:Time|minute[3] ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.494      ;
; -1.449 ; Time_Counter:Time|second[0] ; Time_Counter:Time|minute[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.484      ;
; -1.449 ; Time_Counter:Time|second[0] ; Time_Counter:Time|minute[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.484      ;
; -1.449 ; Time_Counter:Time|second[0] ; Time_Counter:Time|minute[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.484      ;
; -1.449 ; Time_Counter:Time|second[0] ; Time_Counter:Time|minute[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.484      ;
; -1.449 ; Time_Counter:Time|second[0] ; Time_Counter:Time|minute[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.484      ;
; -1.449 ; Time_Counter:Time|second[0] ; Time_Counter:Time|minute[0] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.484      ;
; -1.447 ; Time_Counter:Time|second[4] ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.482      ;
; -1.447 ; Time_Counter:Time|second[4] ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.482      ;
; -1.447 ; Time_Counter:Time|second[4] ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.482      ;
; -1.447 ; Time_Counter:Time|second[4] ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.482      ;
; -1.447 ; Time_Counter:Time|second[4] ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.482      ;
; -1.447 ; Time_Counter:Time|second[4] ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.482      ;
; -1.435 ; Time_Counter:Time|second[5] ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.470      ;
; -1.435 ; Time_Counter:Time|second[5] ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.470      ;
; -1.435 ; Time_Counter:Time|second[5] ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.470      ;
; -1.435 ; Time_Counter:Time|second[5] ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.470      ;
; -1.435 ; Time_Counter:Time|second[5] ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.470      ;
; -1.435 ; Time_Counter:Time|second[5] ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.470      ;
; -1.402 ; Time_Counter:Time|hour[0]   ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.438      ;
; -1.379 ; Time_Counter:Time|minute[5] ; Time_Counter:Time|minute[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.415      ;
; -1.365 ; Time_Counter:Time|second[0] ; Time_Counter:Time|second[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.401      ;
; -1.364 ; Time_Counter:Time|second[0] ; Time_Counter:Time|second[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.400      ;
; -1.353 ; Time_Counter:Time|minute[0] ; Time_Counter:Time|minute[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.389      ;
; -1.331 ; Time_Counter:Time|second[3] ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.366      ;
; -1.331 ; Time_Counter:Time|second[3] ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.366      ;
; -1.331 ; Time_Counter:Time|second[3] ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.366      ;
; -1.331 ; Time_Counter:Time|second[3] ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.366      ;
; -1.331 ; Time_Counter:Time|second[3] ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.366      ;
; -1.331 ; Time_Counter:Time|second[3] ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.366      ;
; -1.329 ; Time_Counter:Time|hour[0]   ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.365      ;
; -1.326 ; Time_Counter:Time|hour[1]   ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 2.362      ;
; -1.323 ; Time_Counter:Time|second[5] ; Time_Counter:Time|minute[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.358      ;
; -1.323 ; Time_Counter:Time|second[5] ; Time_Counter:Time|minute[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.358      ;
; -1.323 ; Time_Counter:Time|second[5] ; Time_Counter:Time|minute[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.358      ;
; -1.323 ; Time_Counter:Time|second[5] ; Time_Counter:Time|minute[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.358      ;
; -1.323 ; Time_Counter:Time|second[5] ; Time_Counter:Time|minute[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 2.358      ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                      ;
+--------+-------------------------------------+-------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -2.528 ; div_50MHz_clock:div_clock|clk_1Hz   ; div_50MHz_clock:div_clock|clk_1Hz   ; div_50MHz_clock:div_clock|clk_1Hz ; clock       ; 0.000        ; 2.669      ; 0.657      ;
; -2.028 ; div_50MHz_clock:div_clock|clk_1Hz   ; div_50MHz_clock:div_clock|clk_1Hz   ; div_50MHz_clock:div_clock|clk_1Hz ; clock       ; -0.500       ; 2.669      ; 0.657      ;
; 0.799  ; div_50MHz_clock:div_clock|count[0]  ; div_50MHz_clock:div_clock|count[0]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; div_50MHz_clock:div_clock|count[3]  ; div_50MHz_clock:div_clock|count[3]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.065      ;
; 0.802  ; div_50MHz_clock:div_clock|count[5]  ; div_50MHz_clock:div_clock|count[5]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; div_50MHz_clock:div_clock|count[7]  ; div_50MHz_clock:div_clock|count[7]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; div_50MHz_clock:div_clock|count[21] ; div_50MHz_clock:div_clock|count[21] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[16] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[19] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.813  ; div_50MHz_clock:div_clock|count[23] ; div_50MHz_clock:div_clock|count[23] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.079      ;
; 0.815  ; div_50MHz_clock:div_clock|count[9]  ; div_50MHz_clock:div_clock|count[9]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.081      ;
; 0.815  ; div_50MHz_clock:div_clock|count[10] ; div_50MHz_clock:div_clock|count[10] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.081      ;
; 0.815  ; div_50MHz_clock:div_clock|count[11] ; div_50MHz_clock:div_clock|count[11] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.081      ;
; 0.832  ; div_50MHz_clock:div_clock|count[1]  ; div_50MHz_clock:div_clock|count[1]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.098      ;
; 0.832  ; div_50MHz_clock:div_clock|count[2]  ; div_50MHz_clock:div_clock|count[2]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.098      ;
; 0.838  ; div_50MHz_clock:div_clock|count[4]  ; div_50MHz_clock:div_clock|count[4]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; div_50MHz_clock:div_clock|count[24] ; div_50MHz_clock:div_clock|count[24] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.104      ;
; 0.841  ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[6]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.107      ;
; 0.842  ; div_50MHz_clock:div_clock|count[8]  ; div_50MHz_clock:div_clock|count[8]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; div_50MHz_clock:div_clock|count[18] ; div_50MHz_clock:div_clock|count[18] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.108      ;
; 0.846  ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[15] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.112      ;
; 0.849  ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[17] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.115      ;
; 0.978  ; div_50MHz_clock:div_clock|count[22] ; div_50MHz_clock:div_clock|count[22] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.244      ;
; 0.979  ; div_50MHz_clock:div_clock|count[20] ; div_50MHz_clock:div_clock|count[20] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.245      ;
; 1.182  ; div_50MHz_clock:div_clock|count[0]  ; div_50MHz_clock:div_clock|count[1]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.448      ;
; 1.185  ; div_50MHz_clock:div_clock|count[5]  ; div_50MHz_clock:div_clock|count[6]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.451      ;
; 1.188  ; div_50MHz_clock:div_clock|count[7]  ; div_50MHz_clock:div_clock|count[8]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.454      ;
; 1.188  ; div_50MHz_clock:div_clock|count[21] ; div_50MHz_clock:div_clock|count[22] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.454      ;
; 1.189  ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[17] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.196  ; div_50MHz_clock:div_clock|count[23] ; div_50MHz_clock:div_clock|count[24] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.462      ;
; 1.198  ; div_50MHz_clock:div_clock|count[9]  ; div_50MHz_clock:div_clock|count[10] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.464      ;
; 1.198  ; div_50MHz_clock:div_clock|count[10] ; div_50MHz_clock:div_clock|count[11] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.464      ;
; 1.218  ; div_50MHz_clock:div_clock|count[2]  ; div_50MHz_clock:div_clock|count[3]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.484      ;
; 1.218  ; div_50MHz_clock:div_clock|count[1]  ; div_50MHz_clock:div_clock|count[2]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.484      ;
; 1.224  ; div_50MHz_clock:div_clock|count[4]  ; div_50MHz_clock:div_clock|count[5]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.490      ;
; 1.227  ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[7]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.493      ;
; 1.228  ; div_50MHz_clock:div_clock|count[18] ; div_50MHz_clock:div_clock|count[19] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.494      ;
; 1.228  ; div_50MHz_clock:div_clock|count[8]  ; div_50MHz_clock:div_clock|count[9]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.494      ;
; 1.232  ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[16] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.498      ;
; 1.235  ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[18] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.501      ;
; 1.253  ; div_50MHz_clock:div_clock|count[0]  ; div_50MHz_clock:div_clock|count[2]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.519      ;
; 1.256  ; div_50MHz_clock:div_clock|count[5]  ; div_50MHz_clock:div_clock|count[7]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.522      ;
; 1.259  ; div_50MHz_clock:div_clock|count[21] ; div_50MHz_clock:div_clock|count[23] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.525      ;
; 1.259  ; div_50MHz_clock:div_clock|count[7]  ; div_50MHz_clock:div_clock|count[9]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.525      ;
; 1.260  ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[18] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.269  ; div_50MHz_clock:div_clock|count[9]  ; div_50MHz_clock:div_clock|count[11] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.535      ;
; 1.274  ; div_50MHz_clock:div_clock|count[3]  ; div_50MHz_clock:div_clock|count[4]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.540      ;
; 1.281  ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[20] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.547      ;
; 1.289  ; div_50MHz_clock:div_clock|count[1]  ; div_50MHz_clock:div_clock|count[3]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.555      ;
; 1.295  ; div_50MHz_clock:div_clock|count[4]  ; div_50MHz_clock:div_clock|count[6]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.561      ;
; 1.298  ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[8]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.564      ;
; 1.299  ; div_50MHz_clock:div_clock|count[8]  ; div_50MHz_clock:div_clock|count[10] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.565      ;
; 1.303  ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[17] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.569      ;
; 1.306  ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[19] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.572      ;
; 1.324  ; div_50MHz_clock:div_clock|count[0]  ; div_50MHz_clock:div_clock|count[3]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.590      ;
; 1.327  ; div_50MHz_clock:div_clock|count[5]  ; div_50MHz_clock:div_clock|count[8]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.593      ;
; 1.330  ; div_50MHz_clock:div_clock|count[21] ; div_50MHz_clock:div_clock|count[24] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.596      ;
; 1.330  ; div_50MHz_clock:div_clock|count[7]  ; div_50MHz_clock:div_clock|count[10] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.596      ;
; 1.331  ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[19] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.597      ;
; 1.345  ; div_50MHz_clock:div_clock|count[3]  ; div_50MHz_clock:div_clock|count[5]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.611      ;
; 1.352  ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[21] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.618      ;
; 1.361  ; div_50MHz_clock:div_clock|count[22] ; div_50MHz_clock:div_clock|count[23] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.627      ;
; 1.362  ; div_50MHz_clock:div_clock|count[20] ; div_50MHz_clock:div_clock|count[21] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.628      ;
; 1.366  ; div_50MHz_clock:div_clock|count[4]  ; div_50MHz_clock:div_clock|count[7]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.632      ;
; 1.369  ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[9]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.635      ;
; 1.370  ; div_50MHz_clock:div_clock|count[8]  ; div_50MHz_clock:div_clock|count[11] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.636      ;
; 1.374  ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[18] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.640      ;
; 1.377  ; div_50MHz_clock:div_clock|count[2]  ; div_50MHz_clock:div_clock|count[4]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.643      ;
; 1.387  ; div_50MHz_clock:div_clock|count[18] ; div_50MHz_clock:div_clock|count[20] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.653      ;
; 1.398  ; div_50MHz_clock:div_clock|count[5]  ; div_50MHz_clock:div_clock|count[9]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.664      ;
; 1.401  ; div_50MHz_clock:div_clock|count[7]  ; div_50MHz_clock:div_clock|count[11] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.667      ;
; 1.416  ; div_50MHz_clock:div_clock|count[3]  ; div_50MHz_clock:div_clock|count[6]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.682      ;
; 1.423  ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[22] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.689      ;
; 1.432  ; div_50MHz_clock:div_clock|count[22] ; div_50MHz_clock:div_clock|count[24] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.698      ;
; 1.433  ; div_50MHz_clock:div_clock|count[20] ; div_50MHz_clock:div_clock|count[22] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.699      ;
; 1.437  ; div_50MHz_clock:div_clock|count[4]  ; div_50MHz_clock:div_clock|count[8]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.703      ;
; 1.440  ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[10] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.706      ;
; 1.445  ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[19] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.711      ;
; 1.448  ; div_50MHz_clock:div_clock|count[2]  ; div_50MHz_clock:div_clock|count[5]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.714      ;
; 1.448  ; div_50MHz_clock:div_clock|count[1]  ; div_50MHz_clock:div_clock|count[4]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.714      ;
; 1.458  ; div_50MHz_clock:div_clock|count[18] ; div_50MHz_clock:div_clock|count[21] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.724      ;
; 1.465  ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[20] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.731      ;
; 1.469  ; div_50MHz_clock:div_clock|count[5]  ; div_50MHz_clock:div_clock|count[10] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.735      ;
; 1.483  ; div_50MHz_clock:div_clock|count[0]  ; div_50MHz_clock:div_clock|count[4]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.749      ;
; 1.487  ; div_50MHz_clock:div_clock|count[3]  ; div_50MHz_clock:div_clock|count[7]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.753      ;
; 1.490  ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[20] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.756      ;
; 1.494  ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[23] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.760      ;
; 1.497  ; div_50MHz_clock:div_clock|count[11] ; div_50MHz_clock:div_clock|count[15] ; clock                             ; clock       ; 0.000        ; 0.006      ; 1.769      ;
; 1.504  ; div_50MHz_clock:div_clock|count[20] ; div_50MHz_clock:div_clock|count[23] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.770      ;
; 1.508  ; div_50MHz_clock:div_clock|count[4]  ; div_50MHz_clock:div_clock|count[9]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.774      ;
; 1.511  ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[11] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.777      ;
; 1.519  ; div_50MHz_clock:div_clock|count[2]  ; div_50MHz_clock:div_clock|count[6]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.785      ;
; 1.519  ; div_50MHz_clock:div_clock|count[1]  ; div_50MHz_clock:div_clock|count[5]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.785      ;
; 1.529  ; div_50MHz_clock:div_clock|count[18] ; div_50MHz_clock:div_clock|count[22] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.795      ;
; 1.536  ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[21] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.802      ;
; 1.540  ; div_50MHz_clock:div_clock|count[5]  ; div_50MHz_clock:div_clock|count[11] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.806      ;
; 1.551  ; div_50MHz_clock:div_clock|count[10] ; div_50MHz_clock:div_clock|count[15] ; clock                             ; clock       ; 0.000        ; 0.006      ; 1.823      ;
; 1.554  ; div_50MHz_clock:div_clock|count[0]  ; div_50MHz_clock:div_clock|count[5]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.820      ;
; 1.558  ; div_50MHz_clock:div_clock|count[3]  ; div_50MHz_clock:div_clock|count[8]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.824      ;
; 1.561  ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[21] ; clock                             ; clock       ; 0.000        ; 0.000      ; 1.827      ;
+--------+-------------------------------------+-------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'div_50MHz_clock:div_clock|clk_1Hz'                                                                                                                               ;
+-------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.935 ; Time_Counter:Time|minute[5] ; Time_Counter:Time|minute[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.201      ;
; 0.942 ; Time_Counter:Time|second[5] ; Time_Counter:Time|second[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.208      ;
; 1.208 ; Time_Counter:Time|second[4] ; Time_Counter:Time|second[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.474      ;
; 1.221 ; Time_Counter:Time|minute[3] ; Time_Counter:Time|minute[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.487      ;
; 1.228 ; Time_Counter:Time|minute[1] ; Time_Counter:Time|minute[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.494      ;
; 1.239 ; Time_Counter:Time|hour[5]   ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.505      ;
; 1.249 ; Time_Counter:Time|hour[4]   ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.515      ;
; 1.250 ; Time_Counter:Time|hour[4]   ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.516      ;
; 1.250 ; Time_Counter:Time|hour[4]   ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.516      ;
; 1.251 ; Time_Counter:Time|hour[4]   ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.517      ;
; 1.251 ; Time_Counter:Time|hour[4]   ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.517      ;
; 1.252 ; Time_Counter:Time|hour[4]   ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.518      ;
; 1.301 ; Time_Counter:Time|hour[5]   ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.567      ;
; 1.302 ; Time_Counter:Time|hour[5]   ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.568      ;
; 1.302 ; Time_Counter:Time|hour[5]   ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.568      ;
; 1.303 ; Time_Counter:Time|hour[5]   ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.569      ;
; 1.304 ; Time_Counter:Time|hour[5]   ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.570      ;
; 1.334 ; Time_Counter:Time|minute[2] ; Time_Counter:Time|minute[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.600      ;
; 1.346 ; Time_Counter:Time|hour[3]   ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.612      ;
; 1.349 ; Time_Counter:Time|hour[1]   ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.615      ;
; 1.362 ; Time_Counter:Time|hour[2]   ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.628      ;
; 1.363 ; Time_Counter:Time|hour[2]   ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.629      ;
; 1.363 ; Time_Counter:Time|hour[2]   ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.629      ;
; 1.364 ; Time_Counter:Time|hour[2]   ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.630      ;
; 1.364 ; Time_Counter:Time|hour[2]   ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.630      ;
; 1.365 ; Time_Counter:Time|hour[2]   ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.631      ;
; 1.392 ; Time_Counter:Time|second[1] ; Time_Counter:Time|second[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.658      ;
; 1.395 ; Time_Counter:Time|minute[0] ; Time_Counter:Time|minute[0] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.661      ;
; 1.396 ; Time_Counter:Time|minute[4] ; Time_Counter:Time|minute[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.662      ;
; 1.400 ; Time_Counter:Time|second[3] ; Time_Counter:Time|second[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.666      ;
; 1.434 ; Time_Counter:Time|minute[4] ; Time_Counter:Time|minute[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.700      ;
; 1.434 ; Time_Counter:Time|minute[4] ; Time_Counter:Time|minute[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.700      ;
; 1.436 ; Time_Counter:Time|minute[4] ; Time_Counter:Time|minute[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.702      ;
; 1.437 ; Time_Counter:Time|minute[4] ; Time_Counter:Time|minute[0] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.703      ;
; 1.488 ; Time_Counter:Time|second[2] ; Time_Counter:Time|second[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.754      ;
; 1.501 ; Time_Counter:Time|hour[0]   ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.767      ;
; 1.509 ; Time_Counter:Time|hour[1]   ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.775      ;
; 1.510 ; Time_Counter:Time|hour[1]   ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.776      ;
; 1.511 ; Time_Counter:Time|hour[1]   ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.777      ;
; 1.511 ; Time_Counter:Time|hour[1]   ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.777      ;
; 1.512 ; Time_Counter:Time|second[0] ; Time_Counter:Time|second[0] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.778      ;
; 1.512 ; Time_Counter:Time|hour[1]   ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.778      ;
; 1.576 ; Time_Counter:Time|minute[4] ; Time_Counter:Time|minute[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.842      ;
; 1.583 ; Time_Counter:Time|minute[3] ; Time_Counter:Time|minute[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.849      ;
; 1.583 ; Time_Counter:Time|minute[3] ; Time_Counter:Time|minute[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.849      ;
; 1.583 ; Time_Counter:Time|second[4] ; Time_Counter:Time|second[0] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.849      ;
; 1.584 ; Time_Counter:Time|minute[3] ; Time_Counter:Time|minute[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.850      ;
; 1.586 ; Time_Counter:Time|minute[3] ; Time_Counter:Time|minute[0] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.852      ;
; 1.592 ; Time_Counter:Time|second[4] ; Time_Counter:Time|second[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.858      ;
; 1.593 ; Time_Counter:Time|second[4] ; Time_Counter:Time|second[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.859      ;
; 1.595 ; Time_Counter:Time|second[4] ; Time_Counter:Time|second[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.861      ;
; 1.595 ; Time_Counter:Time|second[4] ; Time_Counter:Time|second[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.861      ;
; 1.596 ; Time_Counter:Time|minute[2] ; Time_Counter:Time|minute[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.862      ;
; 1.600 ; Time_Counter:Time|minute[0] ; Time_Counter:Time|minute[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.866      ;
; 1.643 ; Time_Counter:Time|second[3] ; Time_Counter:Time|second[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.909      ;
; 1.653 ; Time_Counter:Time|hour[3]   ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.919      ;
; 1.653 ; Time_Counter:Time|hour[3]   ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.919      ;
; 1.654 ; Time_Counter:Time|hour[3]   ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.920      ;
; 1.654 ; Time_Counter:Time|hour[3]   ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.920      ;
; 1.655 ; Time_Counter:Time|hour[3]   ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.921      ;
; 1.658 ; Time_Counter:Time|second[3] ; Time_Counter:Time|second[0] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.924      ;
; 1.664 ; Time_Counter:Time|second[2] ; Time_Counter:Time|second[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.930      ;
; 1.668 ; Time_Counter:Time|second[3] ; Time_Counter:Time|second[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.934      ;
; 1.670 ; Time_Counter:Time|second[3] ; Time_Counter:Time|second[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.936      ;
; 1.682 ; Time_Counter:Time|minute[1] ; Time_Counter:Time|minute[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.948      ;
; 1.700 ; Time_Counter:Time|minute[2] ; Time_Counter:Time|minute[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.966      ;
; 1.700 ; Time_Counter:Time|minute[2] ; Time_Counter:Time|minute[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.966      ;
; 1.701 ; Time_Counter:Time|minute[2] ; Time_Counter:Time|minute[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.967      ;
; 1.703 ; Time_Counter:Time|minute[2] ; Time_Counter:Time|minute[0] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.969      ;
; 1.715 ; Time_Counter:Time|second[3] ; Time_Counter:Time|second[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.981      ;
; 1.725 ; Time_Counter:Time|minute[3] ; Time_Counter:Time|minute[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.991      ;
; 1.727 ; Time_Counter:Time|second[5] ; Time_Counter:Time|second[0] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.993      ;
; 1.732 ; Time_Counter:Time|minute[1] ; Time_Counter:Time|minute[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.998      ;
; 1.736 ; Time_Counter:Time|second[2] ; Time_Counter:Time|second[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 2.002      ;
; 1.736 ; Time_Counter:Time|second[2] ; Time_Counter:Time|second[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 2.002      ;
; 1.737 ; Time_Counter:Time|hour[0]   ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 2.003      ;
; 1.737 ; Time_Counter:Time|second[5] ; Time_Counter:Time|second[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 2.003      ;
; 1.739 ; Time_Counter:Time|second[5] ; Time_Counter:Time|second[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 2.005      ;
; 1.739 ; Time_Counter:Time|second[5] ; Time_Counter:Time|second[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 2.005      ;
; 1.742 ; Time_Counter:Time|minute[0] ; Time_Counter:Time|minute[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 2.008      ;
; 1.767 ; Time_Counter:Time|second[0] ; Time_Counter:Time|second[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 2.033      ;
; 1.777 ; Time_Counter:Time|second[1] ; Time_Counter:Time|second[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 2.043      ;
; 1.792 ; Time_Counter:Time|minute[0] ; Time_Counter:Time|minute[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 2.058      ;
; 1.823 ; Time_Counter:Time|minute[1] ; Time_Counter:Time|minute[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 2.089      ;
; 1.837 ; Time_Counter:Time|second[0] ; Time_Counter:Time|second[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 2.103      ;
; 1.849 ; Time_Counter:Time|minute[1] ; Time_Counter:Time|minute[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 2.115      ;
; 1.849 ; Time_Counter:Time|second[1] ; Time_Counter:Time|second[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 2.115      ;
; 1.849 ; Time_Counter:Time|second[1] ; Time_Counter:Time|second[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 2.115      ;
; 1.851 ; Time_Counter:Time|minute[1] ; Time_Counter:Time|minute[0] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 2.117      ;
; 1.861 ; Time_Counter:Time|hour[0]   ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 2.127      ;
; 1.862 ; Time_Counter:Time|hour[0]   ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 2.128      ;
; 1.863 ; Time_Counter:Time|hour[0]   ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 2.129      ;
; 1.864 ; Time_Counter:Time|hour[0]   ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 2.130      ;
; 1.865 ; Time_Counter:Time|second[0] ; Time_Counter:Time|second[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 2.131      ;
; 1.865 ; Time_Counter:Time|second[0] ; Time_Counter:Time|second[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 2.131      ;
; 1.883 ; Time_Counter:Time|minute[0] ; Time_Counter:Time|minute[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 2.149      ;
; 1.909 ; Time_Counter:Time|second[0] ; Time_Counter:Time|second[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 2.175      ;
; 1.913 ; Time_Counter:Time|second[1] ; Time_Counter:Time|second[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 2.179      ;
; 1.949 ; Time_Counter:Time|second[4] ; Time_Counter:Time|minute[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; -0.001     ; 2.214      ;
; 1.949 ; Time_Counter:Time|second[4] ; Time_Counter:Time|minute[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; -0.001     ; 2.214      ;
+-------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock ; Rise       ; clock                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~clkctrl|inclk[0]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~clkctrl|inclk[0]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~clkctrl|outclk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~clkctrl|outclk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|clk_1Hz|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|clk_1Hz|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[10]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[10]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[11]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[11]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[12]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[12]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[13]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[13]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[14]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[14]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[15]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[15]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[16]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[16]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[17]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[17]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[18]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[18]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[19]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[19]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[20]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[20]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[21]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[21]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[22]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[22]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[23]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[23]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[24]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[24]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[4]|clk              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'div_50MHz_clock:div_clock|clk_1Hz'                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|hour[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|hour[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|hour[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|hour[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|hour[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|hour[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|hour[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|hour[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|hour[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|hour[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|hour[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|hour[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|minute[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|minute[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|minute[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|minute[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|minute[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|minute[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|minute[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|minute[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|minute[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|minute[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|minute[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|minute[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|second[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|second[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|second[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|second[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|second[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|second[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|second[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|second[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|second[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|second[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|second[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|second[5]        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|hour[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|hour[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|hour[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|hour[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|hour[2]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|hour[2]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|hour[3]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|hour[3]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|hour[4]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|hour[4]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|hour[5]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|hour[5]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|minute[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|minute[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|minute[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|minute[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|minute[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|minute[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|minute[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|minute[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|minute[4]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|minute[4]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|minute[5]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|minute[5]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|second[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|second[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|second[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|second[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|second[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|second[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|second[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|second[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|second[4]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|second[4]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|second[5]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|second[5]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; div_clock|clk_1Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; div_clock|clk_1Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; div_clock|clk_1Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; div_clock|clk_1Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; div_clock|clk_1Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; div_clock|clk_1Hz~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-------------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port         ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-------------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; config_en         ; div_50MHz_clock:div_clock|clk_1Hz ; 5.293 ; 5.293 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hour_config[*]    ; div_50MHz_clock:div_clock|clk_1Hz ; 6.122 ; 6.122 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; 3.332 ; 3.332 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; 3.228 ; 3.228 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; 3.264 ; 3.264 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; 5.755 ; 5.755 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; 5.694 ; 5.694 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; 6.122 ; 6.122 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; minute_config[*]  ; div_50MHz_clock:div_clock|clk_1Hz ; 6.395 ; 6.395 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[0] ; div_50MHz_clock:div_clock|clk_1Hz ; 3.253 ; 3.253 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[1] ; div_50MHz_clock:div_clock|clk_1Hz ; 3.270 ; 3.270 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[2] ; div_50MHz_clock:div_clock|clk_1Hz ; 6.283 ; 6.283 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[3] ; div_50MHz_clock:div_clock|clk_1Hz ; 6.056 ; 6.056 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[4] ; div_50MHz_clock:div_clock|clk_1Hz ; 6.304 ; 6.304 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[5] ; div_50MHz_clock:div_clock|clk_1Hz ; 6.395 ; 6.395 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; second_config[*]  ; div_50MHz_clock:div_clock|clk_1Hz ; 6.470 ; 6.470 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[0] ; div_50MHz_clock:div_clock|clk_1Hz ; 3.108 ; 3.108 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[1] ; div_50MHz_clock:div_clock|clk_1Hz ; 3.222 ; 3.222 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[2] ; div_50MHz_clock:div_clock|clk_1Hz ; 6.470 ; 6.470 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[3] ; div_50MHz_clock:div_clock|clk_1Hz ; 6.385 ; 6.385 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[4] ; div_50MHz_clock:div_clock|clk_1Hz ; 6.147 ; 6.147 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[5] ; div_50MHz_clock:div_clock|clk_1Hz ; 6.092 ; 6.092 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
+-------------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-------------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port         ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-------------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; config_en         ; div_50MHz_clock:div_clock|clk_1Hz ; -3.902 ; -3.902 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hour_config[*]    ; div_50MHz_clock:div_clock|clk_1Hz ; -2.998 ; -2.998 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; -3.102 ; -3.102 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; -2.998 ; -2.998 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; -3.034 ; -3.034 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; -3.103 ; -3.103 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; -3.109 ; -3.109 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; -4.731 ; -4.731 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; minute_config[*]  ; div_50MHz_clock:div_clock|clk_1Hz ; -3.006 ; -3.006 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[0] ; div_50MHz_clock:div_clock|clk_1Hz ; -3.023 ; -3.023 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[1] ; div_50MHz_clock:div_clock|clk_1Hz ; -3.040 ; -3.040 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[2] ; div_50MHz_clock:div_clock|clk_1Hz ; -3.035 ; -3.035 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[3] ; div_50MHz_clock:div_clock|clk_1Hz ; -3.320 ; -3.320 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[4] ; div_50MHz_clock:div_clock|clk_1Hz ; -3.006 ; -3.006 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[5] ; div_50MHz_clock:div_clock|clk_1Hz ; -3.252 ; -3.252 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; second_config[*]  ; div_50MHz_clock:div_clock|clk_1Hz ; -2.869 ; -2.869 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[0] ; div_50MHz_clock:div_clock|clk_1Hz ; -2.878 ; -2.878 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[1] ; div_50MHz_clock:div_clock|clk_1Hz ; -2.992 ; -2.992 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[2] ; div_50MHz_clock:div_clock|clk_1Hz ; -3.273 ; -3.273 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[3] ; div_50MHz_clock:div_clock|clk_1Hz ; -3.188 ; -3.188 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[4] ; div_50MHz_clock:div_clock|clk_1Hz ; -3.232 ; -3.232 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[5] ; div_50MHz_clock:div_clock|clk_1Hz ; -2.869 ; -2.869 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
+-------------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; hex0[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 10.498 ; 10.498 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 10.407 ; 10.407 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 10.498 ; 10.498 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.872  ; 8.872  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 10.387 ; 10.387 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.072  ; 9.072  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 10.422 ; 10.422 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 10.365 ; 10.365 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex1[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 9.721  ; 9.721  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.721  ; 9.721  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.579  ; 9.579  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.195  ; 8.195  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.721  ; 9.721  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.383  ; 9.383  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.455  ; 9.455  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.108  ; 8.108  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex2[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 10.418 ; 10.418 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 10.143 ; 10.143 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.884  ; 9.884  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.723  ; 8.723  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 10.389 ; 10.389 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.524  ; 8.524  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 10.418 ; 10.418 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 10.146 ; 10.146 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex3[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 9.455  ; 9.455  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.455  ; 9.455  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.974  ; 8.974  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.398  ; 8.398  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.455  ; 9.455  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.984  ; 8.984  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.222  ; 9.222  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.187  ; 8.187  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex4[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 9.803  ; 9.803  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.587  ; 9.587  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.531  ; 9.531  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.198  ; 9.198  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.184  ; 9.184  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.167  ; 9.167  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.803  ; 9.803  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.157  ; 9.157  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex5[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 9.058  ; 9.058  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.025  ; 9.025  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.915  ; 8.915  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.331  ; 8.331  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.025  ; 9.025  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.916  ; 8.916  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.058  ; 9.058  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.025  ; 8.025  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; hex0[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 7.462 ; 7.462 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.729 ; 7.729 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.589 ; 7.589 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.462 ; 7.462 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.711 ; 7.711 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.472 ; 7.472 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.754 ; 7.754 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.697 ; 7.697 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex1[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 7.663 ; 7.663 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.464 ; 8.464 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.851 ; 7.851 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.879 ; 7.879 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.464 ; 8.464 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.663 ; 7.663 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.201 ; 8.201 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.803 ; 7.803 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex2[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 7.576 ; 7.576 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.862 ; 7.862 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.815 ; 7.815 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.842 ; 7.842 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.107 ; 8.107 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.576 ; 7.576 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.162 ; 8.162 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.862 ; 7.862 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex3[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 7.694 ; 7.694 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.595 ; 8.595 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.694 ; 7.694 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.794 ; 7.794 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.595 ; 8.595 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.700 ; 7.700 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.360 ; 8.360 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.008 ; 8.008 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex4[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 7.466 ; 7.466 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.911 ; 7.911 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.870 ; 7.870 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.570 ; 7.570 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.507 ; 7.507 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.466 ; 7.466 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.153 ; 8.153 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.500 ; 7.500 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex5[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 7.728 ; 7.728 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.925 ; 7.925 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.824 ; 7.824 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.775 ; 7.775 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.925 ; 7.925 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.825 ; 7.825 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.964 ; 7.964 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 7.728 ; 7.728 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------------+-------------+--------+----+----+--------+
; Input Port       ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------------+-------------+--------+----+----+--------+
; config_en        ; error       ; 9.801  ;    ;    ; 9.801  ;
; hour_config[3]   ; error       ; 10.268 ;    ;    ; 10.268 ;
; hour_config[4]   ; error       ; 10.207 ;    ;    ; 10.207 ;
; hour_config[5]   ; error       ; 10.635 ;    ;    ; 10.635 ;
; minute_config[2] ; error       ; 10.832 ;    ;    ; 10.832 ;
; minute_config[3] ; error       ; 10.605 ;    ;    ; 10.605 ;
; minute_config[4] ; error       ; 10.853 ;    ;    ; 10.853 ;
; minute_config[5] ; error       ; 10.944 ;    ;    ; 10.944 ;
; second_config[2] ; error       ; 10.975 ;    ;    ; 10.975 ;
; second_config[3] ; error       ; 10.890 ;    ;    ; 10.890 ;
; second_config[4] ; error       ; 10.652 ;    ;    ; 10.652 ;
; second_config[5] ; error       ; 10.597 ;    ;    ; 10.597 ;
+------------------+-------------+--------+----+----+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------------+-------------+--------+----+----+--------+
; Input Port       ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------------+-------------+--------+----+----+--------+
; config_en        ; error       ; 9.801  ;    ;    ; 9.801  ;
; hour_config[3]   ; error       ; 10.268 ;    ;    ; 10.268 ;
; hour_config[4]   ; error       ; 10.207 ;    ;    ; 10.207 ;
; hour_config[5]   ; error       ; 10.635 ;    ;    ; 10.635 ;
; minute_config[2] ; error       ; 10.832 ;    ;    ; 10.832 ;
; minute_config[3] ; error       ; 10.605 ;    ;    ; 10.605 ;
; minute_config[4] ; error       ; 10.853 ;    ;    ; 10.853 ;
; minute_config[5] ; error       ; 10.944 ;    ;    ; 10.944 ;
; second_config[2] ; error       ; 10.975 ;    ;    ; 10.975 ;
; second_config[3] ; error       ; 10.890 ;    ;    ; 10.890 ;
; second_config[4] ; error       ; 10.652 ;    ;    ; 10.652 ;
; second_config[5] ; error       ; 10.597 ;    ;    ; 10.597 ;
+------------------+-------------+--------+----+----+--------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock                             ; -0.778 ; -17.255       ;
; div_50MHz_clock:div_clock|clk_1Hz ; -0.355 ; -4.024        ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock                             ; -1.572 ; -1.572        ;
; div_50MHz_clock:div_clock|clk_1Hz ; 0.413  ; 0.000         ;
+-----------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock                             ; -1.380 ; -27.380       ;
; div_50MHz_clock:div_clock|clk_1Hz ; -0.500 ; -18.000       ;
+-----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.778 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[15] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.810      ;
; -0.778 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[16] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.810      ;
; -0.778 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[17] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.810      ;
; -0.778 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[18] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.810      ;
; -0.778 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[19] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.810      ;
; -0.778 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[20] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.810      ;
; -0.778 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[22] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.810      ;
; -0.778 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[23] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.810      ;
; -0.778 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[21] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.810      ;
; -0.778 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[24] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.810      ;
; -0.736 ; div_50MHz_clock:div_clock|count[0]  ; div_50MHz_clock:div_clock|count[14] ; clock        ; clock       ; 1.000        ; -0.001     ; 1.767      ;
; -0.714 ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[15] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.746      ;
; -0.714 ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[16] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.746      ;
; -0.714 ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[17] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.746      ;
; -0.714 ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[18] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.746      ;
; -0.714 ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[19] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.746      ;
; -0.714 ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[20] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.746      ;
; -0.714 ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[22] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.746      ;
; -0.714 ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[23] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.746      ;
; -0.714 ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[21] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.746      ;
; -0.714 ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[24] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.746      ;
; -0.714 ; div_50MHz_clock:div_clock|count[1]  ; div_50MHz_clock:div_clock|count[14] ; clock        ; clock       ; 1.000        ; -0.001     ; 1.745      ;
; -0.698 ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[15] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.730      ;
; -0.698 ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[16] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.730      ;
; -0.698 ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[17] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.730      ;
; -0.698 ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[18] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.730      ;
; -0.698 ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[19] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.730      ;
; -0.698 ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[20] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.730      ;
; -0.698 ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[22] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.730      ;
; -0.698 ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[23] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.730      ;
; -0.698 ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[21] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.730      ;
; -0.698 ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[24] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.730      ;
; -0.694 ; div_50MHz_clock:div_clock|count[0]  ; div_50MHz_clock:div_clock|count[13] ; clock        ; clock       ; 1.000        ; -0.001     ; 1.725      ;
; -0.679 ; div_50MHz_clock:div_clock|count[2]  ; div_50MHz_clock:div_clock|count[14] ; clock        ; clock       ; 1.000        ; -0.001     ; 1.710      ;
; -0.672 ; div_50MHz_clock:div_clock|count[1]  ; div_50MHz_clock:div_clock|count[13] ; clock        ; clock       ; 1.000        ; -0.001     ; 1.703      ;
; -0.664 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[12] ; clock        ; clock       ; 1.000        ; -0.007     ; 1.689      ;
; -0.664 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[13] ; clock        ; clock       ; 1.000        ; -0.007     ; 1.689      ;
; -0.664 ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[14] ; clock        ; clock       ; 1.000        ; -0.007     ; 1.689      ;
; -0.644 ; div_50MHz_clock:div_clock|count[23] ; div_50MHz_clock:div_clock|count[15] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.676      ;
; -0.644 ; div_50MHz_clock:div_clock|count[23] ; div_50MHz_clock:div_clock|count[16] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.676      ;
; -0.644 ; div_50MHz_clock:div_clock|count[23] ; div_50MHz_clock:div_clock|count[17] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.676      ;
; -0.644 ; div_50MHz_clock:div_clock|count[23] ; div_50MHz_clock:div_clock|count[18] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.676      ;
; -0.644 ; div_50MHz_clock:div_clock|count[23] ; div_50MHz_clock:div_clock|count[19] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.676      ;
; -0.644 ; div_50MHz_clock:div_clock|count[23] ; div_50MHz_clock:div_clock|count[20] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.676      ;
; -0.644 ; div_50MHz_clock:div_clock|count[23] ; div_50MHz_clock:div_clock|count[22] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.676      ;
; -0.644 ; div_50MHz_clock:div_clock|count[23] ; div_50MHz_clock:div_clock|count[23] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.676      ;
; -0.644 ; div_50MHz_clock:div_clock|count[23] ; div_50MHz_clock:div_clock|count[21] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.676      ;
; -0.644 ; div_50MHz_clock:div_clock|count[23] ; div_50MHz_clock:div_clock|count[24] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.676      ;
; -0.637 ; div_50MHz_clock:div_clock|count[2]  ; div_50MHz_clock:div_clock|count[13] ; clock        ; clock       ; 1.000        ; -0.001     ; 1.668      ;
; -0.633 ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[15] ; clock        ; clock       ; 1.000        ; 0.006      ; 1.671      ;
; -0.633 ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[16] ; clock        ; clock       ; 1.000        ; 0.006      ; 1.671      ;
; -0.633 ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[17] ; clock        ; clock       ; 1.000        ; 0.006      ; 1.671      ;
; -0.633 ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[18] ; clock        ; clock       ; 1.000        ; 0.006      ; 1.671      ;
; -0.633 ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[19] ; clock        ; clock       ; 1.000        ; 0.006      ; 1.671      ;
; -0.633 ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[20] ; clock        ; clock       ; 1.000        ; 0.006      ; 1.671      ;
; -0.633 ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[22] ; clock        ; clock       ; 1.000        ; 0.006      ; 1.671      ;
; -0.633 ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[23] ; clock        ; clock       ; 1.000        ; 0.006      ; 1.671      ;
; -0.633 ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[21] ; clock        ; clock       ; 1.000        ; 0.006      ; 1.671      ;
; -0.633 ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[24] ; clock        ; clock       ; 1.000        ; 0.006      ; 1.671      ;
; -0.631 ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[15] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.663      ;
; -0.631 ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[16] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.663      ;
; -0.631 ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[17] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.663      ;
; -0.631 ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[18] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.663      ;
; -0.631 ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[19] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.663      ;
; -0.631 ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[20] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.663      ;
; -0.631 ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[22] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.663      ;
; -0.631 ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[23] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.663      ;
; -0.631 ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[21] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.663      ;
; -0.631 ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[24] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.663      ;
; -0.627 ; div_50MHz_clock:div_clock|count[3]  ; div_50MHz_clock:div_clock|count[14] ; clock        ; clock       ; 1.000        ; -0.001     ; 1.658      ;
; -0.621 ; div_50MHz_clock:div_clock|count[9]  ; div_50MHz_clock:div_clock|count[15] ; clock        ; clock       ; 1.000        ; 0.006      ; 1.659      ;
; -0.621 ; div_50MHz_clock:div_clock|count[9]  ; div_50MHz_clock:div_clock|count[16] ; clock        ; clock       ; 1.000        ; 0.006      ; 1.659      ;
; -0.621 ; div_50MHz_clock:div_clock|count[9]  ; div_50MHz_clock:div_clock|count[17] ; clock        ; clock       ; 1.000        ; 0.006      ; 1.659      ;
; -0.621 ; div_50MHz_clock:div_clock|count[9]  ; div_50MHz_clock:div_clock|count[18] ; clock        ; clock       ; 1.000        ; 0.006      ; 1.659      ;
; -0.621 ; div_50MHz_clock:div_clock|count[9]  ; div_50MHz_clock:div_clock|count[19] ; clock        ; clock       ; 1.000        ; 0.006      ; 1.659      ;
; -0.621 ; div_50MHz_clock:div_clock|count[9]  ; div_50MHz_clock:div_clock|count[20] ; clock        ; clock       ; 1.000        ; 0.006      ; 1.659      ;
; -0.621 ; div_50MHz_clock:div_clock|count[9]  ; div_50MHz_clock:div_clock|count[22] ; clock        ; clock       ; 1.000        ; 0.006      ; 1.659      ;
; -0.621 ; div_50MHz_clock:div_clock|count[9]  ; div_50MHz_clock:div_clock|count[23] ; clock        ; clock       ; 1.000        ; 0.006      ; 1.659      ;
; -0.621 ; div_50MHz_clock:div_clock|count[9]  ; div_50MHz_clock:div_clock|count[21] ; clock        ; clock       ; 1.000        ; 0.006      ; 1.659      ;
; -0.621 ; div_50MHz_clock:div_clock|count[9]  ; div_50MHz_clock:div_clock|count[24] ; clock        ; clock       ; 1.000        ; 0.006      ; 1.659      ;
; -0.605 ; div_50MHz_clock:div_clock|count[14] ; div_50MHz_clock:div_clock|count[15] ; clock        ; clock       ; 1.000        ; 0.007      ; 1.644      ;
; -0.605 ; div_50MHz_clock:div_clock|count[14] ; div_50MHz_clock:div_clock|count[16] ; clock        ; clock       ; 1.000        ; 0.007      ; 1.644      ;
; -0.605 ; div_50MHz_clock:div_clock|count[14] ; div_50MHz_clock:div_clock|count[17] ; clock        ; clock       ; 1.000        ; 0.007      ; 1.644      ;
; -0.605 ; div_50MHz_clock:div_clock|count[14] ; div_50MHz_clock:div_clock|count[18] ; clock        ; clock       ; 1.000        ; 0.007      ; 1.644      ;
; -0.605 ; div_50MHz_clock:div_clock|count[14] ; div_50MHz_clock:div_clock|count[19] ; clock        ; clock       ; 1.000        ; 0.007      ; 1.644      ;
; -0.605 ; div_50MHz_clock:div_clock|count[14] ; div_50MHz_clock:div_clock|count[20] ; clock        ; clock       ; 1.000        ; 0.007      ; 1.644      ;
; -0.605 ; div_50MHz_clock:div_clock|count[14] ; div_50MHz_clock:div_clock|count[22] ; clock        ; clock       ; 1.000        ; 0.007      ; 1.644      ;
; -0.605 ; div_50MHz_clock:div_clock|count[14] ; div_50MHz_clock:div_clock|count[23] ; clock        ; clock       ; 1.000        ; 0.007      ; 1.644      ;
; -0.605 ; div_50MHz_clock:div_clock|count[14] ; div_50MHz_clock:div_clock|count[21] ; clock        ; clock       ; 1.000        ; 0.007      ; 1.644      ;
; -0.605 ; div_50MHz_clock:div_clock|count[14] ; div_50MHz_clock:div_clock|count[24] ; clock        ; clock       ; 1.000        ; 0.007      ; 1.644      ;
; -0.603 ; div_50MHz_clock:div_clock|count[18] ; div_50MHz_clock:div_clock|count[15] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.635      ;
; -0.603 ; div_50MHz_clock:div_clock|count[18] ; div_50MHz_clock:div_clock|count[16] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.635      ;
; -0.603 ; div_50MHz_clock:div_clock|count[18] ; div_50MHz_clock:div_clock|count[17] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.635      ;
; -0.603 ; div_50MHz_clock:div_clock|count[18] ; div_50MHz_clock:div_clock|count[18] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.635      ;
; -0.603 ; div_50MHz_clock:div_clock|count[18] ; div_50MHz_clock:div_clock|count[19] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.635      ;
; -0.603 ; div_50MHz_clock:div_clock|count[18] ; div_50MHz_clock:div_clock|count[20] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.635      ;
; -0.603 ; div_50MHz_clock:div_clock|count[18] ; div_50MHz_clock:div_clock|count[22] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.635      ;
; -0.603 ; div_50MHz_clock:div_clock|count[18] ; div_50MHz_clock:div_clock|count[23] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.635      ;
; -0.603 ; div_50MHz_clock:div_clock|count[18] ; div_50MHz_clock:div_clock|count[21] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.635      ;
; -0.603 ; div_50MHz_clock:div_clock|count[18] ; div_50MHz_clock:div_clock|count[24] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.635      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'div_50MHz_clock:div_clock|clk_1Hz'                                                                                                                               ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.355 ; Time_Counter:Time|minute[5] ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.388      ;
; -0.355 ; Time_Counter:Time|minute[5] ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.388      ;
; -0.355 ; Time_Counter:Time|minute[5] ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.388      ;
; -0.355 ; Time_Counter:Time|minute[5] ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.388      ;
; -0.355 ; Time_Counter:Time|minute[5] ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.388      ;
; -0.355 ; Time_Counter:Time|minute[5] ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.388      ;
; -0.348 ; Time_Counter:Time|minute[0] ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.381      ;
; -0.348 ; Time_Counter:Time|minute[0] ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.381      ;
; -0.348 ; Time_Counter:Time|minute[0] ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.381      ;
; -0.348 ; Time_Counter:Time|minute[0] ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.381      ;
; -0.348 ; Time_Counter:Time|minute[0] ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.381      ;
; -0.348 ; Time_Counter:Time|minute[0] ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.381      ;
; -0.313 ; Time_Counter:Time|second[1] ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.344      ;
; -0.313 ; Time_Counter:Time|second[1] ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.344      ;
; -0.313 ; Time_Counter:Time|second[1] ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.344      ;
; -0.313 ; Time_Counter:Time|second[1] ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.344      ;
; -0.313 ; Time_Counter:Time|second[1] ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.344      ;
; -0.313 ; Time_Counter:Time|second[1] ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.344      ;
; -0.299 ; Time_Counter:Time|second[2] ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.330      ;
; -0.299 ; Time_Counter:Time|second[2] ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.330      ;
; -0.299 ; Time_Counter:Time|second[2] ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.330      ;
; -0.299 ; Time_Counter:Time|second[2] ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.330      ;
; -0.299 ; Time_Counter:Time|second[2] ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.330      ;
; -0.299 ; Time_Counter:Time|second[2] ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.330      ;
; -0.284 ; Time_Counter:Time|minute[1] ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.317      ;
; -0.284 ; Time_Counter:Time|minute[1] ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.317      ;
; -0.284 ; Time_Counter:Time|minute[1] ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.317      ;
; -0.284 ; Time_Counter:Time|minute[1] ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.317      ;
; -0.284 ; Time_Counter:Time|minute[1] ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.317      ;
; -0.284 ; Time_Counter:Time|minute[1] ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.317      ;
; -0.259 ; Time_Counter:Time|second[1] ; Time_Counter:Time|minute[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.002     ; 1.289      ;
; -0.259 ; Time_Counter:Time|second[1] ; Time_Counter:Time|minute[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.002     ; 1.289      ;
; -0.259 ; Time_Counter:Time|second[1] ; Time_Counter:Time|minute[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.002     ; 1.289      ;
; -0.259 ; Time_Counter:Time|second[1] ; Time_Counter:Time|minute[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.002     ; 1.289      ;
; -0.259 ; Time_Counter:Time|second[1] ; Time_Counter:Time|minute[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.002     ; 1.289      ;
; -0.259 ; Time_Counter:Time|second[1] ; Time_Counter:Time|minute[0] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.002     ; 1.289      ;
; -0.245 ; Time_Counter:Time|second[2] ; Time_Counter:Time|minute[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.002     ; 1.275      ;
; -0.245 ; Time_Counter:Time|second[2] ; Time_Counter:Time|minute[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.002     ; 1.275      ;
; -0.245 ; Time_Counter:Time|second[2] ; Time_Counter:Time|minute[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.002     ; 1.275      ;
; -0.245 ; Time_Counter:Time|second[2] ; Time_Counter:Time|minute[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.002     ; 1.275      ;
; -0.245 ; Time_Counter:Time|second[2] ; Time_Counter:Time|minute[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.002     ; 1.275      ;
; -0.245 ; Time_Counter:Time|second[2] ; Time_Counter:Time|minute[0] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.002     ; 1.275      ;
; -0.232 ; Time_Counter:Time|second[0] ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.263      ;
; -0.232 ; Time_Counter:Time|second[0] ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.263      ;
; -0.232 ; Time_Counter:Time|second[0] ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.263      ;
; -0.232 ; Time_Counter:Time|second[0] ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.263      ;
; -0.232 ; Time_Counter:Time|second[0] ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.263      ;
; -0.232 ; Time_Counter:Time|second[0] ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.263      ;
; -0.227 ; Time_Counter:Time|minute[2] ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.260      ;
; -0.227 ; Time_Counter:Time|minute[2] ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.260      ;
; -0.227 ; Time_Counter:Time|minute[2] ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.260      ;
; -0.227 ; Time_Counter:Time|minute[2] ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.260      ;
; -0.227 ; Time_Counter:Time|minute[2] ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.260      ;
; -0.227 ; Time_Counter:Time|minute[2] ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.260      ;
; -0.206 ; Time_Counter:Time|second[5] ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.237      ;
; -0.206 ; Time_Counter:Time|second[5] ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.237      ;
; -0.206 ; Time_Counter:Time|second[5] ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.237      ;
; -0.206 ; Time_Counter:Time|second[5] ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.237      ;
; -0.206 ; Time_Counter:Time|second[5] ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.237      ;
; -0.206 ; Time_Counter:Time|second[5] ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.237      ;
; -0.192 ; Time_Counter:Time|second[4] ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.223      ;
; -0.192 ; Time_Counter:Time|second[4] ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.223      ;
; -0.192 ; Time_Counter:Time|second[4] ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.223      ;
; -0.192 ; Time_Counter:Time|second[4] ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.223      ;
; -0.192 ; Time_Counter:Time|second[4] ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.223      ;
; -0.192 ; Time_Counter:Time|second[4] ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.223      ;
; -0.182 ; Time_Counter:Time|minute[3] ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.215      ;
; -0.182 ; Time_Counter:Time|minute[3] ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.215      ;
; -0.182 ; Time_Counter:Time|minute[3] ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.215      ;
; -0.182 ; Time_Counter:Time|minute[3] ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.215      ;
; -0.182 ; Time_Counter:Time|minute[3] ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.215      ;
; -0.182 ; Time_Counter:Time|minute[3] ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.215      ;
; -0.178 ; Time_Counter:Time|second[0] ; Time_Counter:Time|minute[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.002     ; 1.208      ;
; -0.178 ; Time_Counter:Time|second[0] ; Time_Counter:Time|minute[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.002     ; 1.208      ;
; -0.178 ; Time_Counter:Time|second[0] ; Time_Counter:Time|minute[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.002     ; 1.208      ;
; -0.178 ; Time_Counter:Time|second[0] ; Time_Counter:Time|minute[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.002     ; 1.208      ;
; -0.178 ; Time_Counter:Time|second[0] ; Time_Counter:Time|minute[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.002     ; 1.208      ;
; -0.178 ; Time_Counter:Time|second[0] ; Time_Counter:Time|minute[0] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.002     ; 1.208      ;
; -0.152 ; Time_Counter:Time|second[5] ; Time_Counter:Time|minute[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.002     ; 1.182      ;
; -0.152 ; Time_Counter:Time|second[5] ; Time_Counter:Time|minute[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.002     ; 1.182      ;
; -0.152 ; Time_Counter:Time|second[5] ; Time_Counter:Time|minute[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.002     ; 1.182      ;
; -0.152 ; Time_Counter:Time|second[5] ; Time_Counter:Time|minute[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.002     ; 1.182      ;
; -0.152 ; Time_Counter:Time|second[5] ; Time_Counter:Time|minute[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.002     ; 1.182      ;
; -0.152 ; Time_Counter:Time|second[5] ; Time_Counter:Time|minute[0] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.002     ; 1.182      ;
; -0.137 ; Time_Counter:Time|second[1] ; Time_Counter:Time|second[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 1.169      ;
; -0.136 ; Time_Counter:Time|second[1] ; Time_Counter:Time|second[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 1.168      ;
; -0.123 ; Time_Counter:Time|second[2] ; Time_Counter:Time|second[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 1.155      ;
; -0.122 ; Time_Counter:Time|second[2] ; Time_Counter:Time|second[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.000      ; 1.154      ;
; -0.121 ; Time_Counter:Time|second[3] ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.152      ;
; -0.121 ; Time_Counter:Time|second[3] ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.152      ;
; -0.121 ; Time_Counter:Time|second[3] ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.152      ;
; -0.121 ; Time_Counter:Time|second[3] ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.152      ;
; -0.121 ; Time_Counter:Time|second[3] ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.152      ;
; -0.121 ; Time_Counter:Time|second[3] ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; -0.001     ; 1.152      ;
; -0.111 ; Time_Counter:Time|minute[4] ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.144      ;
; -0.111 ; Time_Counter:Time|minute[4] ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.144      ;
; -0.111 ; Time_Counter:Time|minute[4] ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.144      ;
; -0.111 ; Time_Counter:Time|minute[4] ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.144      ;
; -0.111 ; Time_Counter:Time|minute[4] ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.144      ;
; -0.111 ; Time_Counter:Time|minute[4] ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 1.000        ; 0.001      ; 1.144      ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                      ;
+--------+-------------------------------------+-------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -1.572 ; div_50MHz_clock:div_clock|clk_1Hz   ; div_50MHz_clock:div_clock|clk_1Hz   ; div_50MHz_clock:div_clock|clk_1Hz ; clock       ; 0.000        ; 1.646      ; 0.367      ;
; -1.072 ; div_50MHz_clock:div_clock|clk_1Hz   ; div_50MHz_clock:div_clock|clk_1Hz   ; div_50MHz_clock:div_clock|clk_1Hz ; clock       ; -0.500       ; 1.646      ; 0.367      ;
; 0.359  ; div_50MHz_clock:div_clock|count[0]  ; div_50MHz_clock:div_clock|count[0]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; div_50MHz_clock:div_clock|count[3]  ; div_50MHz_clock:div_clock|count[3]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; div_50MHz_clock:div_clock|count[5]  ; div_50MHz_clock:div_clock|count[5]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.362  ; div_50MHz_clock:div_clock|count[7]  ; div_50MHz_clock:div_clock|count[7]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; div_50MHz_clock:div_clock|count[21] ; div_50MHz_clock:div_clock|count[21] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[16] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[19] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.515      ;
; 0.365  ; div_50MHz_clock:div_clock|count[23] ; div_50MHz_clock:div_clock|count[23] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.517      ;
; 0.367  ; div_50MHz_clock:div_clock|count[9]  ; div_50MHz_clock:div_clock|count[9]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; div_50MHz_clock:div_clock|count[10] ; div_50MHz_clock:div_clock|count[10] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; div_50MHz_clock:div_clock|count[11] ; div_50MHz_clock:div_clock|count[11] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.519      ;
; 0.370  ; div_50MHz_clock:div_clock|count[1]  ; div_50MHz_clock:div_clock|count[1]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; div_50MHz_clock:div_clock|count[2]  ; div_50MHz_clock:div_clock|count[2]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.522      ;
; 0.373  ; div_50MHz_clock:div_clock|count[4]  ; div_50MHz_clock:div_clock|count[4]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; div_50MHz_clock:div_clock|count[24] ; div_50MHz_clock:div_clock|count[24] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[6]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; div_50MHz_clock:div_clock|count[8]  ; div_50MHz_clock:div_clock|count[8]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[15] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; div_50MHz_clock:div_clock|count[18] ; div_50MHz_clock:div_clock|count[18] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.528      ;
; 0.378  ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[17] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.530      ;
; 0.436  ; div_50MHz_clock:div_clock|count[20] ; div_50MHz_clock:div_clock|count[20] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.588      ;
; 0.437  ; div_50MHz_clock:div_clock|count[22] ; div_50MHz_clock:div_clock|count[22] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.589      ;
; 0.497  ; div_50MHz_clock:div_clock|count[0]  ; div_50MHz_clock:div_clock|count[1]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; div_50MHz_clock:div_clock|count[5]  ; div_50MHz_clock:div_clock|count[6]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.650      ;
; 0.500  ; div_50MHz_clock:div_clock|count[7]  ; div_50MHz_clock:div_clock|count[8]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; div_50MHz_clock:div_clock|count[21] ; div_50MHz_clock:div_clock|count[22] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.652      ;
; 0.501  ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[17] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.653      ;
; 0.503  ; div_50MHz_clock:div_clock|count[23] ; div_50MHz_clock:div_clock|count[24] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.655      ;
; 0.505  ; div_50MHz_clock:div_clock|count[9]  ; div_50MHz_clock:div_clock|count[10] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.505  ; div_50MHz_clock:div_clock|count[10] ; div_50MHz_clock:div_clock|count[11] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.510  ; div_50MHz_clock:div_clock|count[2]  ; div_50MHz_clock:div_clock|count[3]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.662      ;
; 0.510  ; div_50MHz_clock:div_clock|count[1]  ; div_50MHz_clock:div_clock|count[2]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.662      ;
; 0.513  ; div_50MHz_clock:div_clock|count[4]  ; div_50MHz_clock:div_clock|count[5]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.665      ;
; 0.515  ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[7]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.667      ;
; 0.516  ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[16] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.668      ;
; 0.516  ; div_50MHz_clock:div_clock|count[18] ; div_50MHz_clock:div_clock|count[19] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.668      ;
; 0.516  ; div_50MHz_clock:div_clock|count[8]  ; div_50MHz_clock:div_clock|count[9]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.668      ;
; 0.518  ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[18] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.670      ;
; 0.532  ; div_50MHz_clock:div_clock|count[0]  ; div_50MHz_clock:div_clock|count[2]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.684      ;
; 0.533  ; div_50MHz_clock:div_clock|count[5]  ; div_50MHz_clock:div_clock|count[7]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.685      ;
; 0.535  ; div_50MHz_clock:div_clock|count[21] ; div_50MHz_clock:div_clock|count[23] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.687      ;
; 0.535  ; div_50MHz_clock:div_clock|count[7]  ; div_50MHz_clock:div_clock|count[9]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.687      ;
; 0.536  ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[18] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.688      ;
; 0.540  ; div_50MHz_clock:div_clock|count[9]  ; div_50MHz_clock:div_clock|count[11] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.692      ;
; 0.545  ; div_50MHz_clock:div_clock|count[1]  ; div_50MHz_clock:div_clock|count[3]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.697      ;
; 0.548  ; div_50MHz_clock:div_clock|count[4]  ; div_50MHz_clock:div_clock|count[6]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.700      ;
; 0.550  ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[8]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.702      ;
; 0.551  ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[17] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.703      ;
; 0.551  ; div_50MHz_clock:div_clock|count[8]  ; div_50MHz_clock:div_clock|count[10] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.703      ;
; 0.552  ; div_50MHz_clock:div_clock|count[3]  ; div_50MHz_clock:div_clock|count[4]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.704      ;
; 0.553  ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[19] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.705      ;
; 0.556  ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[20] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.708      ;
; 0.567  ; div_50MHz_clock:div_clock|count[0]  ; div_50MHz_clock:div_clock|count[3]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.719      ;
; 0.568  ; div_50MHz_clock:div_clock|count[5]  ; div_50MHz_clock:div_clock|count[8]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.720      ;
; 0.570  ; div_50MHz_clock:div_clock|count[21] ; div_50MHz_clock:div_clock|count[24] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.722      ;
; 0.570  ; div_50MHz_clock:div_clock|count[7]  ; div_50MHz_clock:div_clock|count[10] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.722      ;
; 0.571  ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[19] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.723      ;
; 0.574  ; div_50MHz_clock:div_clock|count[20] ; div_50MHz_clock:div_clock|count[21] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.726      ;
; 0.575  ; div_50MHz_clock:div_clock|count[22] ; div_50MHz_clock:div_clock|count[23] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.727      ;
; 0.583  ; div_50MHz_clock:div_clock|count[4]  ; div_50MHz_clock:div_clock|count[7]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.735      ;
; 0.585  ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[9]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.737      ;
; 0.586  ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[18] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.738      ;
; 0.586  ; div_50MHz_clock:div_clock|count[8]  ; div_50MHz_clock:div_clock|count[11] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.738      ;
; 0.587  ; div_50MHz_clock:div_clock|count[3]  ; div_50MHz_clock:div_clock|count[5]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.739      ;
; 0.591  ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[21] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.743      ;
; 0.603  ; div_50MHz_clock:div_clock|count[5]  ; div_50MHz_clock:div_clock|count[9]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.755      ;
; 0.604  ; div_50MHz_clock:div_clock|count[2]  ; div_50MHz_clock:div_clock|count[4]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.756      ;
; 0.605  ; div_50MHz_clock:div_clock|count[7]  ; div_50MHz_clock:div_clock|count[11] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.757      ;
; 0.609  ; div_50MHz_clock:div_clock|count[20] ; div_50MHz_clock:div_clock|count[22] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.761      ;
; 0.610  ; div_50MHz_clock:div_clock|count[18] ; div_50MHz_clock:div_clock|count[20] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.762      ;
; 0.610  ; div_50MHz_clock:div_clock|count[22] ; div_50MHz_clock:div_clock|count[24] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.762      ;
; 0.618  ; div_50MHz_clock:div_clock|count[4]  ; div_50MHz_clock:div_clock|count[8]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.770      ;
; 0.620  ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[10] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.772      ;
; 0.621  ; div_50MHz_clock:div_clock|count[15] ; div_50MHz_clock:div_clock|count[19] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.773      ;
; 0.622  ; div_50MHz_clock:div_clock|count[3]  ; div_50MHz_clock:div_clock|count[6]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.774      ;
; 0.626  ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[22] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.778      ;
; 0.638  ; div_50MHz_clock:div_clock|count[5]  ; div_50MHz_clock:div_clock|count[10] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.790      ;
; 0.639  ; div_50MHz_clock:div_clock|count[2]  ; div_50MHz_clock:div_clock|count[5]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.791      ;
; 0.639  ; div_50MHz_clock:div_clock|count[1]  ; div_50MHz_clock:div_clock|count[4]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.791      ;
; 0.644  ; div_50MHz_clock:div_clock|count[20] ; div_50MHz_clock:div_clock|count[23] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.796      ;
; 0.645  ; div_50MHz_clock:div_clock|count[18] ; div_50MHz_clock:div_clock|count[21] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.797      ;
; 0.647  ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[20] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.799      ;
; 0.651  ; div_50MHz_clock:div_clock|count[11] ; div_50MHz_clock:div_clock|count[15] ; clock                             ; clock       ; 0.000        ; 0.006      ; 0.809      ;
; 0.653  ; div_50MHz_clock:div_clock|count[4]  ; div_50MHz_clock:div_clock|count[9]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.805      ;
; 0.655  ; div_50MHz_clock:div_clock|count[6]  ; div_50MHz_clock:div_clock|count[11] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.807      ;
; 0.657  ; div_50MHz_clock:div_clock|count[3]  ; div_50MHz_clock:div_clock|count[7]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.809      ;
; 0.661  ; div_50MHz_clock:div_clock|count[0]  ; div_50MHz_clock:div_clock|count[4]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.813      ;
; 0.661  ; div_50MHz_clock:div_clock|count[19] ; div_50MHz_clock:div_clock|count[23] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.813      ;
; 0.665  ; div_50MHz_clock:div_clock|count[16] ; div_50MHz_clock:div_clock|count[20] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.817      ;
; 0.673  ; div_50MHz_clock:div_clock|count[5]  ; div_50MHz_clock:div_clock|count[11] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.825      ;
; 0.674  ; div_50MHz_clock:div_clock|count[2]  ; div_50MHz_clock:div_clock|count[6]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.826      ;
; 0.674  ; div_50MHz_clock:div_clock|count[1]  ; div_50MHz_clock:div_clock|count[5]  ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.826      ;
; 0.679  ; div_50MHz_clock:div_clock|count[20] ; div_50MHz_clock:div_clock|count[24] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.831      ;
; 0.680  ; div_50MHz_clock:div_clock|count[18] ; div_50MHz_clock:div_clock|count[22] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.832      ;
; 0.682  ; div_50MHz_clock:div_clock|count[17] ; div_50MHz_clock:div_clock|count[21] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.834      ;
; 0.686  ; div_50MHz_clock:div_clock|count[11] ; div_50MHz_clock:div_clock|count[16] ; clock                             ; clock       ; 0.000        ; 0.006      ; 0.844      ;
; 0.688  ; div_50MHz_clock:div_clock|count[4]  ; div_50MHz_clock:div_clock|count[10] ; clock                             ; clock       ; 0.000        ; 0.000      ; 0.840      ;
; 0.691  ; div_50MHz_clock:div_clock|count[10] ; div_50MHz_clock:div_clock|count[15] ; clock                             ; clock       ; 0.000        ; 0.006      ; 0.849      ;
+--------+-------------------------------------+-------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'div_50MHz_clock:div_clock|clk_1Hz'                                                                                                                               ;
+-------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.413 ; Time_Counter:Time|minute[5] ; Time_Counter:Time|minute[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.565      ;
; 0.419 ; Time_Counter:Time|second[5] ; Time_Counter:Time|second[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.571      ;
; 0.531 ; Time_Counter:Time|second[4] ; Time_Counter:Time|second[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.683      ;
; 0.540 ; Time_Counter:Time|minute[3] ; Time_Counter:Time|minute[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.692      ;
; 0.543 ; Time_Counter:Time|minute[1] ; Time_Counter:Time|minute[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.695      ;
; 0.554 ; Time_Counter:Time|hour[4]   ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.706      ;
; 0.555 ; Time_Counter:Time|hour[4]   ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.707      ;
; 0.555 ; Time_Counter:Time|hour[4]   ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.707      ;
; 0.556 ; Time_Counter:Time|hour[4]   ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.708      ;
; 0.556 ; Time_Counter:Time|hour[5]   ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.708      ;
; 0.556 ; Time_Counter:Time|hour[4]   ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.708      ;
; 0.556 ; Time_Counter:Time|hour[4]   ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.708      ;
; 0.577 ; Time_Counter:Time|hour[5]   ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.729      ;
; 0.578 ; Time_Counter:Time|minute[2] ; Time_Counter:Time|minute[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.730      ;
; 0.578 ; Time_Counter:Time|hour[5]   ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.730      ;
; 0.578 ; Time_Counter:Time|hour[5]   ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.730      ;
; 0.579 ; Time_Counter:Time|hour[5]   ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; Time_Counter:Time|hour[5]   ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.731      ;
; 0.583 ; Time_Counter:Time|hour[3]   ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.735      ;
; 0.587 ; Time_Counter:Time|hour[1]   ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.739      ;
; 0.596 ; Time_Counter:Time|hour[2]   ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.748      ;
; 0.597 ; Time_Counter:Time|hour[2]   ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.749      ;
; 0.597 ; Time_Counter:Time|hour[2]   ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.749      ;
; 0.598 ; Time_Counter:Time|hour[2]   ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.750      ;
; 0.598 ; Time_Counter:Time|hour[2]   ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.750      ;
; 0.598 ; Time_Counter:Time|hour[2]   ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.750      ;
; 0.603 ; Time_Counter:Time|second[1] ; Time_Counter:Time|second[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.755      ;
; 0.608 ; Time_Counter:Time|second[3] ; Time_Counter:Time|second[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.760      ;
; 0.612 ; Time_Counter:Time|minute[0] ; Time_Counter:Time|minute[0] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.764      ;
; 0.615 ; Time_Counter:Time|minute[4] ; Time_Counter:Time|minute[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.767      ;
; 0.627 ; Time_Counter:Time|minute[4] ; Time_Counter:Time|minute[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.779      ;
; 0.627 ; Time_Counter:Time|minute[4] ; Time_Counter:Time|minute[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.779      ;
; 0.628 ; Time_Counter:Time|minute[4] ; Time_Counter:Time|minute[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.780      ;
; 0.629 ; Time_Counter:Time|minute[4] ; Time_Counter:Time|minute[0] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.781      ;
; 0.654 ; Time_Counter:Time|second[2] ; Time_Counter:Time|second[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.806      ;
; 0.654 ; Time_Counter:Time|hour[1]   ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.806      ;
; 0.655 ; Time_Counter:Time|hour[1]   ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.807      ;
; 0.656 ; Time_Counter:Time|hour[1]   ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.808      ;
; 0.656 ; Time_Counter:Time|hour[1]   ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.808      ;
; 0.656 ; Time_Counter:Time|hour[1]   ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.808      ;
; 0.659 ; Time_Counter:Time|second[0] ; Time_Counter:Time|second[0] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.811      ;
; 0.663 ; Time_Counter:Time|hour[0]   ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.815      ;
; 0.669 ; Time_Counter:Time|second[4] ; Time_Counter:Time|second[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.821      ;
; 0.674 ; Time_Counter:Time|minute[2] ; Time_Counter:Time|minute[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.826      ;
; 0.674 ; Time_Counter:Time|minute[0] ; Time_Counter:Time|minute[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.826      ;
; 0.692 ; Time_Counter:Time|second[3] ; Time_Counter:Time|second[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.844      ;
; 0.698 ; Time_Counter:Time|minute[3] ; Time_Counter:Time|minute[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.850      ;
; 0.699 ; Time_Counter:Time|minute[3] ; Time_Counter:Time|minute[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.851      ;
; 0.699 ; Time_Counter:Time|minute[3] ; Time_Counter:Time|minute[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.851      ;
; 0.700 ; Time_Counter:Time|minute[4] ; Time_Counter:Time|minute[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.852      ;
; 0.700 ; Time_Counter:Time|minute[3] ; Time_Counter:Time|minute[0] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.852      ;
; 0.702 ; Time_Counter:Time|second[4] ; Time_Counter:Time|second[0] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.854      ;
; 0.705 ; Time_Counter:Time|second[2] ; Time_Counter:Time|second[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.857      ;
; 0.711 ; Time_Counter:Time|second[4] ; Time_Counter:Time|second[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.863      ;
; 0.713 ; Time_Counter:Time|second[4] ; Time_Counter:Time|second[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.865      ;
; 0.713 ; Time_Counter:Time|second[4] ; Time_Counter:Time|second[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.865      ;
; 0.716 ; Time_Counter:Time|minute[1] ; Time_Counter:Time|minute[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.868      ;
; 0.723 ; Time_Counter:Time|minute[1] ; Time_Counter:Time|minute[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.875      ;
; 0.724 ; Time_Counter:Time|second[3] ; Time_Counter:Time|second[0] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.876      ;
; 0.726 ; Time_Counter:Time|hour[0]   ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.878      ;
; 0.726 ; Time_Counter:Time|second[2] ; Time_Counter:Time|second[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.878      ;
; 0.727 ; Time_Counter:Time|hour[3]   ; Time_Counter:Time|hour[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.879      ;
; 0.727 ; Time_Counter:Time|hour[3]   ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.879      ;
; 0.727 ; Time_Counter:Time|second[3] ; Time_Counter:Time|second[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.879      ;
; 0.728 ; Time_Counter:Time|hour[3]   ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.880      ;
; 0.728 ; Time_Counter:Time|hour[3]   ; Time_Counter:Time|hour[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.880      ;
; 0.728 ; Time_Counter:Time|hour[3]   ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.880      ;
; 0.733 ; Time_Counter:Time|second[3] ; Time_Counter:Time|second[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.885      ;
; 0.735 ; Time_Counter:Time|second[3] ; Time_Counter:Time|second[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.887      ;
; 0.736 ; Time_Counter:Time|second[0] ; Time_Counter:Time|second[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.888      ;
; 0.740 ; Time_Counter:Time|second[2] ; Time_Counter:Time|second[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.892      ;
; 0.742 ; Time_Counter:Time|minute[2] ; Time_Counter:Time|minute[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.894      ;
; 0.743 ; Time_Counter:Time|minute[2] ; Time_Counter:Time|minute[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.895      ;
; 0.744 ; Time_Counter:Time|minute[2] ; Time_Counter:Time|minute[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.896      ;
; 0.744 ; Time_Counter:Time|minute[0] ; Time_Counter:Time|minute[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.896      ;
; 0.745 ; Time_Counter:Time|minute[2] ; Time_Counter:Time|minute[0] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.897      ;
; 0.751 ; Time_Counter:Time|minute[0] ; Time_Counter:Time|minute[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.903      ;
; 0.757 ; Time_Counter:Time|second[1] ; Time_Counter:Time|second[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.909      ;
; 0.771 ; Time_Counter:Time|minute[3] ; Time_Counter:Time|minute[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.923      ;
; 0.778 ; Time_Counter:Time|second[1] ; Time_Counter:Time|second[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.930      ;
; 0.782 ; Time_Counter:Time|second[5] ; Time_Counter:Time|second[0] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.934      ;
; 0.784 ; Time_Counter:Time|minute[1] ; Time_Counter:Time|minute[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.936      ;
; 0.785 ; Time_Counter:Time|second[0] ; Time_Counter:Time|second[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.937      ;
; 0.791 ; Time_Counter:Time|second[5] ; Time_Counter:Time|second[1] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.943      ;
; 0.792 ; Time_Counter:Time|second[1] ; Time_Counter:Time|second[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.944      ;
; 0.793 ; Time_Counter:Time|second[5] ; Time_Counter:Time|second[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.945      ;
; 0.793 ; Time_Counter:Time|second[5] ; Time_Counter:Time|second[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.945      ;
; 0.795 ; Time_Counter:Time|hour[0]   ; Time_Counter:Time|hour[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.947      ;
; 0.801 ; Time_Counter:Time|minute[1] ; Time_Counter:Time|minute[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.953      ;
; 0.802 ; Time_Counter:Time|minute[1] ; Time_Counter:Time|minute[0] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.954      ;
; 0.806 ; Time_Counter:Time|second[0] ; Time_Counter:Time|second[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.958      ;
; 0.809 ; Time_Counter:Time|second[1] ; Time_Counter:Time|second[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.961      ;
; 0.810 ; Time_Counter:Time|hour[0]   ; Time_Counter:Time|hour[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.962      ;
; 0.811 ; Time_Counter:Time|hour[0]   ; Time_Counter:Time|hour[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.963      ;
; 0.811 ; Time_Counter:Time|hour[0]   ; Time_Counter:Time|hour[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.963      ;
; 0.812 ; Time_Counter:Time|minute[0] ; Time_Counter:Time|minute[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.964      ;
; 0.819 ; Time_Counter:Time|second[0] ; Time_Counter:Time|second[2] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.971      ;
; 0.820 ; Time_Counter:Time|second[0] ; Time_Counter:Time|second[5] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 0.972      ;
; 0.855 ; Time_Counter:Time|minute[0] ; Time_Counter:Time|minute[4] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.007      ;
; 0.871 ; Time_Counter:Time|minute[5] ; Time_Counter:Time|minute[3] ; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 0.000        ; 0.000      ; 1.023      ;
+-------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock ; Rise       ; clock                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; div_50MHz_clock:div_clock|count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; div_50MHz_clock:div_clock|count[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~clkctrl|inclk[0]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~clkctrl|inclk[0]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~clkctrl|outclk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~clkctrl|outclk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|clk_1Hz|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|clk_1Hz|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[10]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[10]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[11]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[11]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[12]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[12]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[13]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[13]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[14]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[14]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[15]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[15]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[16]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[16]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[17]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[17]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[18]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[18]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[19]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[19]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[20]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[20]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[21]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[21]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[22]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[22]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[23]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[23]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[24]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[24]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div_clock|count[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; div_clock|count[4]|clk              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'div_50MHz_clock:div_clock|clk_1Hz'                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|hour[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|hour[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|hour[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|hour[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|hour[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|hour[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|hour[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|hour[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|hour[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|hour[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|hour[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|hour[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|minute[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|minute[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|minute[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|minute[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|minute[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|minute[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|minute[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|minute[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|minute[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|minute[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|minute[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|minute[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|second[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|second[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|second[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|second[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|second[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|second[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|second[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|second[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|second[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|second[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|second[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time_Counter:Time|second[5]        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|hour[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|hour[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|hour[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|hour[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|hour[2]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|hour[2]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|hour[3]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|hour[3]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|hour[4]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|hour[4]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|hour[5]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|hour[5]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|minute[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|minute[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|minute[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|minute[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|minute[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|minute[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|minute[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|minute[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|minute[4]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|minute[4]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|minute[5]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|minute[5]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|second[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|second[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|second[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|second[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|second[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|second[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|second[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|second[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|second[4]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|second[4]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|second[5]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; Time|second[5]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; div_clock|clk_1Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; div_clock|clk_1Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; div_clock|clk_1Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; div_clock|clk_1Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; div_clock|clk_1Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_50MHz_clock:div_clock|clk_1Hz ; Rise       ; div_clock|clk_1Hz~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-------------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port         ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-------------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; config_en         ; div_50MHz_clock:div_clock|clk_1Hz ; 2.812 ; 2.812 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hour_config[*]    ; div_50MHz_clock:div_clock|clk_1Hz ; 3.196 ; 3.196 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; 1.858 ; 1.858 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; 1.815 ; 1.815 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; 1.829 ; 1.829 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; 3.012 ; 3.012 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; 2.975 ; 2.975 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; 3.196 ; 3.196 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; minute_config[*]  ; div_50MHz_clock:div_clock|clk_1Hz ; 3.332 ; 3.332 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[0] ; div_50MHz_clock:div_clock|clk_1Hz ; 1.815 ; 1.815 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[1] ; div_50MHz_clock:div_clock|clk_1Hz ; 1.829 ; 1.829 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[2] ; div_50MHz_clock:div_clock|clk_1Hz ; 3.275 ; 3.275 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[3] ; div_50MHz_clock:div_clock|clk_1Hz ; 3.171 ; 3.171 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[4] ; div_50MHz_clock:div_clock|clk_1Hz ; 3.302 ; 3.302 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[5] ; div_50MHz_clock:div_clock|clk_1Hz ; 3.332 ; 3.332 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; second_config[*]  ; div_50MHz_clock:div_clock|clk_1Hz ; 3.373 ; 3.373 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[0] ; div_50MHz_clock:div_clock|clk_1Hz ; 1.773 ; 1.773 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[1] ; div_50MHz_clock:div_clock|clk_1Hz ; 1.811 ; 1.811 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[2] ; div_50MHz_clock:div_clock|clk_1Hz ; 3.373 ; 3.373 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[3] ; div_50MHz_clock:div_clock|clk_1Hz ; 3.325 ; 3.325 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[4] ; div_50MHz_clock:div_clock|clk_1Hz ; 3.207 ; 3.207 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[5] ; div_50MHz_clock:div_clock|clk_1Hz ; 3.183 ; 3.183 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
+-------------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-------------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port         ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-------------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; config_en         ; div_50MHz_clock:div_clock|clk_1Hz ; -2.089 ; -2.089 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hour_config[*]    ; div_50MHz_clock:div_clock|clk_1Hz ; -1.695 ; -1.695 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; -1.738 ; -1.738 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; -1.695 ; -1.695 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; -1.709 ; -1.709 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; -1.752 ; -1.752 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; -1.739 ; -1.739 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; -2.473 ; -2.473 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; minute_config[*]  ; div_50MHz_clock:div_clock|clk_1Hz ; -1.695 ; -1.695 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[0] ; div_50MHz_clock:div_clock|clk_1Hz ; -1.695 ; -1.695 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[1] ; div_50MHz_clock:div_clock|clk_1Hz ; -1.709 ; -1.709 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[2] ; div_50MHz_clock:div_clock|clk_1Hz ; -1.707 ; -1.707 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[3] ; div_50MHz_clock:div_clock|clk_1Hz ; -1.840 ; -1.840 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[4] ; div_50MHz_clock:div_clock|clk_1Hz ; -1.701 ; -1.701 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[5] ; div_50MHz_clock:div_clock|clk_1Hz ; -1.796 ; -1.796 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; second_config[*]  ; div_50MHz_clock:div_clock|clk_1Hz ; -1.635 ; -1.635 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[0] ; div_50MHz_clock:div_clock|clk_1Hz ; -1.653 ; -1.653 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[1] ; div_50MHz_clock:div_clock|clk_1Hz ; -1.691 ; -1.691 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[2] ; div_50MHz_clock:div_clock|clk_1Hz ; -1.849 ; -1.849 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[3] ; div_50MHz_clock:div_clock|clk_1Hz ; -1.802 ; -1.802 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[4] ; div_50MHz_clock:div_clock|clk_1Hz ; -1.813 ; -1.813 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[5] ; div_50MHz_clock:div_clock|clk_1Hz ; -1.635 ; -1.635 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
+-------------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; hex0[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 5.394 ; 5.394 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 5.318 ; 5.318 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 5.394 ; 5.394 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.645 ; 4.645 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 5.313 ; 5.313 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.784 ; 4.784 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 5.325 ; 5.325 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 5.289 ; 5.289 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex1[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 5.031 ; 5.031 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 5.031 ; 5.031 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.965 ; 4.965 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.344 ; 4.344 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 5.031 ; 5.031 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.894 ; 4.894 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.905 ; 4.905 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.349 ; 4.349 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex2[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 5.400 ; 5.400 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 5.261 ; 5.261 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 5.134 ; 5.134 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.647 ; 4.647 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 5.371 ; 5.371 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.548 ; 4.548 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 5.400 ; 5.400 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 5.257 ; 5.257 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex3[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 4.952 ; 4.952 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.952 ; 4.952 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.736 ; 4.736 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.483 ; 4.483 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.952 ; 4.952 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.734 ; 4.734 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.847 ; 4.847 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.409 ; 4.409 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex4[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 5.071 ; 5.071 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.984 ; 4.984 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.927 ; 4.927 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.796 ; 4.796 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.766 ; 4.766 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.739 ; 4.739 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 5.071 ; 5.071 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.727 ; 4.727 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex5[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 4.766 ; 4.766 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.740 ; 4.740 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.648 ; 4.648 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.400 ; 4.400 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.740 ; 4.740 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.648 ; 4.648 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.766 ; 4.766 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.299 ; 4.299 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; hex0[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 4.020 ; 4.020 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.143 ; 4.143 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.087 ; 4.087 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.020 ; 4.020 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.143 ; 4.143 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.046 ; 4.046 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.164 ; 4.164 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.119 ; 4.119 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex1[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 4.126 ; 4.126 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.486 ; 4.486 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.197 ; 4.197 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.214 ; 4.214 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.486 ; 4.486 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.126 ; 4.126 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.362 ; 4.362 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.197 ; 4.197 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex2[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 4.131 ; 4.131 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.254 ; 4.254 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.218 ; 4.218 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.240 ; 4.240 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.363 ; 4.363 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.131 ; 4.131 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.395 ; 4.395 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.251 ; 4.251 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex3[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 4.188 ; 4.188 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.582 ; 4.582 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.216 ; 4.216 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.249 ; 4.249 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.582 ; 4.582 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.188 ; 4.188 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.482 ; 4.482 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.329 ; 4.329 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex4[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 4.022 ; 4.022 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.255 ; 4.255 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.223 ; 4.223 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.079 ; 4.079 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.036 ; 4.036 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.023 ; 4.023 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.348 ; 4.348 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.022 ; 4.022 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex5[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 4.164 ; 4.164 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.279 ; 4.279 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.194 ; 4.194 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.183 ; 4.183 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.279 ; 4.279 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.197 ; 4.197 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.309 ; 4.309 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.164 ; 4.164 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------------+-------------+-------+----+----+-------+
; Input Port       ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------------+-------------+-------+----+----+-------+
; config_en        ; error       ; 5.440 ;    ;    ; 5.440 ;
; hour_config[3]   ; error       ; 5.645 ;    ;    ; 5.645 ;
; hour_config[4]   ; error       ; 5.608 ;    ;    ; 5.608 ;
; hour_config[5]   ; error       ; 5.829 ;    ;    ; 5.829 ;
; minute_config[2] ; error       ; 5.899 ;    ;    ; 5.899 ;
; minute_config[3] ; error       ; 5.795 ;    ;    ; 5.795 ;
; minute_config[4] ; error       ; 5.926 ;    ;    ; 5.926 ;
; minute_config[5] ; error       ; 5.956 ;    ;    ; 5.956 ;
; second_config[2] ; error       ; 5.995 ;    ;    ; 5.995 ;
; second_config[3] ; error       ; 5.947 ;    ;    ; 5.947 ;
; second_config[4] ; error       ; 5.829 ;    ;    ; 5.829 ;
; second_config[5] ; error       ; 5.805 ;    ;    ; 5.805 ;
+------------------+-------------+-------+----+----+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------------+-------------+-------+----+----+-------+
; Input Port       ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------------+-------------+-------+----+----+-------+
; config_en        ; error       ; 5.440 ;    ;    ; 5.440 ;
; hour_config[3]   ; error       ; 5.645 ;    ;    ; 5.645 ;
; hour_config[4]   ; error       ; 5.608 ;    ;    ; 5.608 ;
; hour_config[5]   ; error       ; 5.829 ;    ;    ; 5.829 ;
; minute_config[2] ; error       ; 5.899 ;    ;    ; 5.899 ;
; minute_config[3] ; error       ; 5.795 ;    ;    ; 5.795 ;
; minute_config[4] ; error       ; 5.926 ;    ;    ; 5.926 ;
; minute_config[5] ; error       ; 5.956 ;    ;    ; 5.956 ;
; second_config[2] ; error       ; 5.995 ;    ;    ; 5.995 ;
; second_config[3] ; error       ; 5.947 ;    ;    ; 5.947 ;
; second_config[4] ; error       ; 5.829 ;    ;    ; 5.829 ;
; second_config[5] ; error       ; 5.805 ;    ;    ; 5.805 ;
+------------------+-------------+-------+----+----+-------+


+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                              ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                   ; -2.815  ; -2.528 ; N/A      ; N/A     ; -1.380              ;
;  clock                             ; -2.815  ; -2.528 ; N/A      ; N/A     ; -1.380              ;
;  div_50MHz_clock:div_clock|clk_1Hz ; -1.882  ; 0.413  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                    ; -95.683 ; -2.528 ; 0.0      ; 0.0     ; -45.38              ;
;  clock                             ; -66.430 ; -2.528 ; N/A      ; N/A     ; -27.380             ;
;  div_50MHz_clock:div_clock|clk_1Hz ; -29.253 ; 0.000  ; N/A      ; N/A     ; -18.000             ;
+------------------------------------+---------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-------------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port         ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-------------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; config_en         ; div_50MHz_clock:div_clock|clk_1Hz ; 5.293 ; 5.293 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hour_config[*]    ; div_50MHz_clock:div_clock|clk_1Hz ; 6.122 ; 6.122 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; 3.332 ; 3.332 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; 3.228 ; 3.228 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; 3.264 ; 3.264 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; 5.755 ; 5.755 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; 5.694 ; 5.694 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; 6.122 ; 6.122 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; minute_config[*]  ; div_50MHz_clock:div_clock|clk_1Hz ; 6.395 ; 6.395 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[0] ; div_50MHz_clock:div_clock|clk_1Hz ; 3.253 ; 3.253 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[1] ; div_50MHz_clock:div_clock|clk_1Hz ; 3.270 ; 3.270 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[2] ; div_50MHz_clock:div_clock|clk_1Hz ; 6.283 ; 6.283 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[3] ; div_50MHz_clock:div_clock|clk_1Hz ; 6.056 ; 6.056 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[4] ; div_50MHz_clock:div_clock|clk_1Hz ; 6.304 ; 6.304 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[5] ; div_50MHz_clock:div_clock|clk_1Hz ; 6.395 ; 6.395 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; second_config[*]  ; div_50MHz_clock:div_clock|clk_1Hz ; 6.470 ; 6.470 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[0] ; div_50MHz_clock:div_clock|clk_1Hz ; 3.108 ; 3.108 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[1] ; div_50MHz_clock:div_clock|clk_1Hz ; 3.222 ; 3.222 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[2] ; div_50MHz_clock:div_clock|clk_1Hz ; 6.470 ; 6.470 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[3] ; div_50MHz_clock:div_clock|clk_1Hz ; 6.385 ; 6.385 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[4] ; div_50MHz_clock:div_clock|clk_1Hz ; 6.147 ; 6.147 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[5] ; div_50MHz_clock:div_clock|clk_1Hz ; 6.092 ; 6.092 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
+-------------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-------------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port         ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-------------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; config_en         ; div_50MHz_clock:div_clock|clk_1Hz ; -2.089 ; -2.089 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hour_config[*]    ; div_50MHz_clock:div_clock|clk_1Hz ; -1.695 ; -1.695 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[0]   ; div_50MHz_clock:div_clock|clk_1Hz ; -1.738 ; -1.738 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[1]   ; div_50MHz_clock:div_clock|clk_1Hz ; -1.695 ; -1.695 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[2]   ; div_50MHz_clock:div_clock|clk_1Hz ; -1.709 ; -1.709 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[3]   ; div_50MHz_clock:div_clock|clk_1Hz ; -1.752 ; -1.752 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[4]   ; div_50MHz_clock:div_clock|clk_1Hz ; -1.739 ; -1.739 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hour_config[5]   ; div_50MHz_clock:div_clock|clk_1Hz ; -2.473 ; -2.473 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; minute_config[*]  ; div_50MHz_clock:div_clock|clk_1Hz ; -1.695 ; -1.695 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[0] ; div_50MHz_clock:div_clock|clk_1Hz ; -1.695 ; -1.695 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[1] ; div_50MHz_clock:div_clock|clk_1Hz ; -1.709 ; -1.709 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[2] ; div_50MHz_clock:div_clock|clk_1Hz ; -1.707 ; -1.707 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[3] ; div_50MHz_clock:div_clock|clk_1Hz ; -1.840 ; -1.840 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[4] ; div_50MHz_clock:div_clock|clk_1Hz ; -1.701 ; -1.701 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  minute_config[5] ; div_50MHz_clock:div_clock|clk_1Hz ; -1.796 ; -1.796 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; second_config[*]  ; div_50MHz_clock:div_clock|clk_1Hz ; -1.635 ; -1.635 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[0] ; div_50MHz_clock:div_clock|clk_1Hz ; -1.653 ; -1.653 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[1] ; div_50MHz_clock:div_clock|clk_1Hz ; -1.691 ; -1.691 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[2] ; div_50MHz_clock:div_clock|clk_1Hz ; -1.849 ; -1.849 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[3] ; div_50MHz_clock:div_clock|clk_1Hz ; -1.802 ; -1.802 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[4] ; div_50MHz_clock:div_clock|clk_1Hz ; -1.813 ; -1.813 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  second_config[5] ; div_50MHz_clock:div_clock|clk_1Hz ; -1.635 ; -1.635 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
+-------------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; hex0[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 10.498 ; 10.498 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 10.407 ; 10.407 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 10.498 ; 10.498 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.872  ; 8.872  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 10.387 ; 10.387 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.072  ; 9.072  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 10.422 ; 10.422 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 10.365 ; 10.365 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex1[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 9.721  ; 9.721  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.721  ; 9.721  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.579  ; 9.579  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.195  ; 8.195  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.721  ; 9.721  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.383  ; 9.383  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.455  ; 9.455  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.108  ; 8.108  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex2[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 10.418 ; 10.418 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 10.143 ; 10.143 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.884  ; 9.884  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.723  ; 8.723  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 10.389 ; 10.389 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.524  ; 8.524  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 10.418 ; 10.418 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 10.146 ; 10.146 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex3[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 9.455  ; 9.455  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.455  ; 9.455  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.974  ; 8.974  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.398  ; 8.398  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.455  ; 9.455  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.984  ; 8.984  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.222  ; 9.222  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.187  ; 8.187  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex4[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 9.803  ; 9.803  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.587  ; 9.587  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.531  ; 9.531  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.198  ; 9.198  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.184  ; 9.184  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.167  ; 9.167  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.803  ; 9.803  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.157  ; 9.157  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex5[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 9.058  ; 9.058  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.025  ; 9.025  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.915  ; 8.915  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.331  ; 8.331  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.025  ; 9.025  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.916  ; 8.916  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 9.058  ; 9.058  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 8.025  ; 8.025  ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; hex0[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 4.020 ; 4.020 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.143 ; 4.143 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.087 ; 4.087 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.020 ; 4.020 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.143 ; 4.143 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.046 ; 4.046 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.164 ; 4.164 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex0[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.119 ; 4.119 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex1[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 4.126 ; 4.126 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.486 ; 4.486 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.197 ; 4.197 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.214 ; 4.214 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.486 ; 4.486 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.126 ; 4.126 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.362 ; 4.362 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex1[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.197 ; 4.197 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex2[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 4.131 ; 4.131 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.254 ; 4.254 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.218 ; 4.218 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.240 ; 4.240 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.363 ; 4.363 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.131 ; 4.131 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.395 ; 4.395 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex2[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.251 ; 4.251 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex3[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 4.188 ; 4.188 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.582 ; 4.582 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.216 ; 4.216 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.249 ; 4.249 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.582 ; 4.582 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.188 ; 4.188 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.482 ; 4.482 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex3[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.329 ; 4.329 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex4[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 4.022 ; 4.022 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.255 ; 4.255 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.223 ; 4.223 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.079 ; 4.079 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.036 ; 4.036 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.023 ; 4.023 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.348 ; 4.348 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex4[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.022 ; 4.022 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
; hex5[*]   ; div_50MHz_clock:div_clock|clk_1Hz ; 4.164 ; 4.164 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[0]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.279 ; 4.279 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[1]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.194 ; 4.194 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[2]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.183 ; 4.183 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[3]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.279 ; 4.279 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[4]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.197 ; 4.197 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[5]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.309 ; 4.309 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
;  hex5[6]  ; div_50MHz_clock:div_clock|clk_1Hz ; 4.164 ; 4.164 ; Rise       ; div_50MHz_clock:div_clock|clk_1Hz ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------+
; Progagation Delay                                          ;
+------------------+-------------+--------+----+----+--------+
; Input Port       ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------------+-------------+--------+----+----+--------+
; config_en        ; error       ; 9.801  ;    ;    ; 9.801  ;
; hour_config[3]   ; error       ; 10.268 ;    ;    ; 10.268 ;
; hour_config[4]   ; error       ; 10.207 ;    ;    ; 10.207 ;
; hour_config[5]   ; error       ; 10.635 ;    ;    ; 10.635 ;
; minute_config[2] ; error       ; 10.832 ;    ;    ; 10.832 ;
; minute_config[3] ; error       ; 10.605 ;    ;    ; 10.605 ;
; minute_config[4] ; error       ; 10.853 ;    ;    ; 10.853 ;
; minute_config[5] ; error       ; 10.944 ;    ;    ; 10.944 ;
; second_config[2] ; error       ; 10.975 ;    ;    ; 10.975 ;
; second_config[3] ; error       ; 10.890 ;    ;    ; 10.890 ;
; second_config[4] ; error       ; 10.652 ;    ;    ; 10.652 ;
; second_config[5] ; error       ; 10.597 ;    ;    ; 10.597 ;
+------------------+-------------+--------+----+----+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------------+-------------+-------+----+----+-------+
; Input Port       ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------------+-------------+-------+----+----+-------+
; config_en        ; error       ; 5.440 ;    ;    ; 5.440 ;
; hour_config[3]   ; error       ; 5.645 ;    ;    ; 5.645 ;
; hour_config[4]   ; error       ; 5.608 ;    ;    ; 5.608 ;
; hour_config[5]   ; error       ; 5.829 ;    ;    ; 5.829 ;
; minute_config[2] ; error       ; 5.899 ;    ;    ; 5.899 ;
; minute_config[3] ; error       ; 5.795 ;    ;    ; 5.795 ;
; minute_config[4] ; error       ; 5.926 ;    ;    ; 5.926 ;
; minute_config[5] ; error       ; 5.956 ;    ;    ; 5.956 ;
; second_config[2] ; error       ; 5.995 ;    ;    ; 5.995 ;
; second_config[3] ; error       ; 5.947 ;    ;    ; 5.947 ;
; second_config[4] ; error       ; 5.829 ;    ;    ; 5.829 ;
; second_config[5] ; error       ; 5.805 ;    ;    ; 5.805 ;
+------------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clock                             ; clock                             ; 871      ; 0        ; 0        ; 0        ;
; div_50MHz_clock:div_clock|clk_1Hz ; clock                             ; 1        ; 1        ; 0        ; 0        ;
; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 279      ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clock                             ; clock                             ; 871      ; 0        ; 0        ; 0        ;
; div_50MHz_clock:div_clock|clk_1Hz ; clock                             ; 1        ; 1        ; 0        ; 0        ;
; div_50MHz_clock:div_clock|clk_1Hz ; div_50MHz_clock:div_clock|clk_1Hz ; 279      ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 279   ; 279  ;
; Unconstrained Output Ports      ; 43    ; 43   ;
; Unconstrained Output Port Paths ; 240   ; 240  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Nov 26 10:50:30 2023
Info: Command: quartus_sta procedural_assignment -c procedural_assignment
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'procedural_assignment.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name div_50MHz_clock:div_clock|clk_1Hz div_50MHz_clock:div_clock|clk_1Hz
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.815
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.815       -66.430 clock 
    Info (332119):    -1.882       -29.253 div_50MHz_clock:div_clock|clk_1Hz 
Info (332146): Worst-case hold slack is -2.528
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.528        -2.528 clock 
    Info (332119):     0.935         0.000 div_50MHz_clock:div_clock|clk_1Hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -27.380 clock 
    Info (332119):    -0.500       -18.000 div_50MHz_clock:div_clock|clk_1Hz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.778
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.778       -17.255 clock 
    Info (332119):    -0.355        -4.024 div_50MHz_clock:div_clock|clk_1Hz 
Info (332146): Worst-case hold slack is -1.572
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.572        -1.572 clock 
    Info (332119):     0.413         0.000 div_50MHz_clock:div_clock|clk_1Hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -27.380 clock 
    Info (332119):    -0.500       -18.000 div_50MHz_clock:div_clock|clk_1Hz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4558 megabytes
    Info: Processing ended: Sun Nov 26 10:50:32 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


