vendor_name = ModelSim
source_file = 1, C:/Users/zxw6805/Desktop/zxw_EEEE_220_F13/zxw_mux2to1.v/zxw_mux2to1verilog2/zxw_mux2to1_verilog.v
source_file = 1, C:/Users/zxw6805/Desktop/zxw_EEEE_220_F13/zxw_mux2to1.v/zxw_mux2to1verilog2/zxw_mux2to1_v.vwf
source_file = 1, C:/Users/zxw6805/Desktop/zxw_EEEE_220_F13/zxw_mux2to1.v/zxw_mux2to1verilog2/db/zxw_mux2to1_verilog.cbx.xml
design_name = zxw_mux2to1_verilog
instance = comp, \f~output , f~output, zxw_mux2to1_verilog, 1
instance = comp, \x1~input , x1~input, zxw_mux2to1_verilog, 1
instance = comp, \x2~input , x2~input, zxw_mux2to1_verilog, 1
instance = comp, \s~input , s~input, zxw_mux2to1_verilog, 1
instance = comp, \comb~0 , comb~0, zxw_mux2to1_verilog, 1
