{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625754671882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625754671883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  8 22:31:11 2021 " "Processing started: Thu Jul  8 22:31:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625754671883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754671883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VerilogBoy_DE2-115 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off VerilogBoy_DE2-115 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754671883 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625754672073 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625754672074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/Tobu/tobu_3.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/Tobu/tobu_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 tobu_3 " "Found entity 1: tobu_3" {  } { { "rom/Tobu/tobu_3.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Tobu/tobu_3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/Tobu/tobu_2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/Tobu/tobu_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tobu_2 " "Found entity 1: tobu_2" {  } { { "rom/Tobu/tobu_2.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Tobu/tobu_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/Tobu/tobu_1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/Tobu/tobu_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tobu_1 " "Found entity 1: tobu_1" {  } { { "rom/Tobu/tobu_1.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Tobu/tobu_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/Tobu/tobu_0.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/Tobu/tobu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tobu_0 " "Found entity 1: tobu_0" {  } { { "rom/Tobu/tobu_0.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Tobu/tobu_0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/Tobu/CartTobu.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/Tobu/CartTobu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CartTobu " "Found entity 1: CartTobu" {  } { { "rom/Tobu/CartTobu.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Tobu/CartTobu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL/PLL_0.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL/PLL_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0 " "Found entity 1: PLL_0" {  } { { "PLL/PLL_0.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/PLL/PLL_0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "testbench.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/Tetris/Cart.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/Tetris/Cart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cart " "Found entity 1: Cart" {  } { { "rom/Tetris/Cart.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Tetris/Cart.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/Mario/CartMario.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/Mario/CartMario.v" { { "Info" "ISGN_ENTITY_NAME" "1 CartMario " "Found entity 1: CartMario" {  } { { "rom/Mario/CartMario.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Mario/CartMario.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ram/Cart_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file Ram/Cart_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cart_ram " "Found entity 1: Cart_ram" {  } { { "Ram/Cart_ram.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/Ram/Cart_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file Uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "Uart/uart.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/Uart/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Uart/transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file Uart/transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "Uart/transmitter.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/Uart/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Uart/receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file Uart/receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "Uart/receiver.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/Uart/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Uart/baud_rate_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file Uart/baud_rate_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_gen " "Found entity 1: baud_rate_gen" {  } { { "Uart/baud_rate_gen.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/Uart/baud_rate_gen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2_keyboard/ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file PS2_keyboard/ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "PS2_keyboard/ps2_keyboard.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/PS2_keyboard/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_timing " "Found entity 1: vga_timing" {  } { { "VerilogBoyRtl/vga_timing.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/vga_timing.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/vga_mixer.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/vga_mixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mixer " "Found entity 1: vga_mixer" {  } { { "VerilogBoyRtl/vga_mixer.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/vga_mixer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/vga_font.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/vga_font.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_font " "Found entity 1: vga_font" {  } { { "VerilogBoyRtl/vga_font.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/vga_font.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "VerilogBoyRtl/timer.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/timer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/sound_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/sound_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 sound_wave " "Found entity 1: sound_wave" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_wave.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/sound_vol_env.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/sound_vol_env.v" { { "Info" "ISGN_ENTITY_NAME" "1 sound_vol_env " "Found entity 1: sound_vol_env" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/sound_square.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/sound_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 sound_square " "Found entity 1: sound_square" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/sound_noise.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/sound_noise.v" { { "Info" "ISGN_ENTITY_NAME" "1 sound_noise " "Found entity 1: sound_noise" {  } { { "VerilogBoyRtl/sound_noise.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_noise.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/sound_length_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/sound_length_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sound_length_ctr " "Found entity 1: sound_length_ctr" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/sound_channel_mix.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/sound_channel_mix.v" { { "Info" "ISGN_ENTITY_NAME" "1 sound_channel_mix " "Found entity 1: sound_channel_mix" {  } { { "VerilogBoyRtl/sound_channel_mix.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_channel_mix.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/sound.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/sound.v" { { "Info" "ISGN_ENTITY_NAME" "1 sound " "Found entity 1: sound" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/singlereg.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/singlereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlereg " "Found entity 1: singlereg" {  } { { "VerilogBoyRtl/singlereg.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/singlereg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/singleport_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/singleport_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 singleport_ram " "Found entity 1: singleport_ram" {  } { { "VerilogBoyRtl/singleport_ram.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/singleport_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/serial.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial " "Found entity 1: serial" {  } { { "VerilogBoyRtl/serial.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/serial.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "VerilogBoyRtl/regfile.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/regfile.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pf_empty PF_EMPTY ppu.v(227) " "Verilog HDL Declaration information at ppu.v(227): object \"pf_empty\" differs only in case from object \"PF_EMPTY\" in the same scope" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/ppu.v" 227 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1625754676511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/ppu.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/ppu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ppu " "Found entity 1: ppu" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/ppu.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/mbc5.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/mbc5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mbc5 " "Found entity 1: mbc5" {  } { { "VerilogBoyRtl/mbc5.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/mbc5.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/dma.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma " "Found entity 1: dma" {  } { { "VerilogBoyRtl/dma.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/dma.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "VerilogBoyRtl/cpu.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/cpu.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/control.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "VerilogBoyRtl/control.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/control.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/common.v 0 0 " "Found 0 design units, including 0 entities, in source file VerilogBoyRtl/common.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "VerilogBoyRtl/clk_div.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/clk_div.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/brom_comb.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/brom_comb.v" { { "Info" "ISGN_ENTITY_NAME" "1 brom_comb " "Found entity 1: brom_comb" {  } { { "VerilogBoyRtl/brom_comb.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/brom_comb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676518 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "boy.v(67) " "Verilog HDL warning at boy.v(67): extended using \"x\" or \"z\"" {  } { { "VerilogBoyRtl/boy.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/boy.v" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1625754676518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/boy.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/boy.v" { { "Info" "ISGN_ENTITY_NAME" "1 boy " "Found entity 1: boy" {  } { { "VerilogBoyRtl/boy.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/boy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "VerilogBoyRtl/alu.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/alu.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676520 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "int_serial_ack boy.v(148) " "Verilog HDL Implicit Net warning at boy.v(148): created implicit net for \"int_serial_ack\"" {  } { { "VerilogBoyRtl/boy.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/boy.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754676520 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625754676580 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUDIO_SCL top.v(31) " "Output port \"AUDIO_SCL\" at top.v(31) has no driver" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1625754676587 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_RED top.v(35) " "Output port \"LED_RED\" at top.v(35) has no driver" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1625754676587 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_GREEN top.v(36) " "Output port \"LED_GREEN\" at top.v(36) has no driver" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1625754676587 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_BLUE top.v(37) " "Output port \"LED_BLUE\" at top.v(37) has no driver" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1625754676587 "|top"}
{ "Warning" "WSGN_SEARCH_FILE" "reset/resetGen.v 1 1 " "Using design file reset/resetGen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 resetGen " "Found entity 1: resetGen" {  } { { "resetGen.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/reset/resetGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676601 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625754676601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resetGen resetGen:pll " "Elaborating entity \"resetGen\" for hierarchy \"resetGen:pll\"" {  } { { "top.v" "pll" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754676602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0 PLL_0:PLL_0_inst " "Elaborating entity \"PLL_0\" for hierarchy \"PLL_0:PLL_0_inst\"" {  } { { "top.v" "PLL_0_inst" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754676609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_0:PLL_0_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_0:PLL_0_inst\|altpll:altpll_component\"" {  } { { "PLL/PLL_0.v" "altpll_component" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/PLL/PLL_0.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754676636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_0:PLL_0_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_0:PLL_0_inst\|altpll:altpll_component\"" {  } { { "PLL/PLL_0.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/PLL/PLL_0.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754676645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_0:PLL_0_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL_0:PLL_0_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 3 " "Parameter \"clk2_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754676645 ""}  } { { "PLL/PLL_0.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/PLL/PLL_0.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625754676645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0_altpll " "Found entity 1: PLL_0_altpll" {  } { { "db/PLL_0_altpll.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/PLL_0_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754676674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754676674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0_altpll PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated " "Elaborating entity \"PLL_0_altpll\" for hierarchy \"PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754676675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boy boy:boy " "Elaborating entity \"boy\" for hierarchy \"boy:boy\"" {  } { { "top.v" "boy" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754676681 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_serial_ack boy.v(148) " "Verilog HDL or VHDL warning at boy.v(148): object \"int_serial_ack\" assigned a value but never read" {  } { { "VerilogBoyRtl/boy.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/boy.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625754676682 "|top|boy:boy"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "int_serial_req boy.v(104) " "Verilog HDL warning at boy.v(104): object int_serial_req used but never assigned" {  } { { "VerilogBoyRtl/boy.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/boy.v" 104 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1625754676682 "|top|boy:boy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "int_serial_req 0 boy.v(104) " "Net \"int_serial_req\" at boy.v(104) has no driver or initial value, using a default initial value '0'" {  } { { "VerilogBoyRtl/boy.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/boy.v" 104 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1625754676689 "|top|boy:boy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu boy:boy\|cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"boy:boy\|cpu:cpu\"" {  } { { "VerilogBoyRtl/boy.v" "cpu" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/boy.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754676699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control boy:boy\|cpu:cpu\|control:control " "Elaborating entity \"control\" for hierarchy \"boy:boy\|cpu:cpu\|control:control\"" {  } { { "VerilogBoyRtl/cpu.v" "control" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/cpu.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754676728 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(208) " "Verilog HDL Case Statement warning at control.v(208): incomplete case statement has no default case item" {  } { { "VerilogBoyRtl/control.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/control.v" 208 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1625754676731 "|top|boy:boy|cpu:cpu|control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile boy:boy\|cpu:cpu\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"boy:boy\|cpu:cpu\|regfile:regfile\"" {  } { { "VerilogBoyRtl/cpu.v" "regfile" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/cpu.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754676796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlereg boy:boy\|cpu:cpu\|singlereg:acc " "Elaborating entity \"singlereg\" for hierarchy \"boy:boy\|cpu:cpu\|singlereg:acc\"" {  } { { "VerilogBoyRtl/cpu.v" "acc" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/cpu.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754676804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu boy:boy\|cpu:cpu\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"boy:boy\|cpu:cpu\|alu:alu\"" {  } { { "VerilogBoyRtl/cpu.v" "alu" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/cpu.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754676806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma boy:boy\|dma:dma " "Elaborating entity \"dma\" for hierarchy \"boy:boy\|dma:dma\"" {  } { { "VerilogBoyRtl/boy.v" "dma" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/boy.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754676814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ppu boy:boy\|ppu:ppu " "Elaborating entity \"ppu\" for hierarchy \"boy:boy\|ppu:ppu\"" {  } { { "VerilogBoyRtl/boy.v" "ppu" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/boy.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754676822 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_bg_disp ppu.v(118) " "Verilog HDL or VHDL warning at ppu.v(118): object \"reg_bg_disp\" assigned a value but never read" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/ppu.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625754676824 "|top|boy:boy|ppu:ppu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_coin_flag ppu.v(123) " "Verilog HDL or VHDL warning at ppu.v(123): object \"reg_coin_flag\" assigned a value but never read" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/ppu.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625754676824 "|top|boy:boy|ppu:ppu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vram_access_int ppu.v(146) " "Verilog HDL or VHDL warning at ppu.v(146): object \"vram_access_int\" assigned a value but never read" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/ppu.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625754676824 "|top|boy:boy|ppu:ppu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h_extra ppu.v(310) " "Verilog HDL or VHDL warning at ppu.v(310): object \"h_extra\" assigned a value but never read" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/ppu.v" 310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625754676824 "|top|boy:boy|ppu:ppu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_obj_x ppu.v(401) " "Verilog HDL or VHDL warning at ppu.v(401): object \"current_obj_x\" assigned a value but never read" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/ppu.v" 401 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625754676825 "|top|boy:boy|ppu:ppu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ppu.v(338) " "Verilog HDL assignment warning at ppu.v(338): truncated value with size 32 to match size of target (13)" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/ppu.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625754676827 "|top|boy:boy|ppu:ppu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ppu.v(341) " "Verilog HDL assignment warning at ppu.v(341): truncated value with size 32 to match size of target (13)" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/ppu.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625754676827 "|top|boy:boy|ppu:ppu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ppu.v(382) " "Verilog HDL assignment warning at ppu.v(382): truncated value with size 32 to match size of target (4)" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/ppu.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625754676828 "|top|boy:boy|ppu:ppu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ppu.v(410) " "Verilog HDL assignment warning at ppu.v(410): truncated value with size 8 to match size of target (4)" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/ppu.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625754676829 "|top|boy:boy|ppu:ppu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ppu.v(417) " "Verilog HDL assignment warning at ppu.v(417): truncated value with size 32 to match size of target (13)" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/ppu.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625754676830 "|top|boy:boy|ppu:ppu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ppu.v(511) " "Verilog HDL assignment warning at ppu.v(511): truncated value with size 32 to match size of target (8)" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/ppu.v" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625754676833 "|top|boy:boy|ppu:ppu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ppu.v(542) " "Verilog HDL assignment warning at ppu.v(542): truncated value with size 32 to match size of target (8)" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/ppu.v" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625754676833 "|top|boy:boy|ppu:ppu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singleport_ram boy:boy\|ppu:ppu\|singleport_ram:br_vram " "Elaborating entity \"singleport_ram\" for hierarchy \"boy:boy\|ppu:ppu\|singleport_ram:br_vram\"" {  } { { "VerilogBoyRtl/ppu.v" "br_vram" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/ppu.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754676951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer boy:boy\|timer:timer " "Elaborating entity \"timer\" for hierarchy \"boy:boy\|timer:timer\"" {  } { { "VerilogBoyRtl/boy.v" "timer" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/boy.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754676988 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_in_timer timer.v(36) " "Verilog HDL or VHDL warning at timer.v(36): object \"addr_in_timer\" assigned a value but never read" {  } { { "VerilogBoyRtl/timer.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/timer.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625754676988 "|top|boy:boy|timer:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound boy:boy\|sound:sound " "Elaborating entity \"sound\" for hierarchy \"boy:boy\|sound:sound\"" {  } { { "VerilogBoyRtl/boy.v" "sound" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/boy.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754676995 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s02_vin sound.v(99) " "Verilog HDL or VHDL warning at sound.v(99): object \"s02_vin\" assigned a value but never read" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625754676996 "|top|boy:boy|sound:sound"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s01_vin sound.v(101) " "Verilog HDL or VHDL warning at sound.v(101): object \"s01_vin\" assigned a value but never read" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625754676996 "|top|boy:boy|sound:sound"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr_in_regs sound.v(135) " "Verilog HDL Always Construct warning at sound.v(135): variable \"addr_in_regs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625754676997 "|top|boy:boy|sound:sound"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sound_enable sound.v(137) " "Verilog HDL Always Construct warning at sound.v(137): variable \"sound_enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625754676997 "|top|boy:boy|sound:sound"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch4_on_flag sound.v(137) " "Verilog HDL Always Construct warning at sound.v(137): variable \"ch4_on_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625754676997 "|top|boy:boy|sound:sound"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch3_on_flag sound.v(137) " "Verilog HDL Always Construct warning at sound.v(137): variable \"ch3_on_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625754676997 "|top|boy:boy|sound:sound"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_on_flag sound.v(137) " "Verilog HDL Always Construct warning at sound.v(137): variable \"ch2_on_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625754676997 "|top|boy:boy|sound:sound"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_on_flag sound.v(137) " "Verilog HDL Always Construct warning at sound.v(137): variable \"ch1_on_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625754676997 "|top|boy:boy|sound:sound"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_addr sound.v(139) " "Verilog HDL Always Construct warning at sound.v(139): variable \"reg_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625754676997 "|top|boy:boy|sound:sound"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr_in_wave sound.v(142) " "Verilog HDL Always Construct warning at sound.v(142): variable \"addr_in_wave\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625754676997 "|top|boy:boy|sound:sound"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wave_addr sound.v(143) " "Verilog HDL Always Construct warning at sound.v(143): variable \"wave_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625754676997 "|top|boy:boy|sound:sound"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div boy:boy\|sound:sound\|clk_div:frame_div " "Elaborating entity \"clk_div\" for hierarchy \"boy:boy\|sound:sound\|clk_div:frame_div\"" {  } { { "VerilogBoyRtl/sound.v" "frame_div" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div boy:boy\|sound:sound\|clk_div:freq_div " "Elaborating entity \"clk_div\" for hierarchy \"boy:boy\|sound:sound\|clk_div:freq_div\"" {  } { { "VerilogBoyRtl/sound.v" "freq_div" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_square boy:boy\|sound:sound\|sound_square:sound_ch1 " "Elaborating entity \"sound_square\" for hierarchy \"boy:boy\|sound:sound\|sound_square:sound_ch1\"" {  } { { "VerilogBoyRtl/sound.v" "sound_ch1" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_vol_env boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env " "Elaborating entity \"sound_vol_env\" for hierarchy \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\"" {  } { { "VerilogBoyRtl/sound_square.v" "sound_vol_env" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_length_ctr boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr " "Elaborating entity \"sound_length_ctr\" for hierarchy \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\"" {  } { { "VerilogBoyRtl/sound_square.v" "sound_length_ctr" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_channel_mix boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_channel_mix:sound_channel_mix " "Elaborating entity \"sound_channel_mix\" for hierarchy \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_channel_mix:sound_channel_mix\"" {  } { { "VerilogBoyRtl/sound_square.v" "sound_channel_mix" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_wave boy:boy\|sound:sound\|sound_wave:sound_ch3 " "Elaborating entity \"sound_wave\" for hierarchy \"boy:boy\|sound:sound\|sound_wave:sound_ch3\"" {  } { { "VerilogBoyRtl/sound.v" "sound_ch3" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_length_ctr boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr " "Elaborating entity \"sound_length_ctr\" for hierarchy \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\"" {  } { { "VerilogBoyRtl/sound_wave.v" "sound_length_ctr" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_wave.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_noise boy:boy\|sound:sound\|sound_noise:sound_ch4 " "Elaborating entity \"sound_noise\" for hierarchy \"boy:boy\|sound:sound\|sound_noise:sound_ch4\"" {  } { { "VerilogBoyRtl/sound.v" "sound_ch4" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sound_noise.v(71) " "Verilog HDL assignment warning at sound_noise.v(71): truncated value with size 32 to match size of target (5)" {  } { { "VerilogBoyRtl/sound_noise.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_noise.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625754677070 "|top|boy:boy|sound:sound|sound_noise:sound_ch4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brom_comb boy:boy\|brom_comb:brom " "Elaborating entity \"brom_comb\" for hierarchy \"boy:boy\|brom_comb:brom\"" {  } { { "VerilogBoyRtl/boy.v" "brom" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/boy.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677075 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "brom_array.data_a 0 brom_comb.v(7) " "Net \"brom_array.data_a\" at brom_comb.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "VerilogBoyRtl/brom_comb.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/brom_comb.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1625754677077 "|top|boy:boy|brom_comb:brom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "brom_array.waddr_a 0 brom_comb.v(7) " "Net \"brom_array.waddr_a\" at brom_comb.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "VerilogBoyRtl/brom_comb.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/brom_comb.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1625754677077 "|top|boy:boy|brom_comb:brom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "brom_array.we_a 0 brom_comb.v(7) " "Net \"brom_array.we_a\" at brom_comb.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "VerilogBoyRtl/brom_comb.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/brom_comb.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1625754677077 "|top|boy:boy|brom_comb:brom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mbc5 mbc5:mbc5 " "Elaborating entity \"mbc5\" for hierarchy \"mbc5:mbc5\"" {  } { { "top.v" "mbc5" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cart_ram Cart_ram:Cart_ram_inst " "Elaborating entity \"Cart_ram\" for hierarchy \"Cart_ram:Cart_ram_inst\"" {  } { { "top.v" "Cart_ram_inst" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "Ram/Cart_ram.v" "altsyncram_component" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/Ram/Cart_ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "Ram/Cart_ram.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/Ram/Cart_ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677114 ""}  } { { "Ram/Cart_ram.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/Ram/Cart_ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625754677114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ag1 " "Found entity 1: altsyncram_2ag1" {  } { { "db/altsyncram_2ag1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_2ag1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754677143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754677143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ag1 Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component\|altsyncram_2ag1:auto_generated " "Elaborating entity \"altsyncram_2ag1\" for hierarchy \"Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component\|altsyncram_2ag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754677179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754677179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component\|altsyncram_2ag1:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component\|altsyncram_2ag1:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_2ag1.tdf" "decode3" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_2ag1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754677206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754677206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component\|altsyncram_2ag1:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component\|altsyncram_2ag1:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_2ag1.tdf" "rden_decode" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_2ag1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/mux_6nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754677233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754677233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6nb Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component\|altsyncram_2ag1:auto_generated\|mux_6nb:mux2 " "Elaborating entity \"mux_6nb\" for hierarchy \"Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component\|altsyncram_2ag1:auto_generated\|mux_6nb:mux2\"" {  } { { "db/altsyncram_2ag1.tdf" "mux2" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_2ag1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CartTobu CartTobu:tobu " "Elaborating entity \"CartTobu\" for hierarchy \"CartTobu:tobu\"" {  } { { "top.v" "tobu" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tobu_0 CartTobu:tobu\|tobu_0:tobu_0_inst " "Elaborating entity \"tobu_0\" for hierarchy \"CartTobu:tobu\|tobu_0:tobu_0_inst\"" {  } { { "rom/Tobu/CartTobu.v" "tobu_0_inst" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Tobu/CartTobu.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\"" {  } { { "rom/Tobu/tobu_0.v" "altsyncram_component" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Tobu/tobu_0.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\"" {  } { { "rom/Tobu/tobu_0.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Tobu/tobu_0.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tobu_0.mif " "Parameter \"init_file\" = \"tobu_0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=t_1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=t_1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754677258 ""}  } { { "rom/Tobu/tobu_0.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Tobu/tobu_0.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625754677258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7tb1 " "Found entity 1: altsyncram_7tb1" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_7tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754677284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754677284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7tb1 CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated " "Elaborating entity \"altsyncram_7tb1\" for hierarchy \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_akd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_akd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_akd2 " "Found entity 1: altsyncram_akd2" {  } { { "db/altsyncram_akd2.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_akd2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754677322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754677322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_akd2 CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|altsyncram_akd2:altsyncram1 " "Elaborating entity \"altsyncram_akd2\" for hierarchy \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|altsyncram_akd2:altsyncram1\"" {  } { { "db/altsyncram_7tb1.tdf" "altsyncram1" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_7tb1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754677695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754677695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|altsyncram_akd2:altsyncram1\|decode_rsa:decode4 " "Elaborating entity \"decode_rsa\" for hierarchy \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|altsyncram_akd2:altsyncram1\|decode_rsa:decode4\"" {  } { { "db/altsyncram_akd2.tdf" "decode4" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_akd2.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754677723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754677723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|altsyncram_akd2:altsyncram1\|decode_k8a:rden_decode_a " "Elaborating entity \"decode_k8a\" for hierarchy \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|altsyncram_akd2:altsyncram1\|decode_k8a:rden_decode_a\"" {  } { { "db/altsyncram_akd2.tdf" "rden_decode_a" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_akd2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/mux_bnb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754677752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754677752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bnb CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|altsyncram_akd2:altsyncram1\|mux_bnb:mux6 " "Elaborating entity \"mux_bnb\" for hierarchy \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|altsyncram_akd2:altsyncram1\|mux_bnb:mux6\"" {  } { { "db/altsyncram_akd2.tdf" "mux6" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_akd2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754677752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7tb1.tdf" "mgl_prim2" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_7tb1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754678151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_7tb1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754678161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1952395520 " "Parameter \"NODE_NAME\" = \"1952395520\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 65536 " "Parameter \"NUMWORDS\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678161 ""}  } { { "db/altsyncram_7tb1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_7tb1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625754678161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754678254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754678348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754678435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tobu_1 CartTobu:tobu\|tobu_1:tobu_1_inst " "Elaborating entity \"tobu_1\" for hierarchy \"CartTobu:tobu\|tobu_1:tobu_1_inst\"" {  } { { "rom/Tobu/CartTobu.v" "tobu_1_inst" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Tobu/CartTobu.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754678473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\"" {  } { { "rom/Tobu/tobu_1.v" "altsyncram_component" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Tobu/tobu_1.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754678479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\"" {  } { { "rom/Tobu/tobu_1.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Tobu/tobu_1.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754678486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tobu_1.mif " "Parameter \"init_file\" = \"tobu_1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=tb_1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=tb_1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678486 ""}  } { { "rom/Tobu/tobu_1.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Tobu/tobu_1.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625754678486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a0c1 " "Found entity 1: altsyncram_a0c1" {  } { { "db/altsyncram_a0c1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_a0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754678512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754678512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a0c1 CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated " "Elaborating entity \"altsyncram_a0c1\" for hierarchy \"CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754678513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bkd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bkd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bkd2 " "Found entity 1: altsyncram_bkd2" {  } { { "db/altsyncram_bkd2.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_bkd2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754678550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754678550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bkd2 CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated\|altsyncram_bkd2:altsyncram1 " "Elaborating entity \"altsyncram_bkd2\" for hierarchy \"CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated\|altsyncram_bkd2:altsyncram1\"" {  } { { "db/altsyncram_a0c1.tdf" "altsyncram1" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_a0c1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754678551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_a0c1.tdf" "mgl_prim2" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_a0c1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754678915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_a0c1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_a0c1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754678924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1952603953 " "Parameter \"NODE_NAME\" = \"1952603953\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 65536 " "Parameter \"NUMWORDS\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678924 ""}  } { { "db/altsyncram_a0c1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_a0c1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625754678924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tobu_2 CartTobu:tobu\|tobu_2:tobu_2_inst " "Elaborating entity \"tobu_2\" for hierarchy \"CartTobu:tobu\|tobu_2:tobu_2_inst\"" {  } { { "rom/Tobu/CartTobu.v" "tobu_2_inst" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Tobu/CartTobu.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754678933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\"" {  } { { "rom/Tobu/tobu_2.v" "altsyncram_component" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Tobu/tobu_2.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754678939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\"" {  } { { "rom/Tobu/tobu_2.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Tobu/tobu_2.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754678946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tobu_2.mif " "Parameter \"init_file\" = \"tobu_2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=tb_2 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=tb_2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754678946 ""}  } { { "rom/Tobu/tobu_2.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Tobu/tobu_2.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625754678946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c0c1 " "Found entity 1: altsyncram_c0c1" {  } { { "db/altsyncram_c0c1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_c0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754678972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754678972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c0c1 CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\|altsyncram_c0c1:auto_generated " "Elaborating entity \"altsyncram_c0c1\" for hierarchy \"CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\|altsyncram_c0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754678973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ckd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ckd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ckd2 " "Found entity 1: altsyncram_ckd2" {  } { { "db/altsyncram_ckd2.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_ckd2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754679010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754679010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ckd2 CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\|altsyncram_c0c1:auto_generated\|altsyncram_ckd2:altsyncram1 " "Elaborating entity \"altsyncram_ckd2\" for hierarchy \"CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\|altsyncram_c0c1:auto_generated\|altsyncram_ckd2:altsyncram1\"" {  } { { "db/altsyncram_c0c1.tdf" "altsyncram1" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_c0c1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754679011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\|altsyncram_c0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\|altsyncram_c0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_c0c1.tdf" "mgl_prim2" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_c0c1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754679371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\|altsyncram_c0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\|altsyncram_c0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_c0c1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_c0c1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754679380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\|altsyncram_c0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\|altsyncram_c0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1952603954 " "Parameter \"NODE_NAME\" = \"1952603954\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 65536 " "Parameter \"NUMWORDS\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679381 ""}  } { { "db/altsyncram_c0c1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_c0c1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625754679381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tobu_3 CartTobu:tobu\|tobu_3:tobu_3_inst " "Elaborating entity \"tobu_3\" for hierarchy \"CartTobu:tobu\|tobu_3:tobu_3_inst\"" {  } { { "rom/Tobu/CartTobu.v" "tobu_3_inst" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Tobu/CartTobu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754679389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\"" {  } { { "rom/Tobu/tobu_3.v" "altsyncram_component" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Tobu/tobu_3.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754679395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\"" {  } { { "rom/Tobu/tobu_3.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Tobu/tobu_3.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754679403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tobu_3.mif " "Parameter \"init_file\" = \"tobu_3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=tb_3 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=tb_3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679403 ""}  } { { "rom/Tobu/tobu_3.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Tobu/tobu_3.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625754679403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e0c1 " "Found entity 1: altsyncram_e0c1" {  } { { "db/altsyncram_e0c1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_e0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754679429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754679429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e0c1 CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\|altsyncram_e0c1:auto_generated " "Elaborating entity \"altsyncram_e0c1\" for hierarchy \"CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\|altsyncram_e0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754679429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dkd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dkd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dkd2 " "Found entity 1: altsyncram_dkd2" {  } { { "db/altsyncram_dkd2.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_dkd2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754679467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754679467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dkd2 CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\|altsyncram_e0c1:auto_generated\|altsyncram_dkd2:altsyncram1 " "Elaborating entity \"altsyncram_dkd2\" for hierarchy \"CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\|altsyncram_e0c1:auto_generated\|altsyncram_dkd2:altsyncram1\"" {  } { { "db/altsyncram_e0c1.tdf" "altsyncram1" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_e0c1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754679468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\|altsyncram_e0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\|altsyncram_e0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_e0c1.tdf" "mgl_prim2" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_e0c1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754679822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\|altsyncram_e0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\|altsyncram_e0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_e0c1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_e0c1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754679831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\|altsyncram_e0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\|altsyncram_e0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1952603955 " "Parameter \"NODE_NAME\" = \"1952603955\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 65536 " "Parameter \"NUMWORDS\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679831 ""}  } { { "db/altsyncram_e0c1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_e0c1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625754679831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CartMario CartMario:CartMario_inst " "Elaborating entity \"CartMario\" for hierarchy \"CartMario:CartMario_inst\"" {  } { { "top.v" "CartMario_inst" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754679841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CartMario:CartMario_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CartMario:CartMario_inst\|altsyncram:altsyncram_component\"" {  } { { "rom/Mario/CartMario.v" "altsyncram_component" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Mario/CartMario.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754679847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CartMario:CartMario_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CartMario:CartMario_inst\|altsyncram:altsyncram_component\"" {  } { { "rom/Mario/CartMario.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Mario/CartMario.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754679854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CartMario:CartMario_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"CartMario:CartMario_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Mario/mario.mif " "Parameter \"init_file\" = \"../Mario/mario.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754679854 ""}  } { { "rom/Mario/CartMario.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Mario/CartMario.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625754679854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qma1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qma1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qma1 " "Found entity 1: altsyncram_qma1" {  } { { "db/altsyncram_qma1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_qma1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754679887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754679887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qma1 CartMario:CartMario_inst\|altsyncram:altsyncram_component\|altsyncram_qma1:auto_generated " "Elaborating entity \"altsyncram_qma1\" for hierarchy \"CartMario:CartMario_inst\|altsyncram:altsyncram_component\|altsyncram_qma1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754679887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cart Cart:Cart_rom " "Elaborating entity \"Cart\" for hierarchy \"Cart:Cart_rom\"" {  } { { "top.v" "Cart_rom" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754680253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Cart:Cart_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Cart:Cart_rom\|altsyncram:altsyncram_component\"" {  } { { "rom/Tetris/Cart.v" "altsyncram_component" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Tetris/Cart.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754680259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Cart:Cart_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Cart:Cart_rom\|altsyncram:altsyncram_component\"" {  } { { "rom/Tetris/Cart.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Tetris/Cart.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754680266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Cart:Cart_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"Cart:Cart_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754680266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754680266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754680266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TetrisGB.hex " "Parameter \"init_file\" = \"TetrisGB.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754680266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754680266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754680266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754680266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754680266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754680266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754680266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754680266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754680266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754680266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754680266 ""}  } { { "rom/Tetris/Cart.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/rom/Tetris/Cart.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625754680266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uaa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uaa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uaa1 " "Found entity 1: altsyncram_uaa1" {  } { { "db/altsyncram_uaa1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_uaa1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754680296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754680296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uaa1 Cart:Cart_rom\|altsyncram:altsyncram_component\|altsyncram_uaa1:auto_generated " "Elaborating entity \"altsyncram_uaa1\" for hierarchy \"Cart:Cart_rom\|altsyncram:altsyncram_component\|altsyncram_uaa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754680296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_keyboard:ps2_inst " "Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_keyboard:ps2_inst\"" {  } { { "top.v" "ps2_inst" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754680496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart_inst " "Elaborating entity \"uart\" for hierarchy \"uart:uart_inst\"" {  } { { "top.v" "uart_inst" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754680501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate_gen uart:uart_inst\|baud_rate_gen:uart_baud " "Elaborating entity \"baud_rate_gen\" for hierarchy \"uart:uart_inst\|baud_rate_gen:uart_baud\"" {  } { { "Uart/uart.v" "uart_baud" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/Uart/uart.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754680503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter uart:uart_inst\|transmitter:uart_tx " "Elaborating entity \"transmitter\" for hierarchy \"uart:uart_inst\|transmitter:uart_tx\"" {  } { { "Uart/uart.v" "uart_tx" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/Uart/uart.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754680505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver uart:uart_inst\|receiver:uart_rx " "Elaborating entity \"receiver\" for hierarchy \"uart:uart_inst\|receiver:uart_rx\"" {  } { { "Uart/uart.v" "uart_rx" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/Uart/uart.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754680509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mixer vga_mixer:vga_mixer_instant " "Elaborating entity \"vga_mixer\" for hierarchy \"vga_mixer:vga_mixer_instant\"" {  } { { "top.v" "vga_mixer_instant" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754680515 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "font_ascii vga_mixer.v(61) " "Verilog HDL or VHDL warning at vga_mixer.v(61): object \"font_ascii\" assigned a value but never read" {  } { { "VerilogBoyRtl/vga_mixer.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/vga_mixer.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625754680515 "|top|vga_mixer:vga_mixer_instant"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "font_row vga_mixer.v(62) " "Verilog HDL or VHDL warning at vga_mixer.v(62): object \"font_row\" assigned a value but never read" {  } { { "VerilogBoyRtl/vga_mixer.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/vga_mixer.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625754680515 "|top|vga_mixer:vga_mixer_instant"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "font_col vga_mixer.v(63) " "Verilog HDL or VHDL warning at vga_mixer.v(63): object \"font_col\" assigned a value but never read" {  } { { "VerilogBoyRtl/vga_mixer.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/vga_mixer.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625754680515 "|top|vga_mixer:vga_mixer_instant"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "last_hold vga_mixer.v(110) " "Verilog HDL warning at vga_mixer.v(110): object last_hold used but never assigned" {  } { { "VerilogBoyRtl/vga_mixer.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/vga_mixer.v" 110 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1625754680515 "|top|vga_mixer:vga_mixer_instant"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gb_hs_last vga_mixer.v(116) " "Verilog HDL or VHDL warning at vga_mixer.v(116): object \"gb_hs_last\" assigned a value but never read" {  } { { "VerilogBoyRtl/vga_mixer.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/vga_mixer.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625754680523 "|top|vga_mixer:vga_mixer_instant"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 vga_mixer.v(153) " "Verilog HDL assignment warning at vga_mixer.v(153): truncated value with size 32 to match size of target (15)" {  } { { "VerilogBoyRtl/vga_mixer.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/vga_mixer.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625754680525 "|top|vga_mixer:vga_mixer_instant"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "last_hold 0 vga_mixer.v(110) " "Net \"last_hold\" at vga_mixer.v(110) has no driver or initial value, using a default initial value '0'" {  } { { "VerilogBoyRtl/vga_mixer.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/vga_mixer.v" 110 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1625754680541 "|top|vga_mixer:vga_mixer_instant"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_timing vga_mixer:vga_mixer_instant\|vga_timing:vga_timing " "Elaborating entity \"vga_timing\" for hierarchy \"vga_mixer:vga_mixer_instant\|vga_timing:vga_timing\"" {  } { { "VerilogBoyRtl/vga_mixer.v" "vga_timing" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/vga_mixer.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754680549 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_timing.v(122) " "Verilog HDL assignment warning at vga_timing.v(122): truncated value with size 32 to match size of target (11)" {  } { { "VerilogBoyRtl/vga_timing.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/vga_timing.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625754680551 "|top|vga_mixer:vga_mixer_instant|vga_timing:vga_timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_timing.v(123) " "Verilog HDL assignment warning at vga_timing.v(123): truncated value with size 32 to match size of target (11)" {  } { { "VerilogBoyRtl/vga_timing.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/vga_timing.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625754680551 "|top|vga_mixer:vga_mixer_instant|vga_timing:vga_timing"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1625754680924 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.07.08.22:31:22 Progress: Loading sld0739193b/alt_sld_fab_wrapper_hw.tcl " "2021.07.08.22:31:22 Progress: Loading sld0739193b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754682512 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754683698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754683782 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754684440 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754684517 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754684604 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754684709 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754684712 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754684713 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1625754685436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0739193b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0739193b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0739193b/alt_sld_fab.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/ip/sld0739193b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754685637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754685637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754685725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754685725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754685726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754685726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754685778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754685778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754685854 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754685854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754685854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754685915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754685915 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|Mux0 " "Found clock multiplexer boy:boy\|sound:sound\|sound_noise:sound_ch4\|Mux0" {  } { { "VerilogBoyRtl/sound_noise.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_noise.v" 60 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1625754686795 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1625754686795 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "boy:boy\|ppu:ppu\|oam_u_rtl_0 " "Inferred dual-clock RAM node \"boy:boy\|ppu:ppu\|oam_u_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1625754688137 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "boy:boy\|ppu:ppu\|oam_l_rtl_0 " "Inferred dual-clock RAM node \"boy:boy\|ppu:ppu\|oam_l_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1625754688137 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "boy:boy\|high_ram_rtl_0 " "Inferred dual-clock RAM node \"boy:boy\|high_ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1625754688137 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ps2_keyboard:ps2_inst\|fifo " "RAM logic \"ps2_keyboard:ps2_inst\|fifo\" is uninferred due to inappropriate RAM size" {  } { { "PS2_keyboard/ps2_keyboard.v" "fifo" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/PS2_keyboard/ps2_keyboard.v" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1625754688137 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "boy:boy\|brom_comb:brom\|brom_array " "RAM logic \"boy:boy\|brom_comb:brom\|brom_array\" is uninferred due to asynchronous read logic" {  } { { "VerilogBoyRtl/brom_comb.v" "brom_array" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/brom_comb.v" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1625754688137 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "boy:boy\|sound:sound\|wave " "RAM logic \"boy:boy\|sound:sound\|wave\" is uninferred due to asynchronous read logic" {  } { { "VerilogBoyRtl/sound.v" "wave" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 117 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1625754688137 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "boy:boy\|ppu:ppu\|obj_visible_list " "RAM logic \"boy:boy\|ppu:ppu\|obj_visible_list\" is uninferred due to inappropriate RAM size" {  } { { "VerilogBoyRtl/ppu.v" "obj_visible_list" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/ppu.v" 359 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1625754688137 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "boy:boy\|ppu:ppu\|obj_y_list " "RAM logic \"boy:boy\|ppu:ppu\|obj_y_list\" is uninferred due to inappropriate RAM size" {  } { { "VerilogBoyRtl/ppu.v" "obj_y_list" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/ppu.v" 361 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1625754688137 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1625754688137 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga_mixer:vga_mixer_instant\|gb_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga_mixer:vga_mixer_instant\|gb_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 23040 " "Parameter NUMWORDS_A set to 23040" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 23040 " "Parameter NUMWORDS_B set to 23040" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "boy:boy\|ppu:ppu\|oam_u_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"boy:boy\|ppu:ppu\|oam_u_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 80 " "Parameter NUMWORDS_A set to 80" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 80 " "Parameter NUMWORDS_B set to 80" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "boy:boy\|ppu:ppu\|oam_l_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"boy:boy\|ppu:ppu\|oam_l_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 80 " "Parameter NUMWORDS_A set to 80" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 80 " "Parameter NUMWORDS_B set to 80" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "boy:boy\|singleport_ram:br_wram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"boy:boy\|singleport_ram:br_wram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "boy:boy\|ppu:ppu\|singleport_ram:br_vram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"boy:boy\|ppu:ppu\|singleport_ram:br_vram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "boy:boy\|high_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"boy:boy\|high_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625754692486 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1625754692486 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1625754692486 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "boy:boy\|sound:sound\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"boy:boy\|sound:sound\|Mult0\"" {  } { { "VerilogBoyRtl/sound.v" "Mult0" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 347 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625754692488 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "boy:boy\|sound:sound\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"boy:boy\|sound:sound\|Mult1\"" {  } { { "VerilogBoyRtl/sound.v" "Mult1" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 348 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625754692488 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1625754692488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_mixer:vga_mixer_instant\|altsyncram:gb_buffer_rtl_0 " "Elaborated megafunction instantiation \"vga_mixer:vga_mixer_instant\|altsyncram:gb_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754692507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_mixer:vga_mixer_instant\|altsyncram:gb_buffer_rtl_0 " "Instantiated megafunction \"vga_mixer:vga_mixer_instant\|altsyncram:gb_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 23040 " "Parameter \"NUMWORDS_A\" = \"23040\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 2 " "Parameter \"WIDTH_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 23040 " "Parameter \"NUMWORDS_B\" = \"23040\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692507 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625754692507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i5h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i5h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i5h1 " "Found entity 1: altsyncram_i5h1" {  } { { "db/altsyncram_i5h1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_i5h1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754692535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754692535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/decode_lsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754692564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754692564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vmb " "Found entity 1: mux_vmb" {  } { { "db/mux_vmb.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/mux_vmb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754692592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754692592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "boy:boy\|ppu:ppu\|altsyncram:oam_u_rtl_0 " "Elaborated megafunction instantiation \"boy:boy\|ppu:ppu\|altsyncram:oam_u_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754692604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "boy:boy\|ppu:ppu\|altsyncram:oam_u_rtl_0 " "Instantiated megafunction \"boy:boy\|ppu:ppu\|altsyncram:oam_u_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 80 " "Parameter \"NUMWORDS_A\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 80 " "Parameter \"NUMWORDS_B\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692604 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625754692604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kmd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kmd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kmd1 " "Found entity 1: altsyncram_kmd1" {  } { { "db/altsyncram_kmd1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_kmd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754692632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754692632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "boy:boy\|singleport_ram:br_wram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"boy:boy\|singleport_ram:br_wram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754692651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "boy:boy\|singleport_ram:br_wram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"boy:boy\|singleport_ram:br_wram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692651 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625754692651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hf81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hf81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hf81 " "Found entity 1: altsyncram_hf81" {  } { { "db/altsyncram_hf81.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_hf81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754692679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754692679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "boy:boy\|altsyncram:high_ram_rtl_0 " "Elaborated megafunction instantiation \"boy:boy\|altsyncram:high_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754692697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "boy:boy\|altsyncram:high_ram_rtl_0 " "Instantiated megafunction \"boy:boy\|altsyncram:high_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692697 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625754692697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qpd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qpd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qpd1 " "Found entity 1: altsyncram_qpd1" {  } { { "db/altsyncram_qpd1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/altsyncram_qpd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754692725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754692725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "boy:boy\|sound:sound\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\"" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 347 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754692751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "boy:boy\|sound:sound\|lpm_mult:Mult0 " "Instantiated megafunction \"boy:boy\|sound:sound\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 9 " "Parameter \"LPM_WIDTHP\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 9 " "Parameter \"LPM_WIDTHR\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625754692751 ""}  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 347 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625754692751 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "boy:boy\|sound:sound\|lpm_mult:Mult0\|multcore:mult_core boy:boy\|sound:sound\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 347 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754692768 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "boy:boy\|sound:sound\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder boy:boy\|sound:sound\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 283 8 0 } } { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 347 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754692776 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "boy:boy\|sound:sound\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] boy:boy\|sound:sound\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 347 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754692788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lbh " "Found entity 1: add_sub_lbh" {  } { { "db/add_sub_lbh.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/add_sub_lbh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754692815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754692815 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "boy:boy\|sound:sound\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add boy:boy\|sound:sound\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 347 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754692820 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "boy:boy\|sound:sound\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] boy:boy\|sound:sound\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 347 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754692826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mbh " "Found entity 1: add_sub_mbh" {  } { { "db/add_sub_mbh.tdf" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/add_sub_mbh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625754692852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754692852 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "boy:boy\|sound:sound\|lpm_mult:Mult0\|altshift:external_latency_ffs boy:boy\|sound:sound\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 347 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754692859 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1625754693396 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "VGA_SCL " "bidirectional pin \"VGA_SCL\" has no driver" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625754693504 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_SDA " "bidirectional pin \"AUDIO_SDA\" has no driver" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625754693504 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1625754693504 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VerilogBoyRtl/vga_timing.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/vga_timing.v" 7 -1 0 } } { "VerilogBoyRtl/vga_timing.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/vga_timing.v" 6 -1 0 } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 75 -1 0 } } { "VerilogBoyRtl/vga_timing.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/vga_timing.v" 92 -1 0 } } { "VerilogBoyRtl/mbc5.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/mbc5.v" 67 -1 0 } } { "VerilogBoyRtl/sound_noise.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_noise.v" 82 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1625754693535 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1625754693535 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~1\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~1\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~1 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~1\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~1 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~1\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[10\] boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[10\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[10\]~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[10\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[10\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[10\]~1\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|target_freq[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[9\] boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[9\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[9\]~5 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[9\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[9\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[9\]~5\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|target_freq[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[8\] boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[8\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[8\]~9 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[8\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[8\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[8\]~9\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|target_freq[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[7\] boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[7\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[7\]~13 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[7\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[7\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[7\]~13\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|target_freq[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[6\] boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[6\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[6\]~17 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[6\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[6\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[6\]~17\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|target_freq[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[5\] boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[5\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[5\]~21 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[5\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[5\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[5\]~21\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|target_freq[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[4\] boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[4\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[4\]~25 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[4\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[4\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[4\]~25\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|target_freq[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[3\] boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[3\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[3\]~29 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[3\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[3\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[3\]~29\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|target_freq[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[2\] boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[2\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[2\]~33 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[2\]~33\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|target_freq[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[1\] boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[1\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[1\]~37 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[1\]~37\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|target_freq[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[0\] boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[0\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[0\]~41 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[0\]~41\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|target_freq[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[2\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[2\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[2\]~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[2\]~1\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sweep_left[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[1\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[1\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[1\]~5 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[1\]~5\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sweep_left[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[0\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[0\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[0\]~9 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[0\]~9\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sweep_left[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[0\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~1\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[5\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~6 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[5\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~6\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[4\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~11 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[4\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~11\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[3\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~16 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[3\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~16\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[2\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~21 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~21\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[1\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~26 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~26\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[0\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~1\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[5\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~6 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[5\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~6\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[4\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~11 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[4\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~11\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[3\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~16 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[3\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~16\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[2\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~21 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~21\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[1\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~26 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~26\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[0\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~1 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~1\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[7\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[7\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[7\]~6 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[7\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[7\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[7\]~6\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[6\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[6\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[6\]~11 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[6\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[6\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[6\]~11\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[5\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~16 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[5\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~16\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[4\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~21 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[4\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~21\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[3\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~26 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[3\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~26\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[2\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~31 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~31\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[1\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~36 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~36\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[0\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~1 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~1\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[5\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~6 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[5\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~6\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[4\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~11 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[4\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~11\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[3\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~16 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[3\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~16\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[2\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~21 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~21\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[1\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~26 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~26\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[3\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[3\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[3\]~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[3\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[3\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[3\]~1\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|target_vol[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[3\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[3\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[3\]~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[3\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[3\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[3\]~1\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|target_vol[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[2\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[2\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[2\]~5 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[2\]~5\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|target_vol[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[2\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[2\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[2\]~5 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[2\]~5\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|target_vol[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[1\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[1\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[1\]~9 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[1\]~9\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|target_vol[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[1\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[1\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[1\]~9 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[1\]~9\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|target_vol[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[0\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[0\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[0\]~13 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[0\]~13\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|target_vol[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[0\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[0\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[0\]~13 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[0\]~13\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|target_vol[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[3\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[3\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[3\]~1 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[3\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[3\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[3\]~1\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|target_vol[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[2\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[2\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[2\]~5 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[2\]~5\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|target_vol[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[1\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[1\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[1\]~9 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[1\]~9\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|target_vol[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[0\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[0\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[0\]~13 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[0\]~13\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|target_vol[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[10\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[10\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[10\]~1 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[10\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[10\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[10\]~1\"" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|divider[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[9\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[9\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[9\]~5 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[9\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[9\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[9\]~5\"" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|divider[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[8\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[8\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[8\]~9 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[8\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[8\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[8\]~9\"" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|divider[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[7\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[7\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[7\]~13 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[7\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[7\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[7\]~13\"" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|divider[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[6\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[6\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[6\]~17 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[6\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[6\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[6\]~17\"" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|divider[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[5\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[5\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[5\]~21 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[5\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[5\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[5\]~21\"" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|divider[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[4\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[4\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[4\]~25 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[4\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[4\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[4\]~25\"" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|divider[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[3\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[3\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[3\]~29 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[3\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[3\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[3\]~29\"" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|divider[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[2\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[2\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[2\]~33 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[2\]~33\"" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|divider[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[1\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[1\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[1\]~37 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[1\]~37\"" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|divider[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[0\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[0\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[0\]~41 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[0\]~41\"" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|divider[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[0\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[0\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[0\]~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[0\]~1\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|enve_left[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[2\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[2\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|enve_left[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[1\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[1\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[1\]~9 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[1\]~9\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|enve_left[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[0\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[0\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[0\]~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[0\]~1\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|enve_left[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[2\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[2\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|enve_left[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[1\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[1\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[1\]~9 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[1\]~9\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|enve_left[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[0\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[0\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[0\]~1 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[0\]~1\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|enve_left[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|enve_left[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[1\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[1\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[1\]~9 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[1\]~9\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|enve_left[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[10\] boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[10\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[10\]~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[10\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[10\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[10\]~1\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|divider[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[9\] boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[9\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[9\]~5 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[9\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[9\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[9\]~5\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|divider[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[8\] boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[8\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[8\]~9 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[8\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[8\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[8\]~9\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|divider[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[7\] boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[7\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[7\]~13 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[7\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[7\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[7\]~13\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|divider[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[6\] boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[6\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[6\]~17 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[6\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[6\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[6\]~17\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|divider[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[5\] boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[5\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[5\]~21 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[5\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[5\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[5\]~21\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|divider[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[4\] boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[4\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[4\]~25 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[4\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[4\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[4\]~25\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|divider[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[3\] boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[3\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[3\]~29 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[3\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[3\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[3\]~29\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|divider[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[2\] boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[2\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[2\]~33 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[2\]~33\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|divider[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[1\] boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[1\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[1\]~37 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[1\]~37\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|divider[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[0\] boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[0\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[0\]~41 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[0\]~41\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch1|divider[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[10\] boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[10\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[10\]~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[10\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[10\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[10\]~1\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|divider[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[9\] boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[9\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[9\]~5 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[9\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[9\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[9\]~5\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|divider[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[8\] boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[8\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[8\]~9 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[8\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[8\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[8\]~9\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|divider[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[7\] boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[7\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[7\]~13 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[7\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[7\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[7\]~13\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|divider[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[6\] boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[6\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[6\]~17 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[6\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[6\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[6\]~17\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|divider[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[5\] boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[5\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[5\]~21 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[5\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[5\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[5\]~21\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|divider[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[4\] boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[4\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[4\]~25 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[4\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[4\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[4\]~25\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|divider[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[3\] boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[3\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[3\]~29 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[3\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[3\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[3\]~29\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|divider[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[2\] boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[2\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[2\]~33 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[2\]~33\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|divider[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[1\] boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[1\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[1\]~37 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[1\]~37\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|divider[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[0\] boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[0\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[0\]~41 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[0\]~41\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|divider[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[10\] boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[10\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[10\]~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[10\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[10\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[10\]~1\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|target_freq[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[9\] boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[9\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[9\]~5 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[9\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[9\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[9\]~5\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|target_freq[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[8\] boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[8\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[8\]~9 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[8\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[8\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[8\]~9\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|target_freq[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[7\] boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[7\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[7\]~13 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[7\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[7\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[7\]~13\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|target_freq[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[6\] boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[6\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[6\]~17 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[6\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[6\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[6\]~17\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|target_freq[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[5\] boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[5\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[5\]~21 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[5\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[5\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[5\]~21\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|target_freq[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[4\] boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[4\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[4\]~25 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[4\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[4\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[4\]~25\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|target_freq[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[3\] boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[3\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[3\]~29 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[3\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[3\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[3\]~29\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|target_freq[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[2\] boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[2\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[2\]~33 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[2\]~33\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|target_freq[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[1\] boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[1\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[1\]~37 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[1\]~37\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|target_freq[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[0\] boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[0\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[0\]~41 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[0\]~41\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1625754693540 "|top|boy:boy|sound:sound|sound_square:sound_ch2|target_freq[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1625754693540 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ur_tx VCC " "Pin \"ur_tx\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625754698755 "|top|ur_tx"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625754698755 "|top|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625754698755 "|top|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_SCL GND " "Pin \"AUDIO_SCL\" is stuck at GND" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625754698755 "|top|AUDIO_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED GND " "Pin \"LED_RED\" is stuck at GND" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625754698755 "|top|LED_RED"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN GND " "Pin \"LED_GREEN\" is stuck at GND" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625754698755 "|top|LED_GREEN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_BLUE GND " "Pin \"LED_BLUE\" is stuck at GND" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625754698755 "|top|LED_BLUE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1625754698755 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754699004 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1625754706664 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/DICS/M10912039/VerilogBoy_DE2-115/output_files/top.map.smsg " "Generated suppressed messages file /home/DICS/M10912039/VerilogBoy_DE2-115/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754707066 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625754708020 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625754708020 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625754708455 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625754708455 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625754708455 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625754708455 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625754708455 "|top|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1625754708455 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7255 " "Implemented 7255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625754708455 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625754708455 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1625754708455 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6724 " "Implemented 6724 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625754708455 ""} { "Info" "ICUT_CUT_TM_RAMS" "430 " "Implemented 430 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1625754708455 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1625754708455 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625754708455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 181 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 181 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "733 " "Peak virtual memory: 733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625754708491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  8 22:31:48 2021 " "Processing ended: Thu Jul  8 22:31:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625754708491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625754708491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625754708491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625754708491 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1625754709309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625754709309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  8 22:31:49 2021 " "Processing started: Thu Jul  8 22:31:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625754709309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1625754709309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VerilogBoy_DE2-115 -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VerilogBoy_DE2-115 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1625754709309 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1625754709338 ""}
{ "Info" "0" "" "Project  = VerilogBoy_DE2-115" {  } {  } 0 0 "Project  = VerilogBoy_DE2-115" 0 0 "Fitter" 0 0 1625754709339 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1625754709339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1625754709467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1625754709467 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1625754709523 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1625754709554 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1625754709554 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|wire_pll1_clk\[0\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL_0_altpll.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/PLL_0_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 3426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1625754709602 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/PLL_0_altpll.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/PLL_0_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 3427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1625754709602 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|wire_pll1_clk\[2\] 3 10 0 0 " "Implementing clock multiplication of 3, clock division of 10, and phase shift of 0 degrees (0 ps) for PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/PLL_0_altpll.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/PLL_0_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 3428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1625754709602 ""}  } { { "db/PLL_0_altpll.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/PLL_0_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 3426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1625754709602 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1625754709885 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1625754709890 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1625754710018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1625754710018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1625754710018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1625754710018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1625754710018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1625754710018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1625754710018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1625754710018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1625754710018 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1625754710018 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 23057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1625754710034 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 23059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1625754710034 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 23061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1625754710034 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 23063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1625754710034 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 23065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1625754710034 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1625754710034 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1625754710038 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1625754710933 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 95 " "No exact pin location assignment(s) for 4 pins of 95 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1625754711483 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "109 " "The Timing Analyzer is analyzing 109 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1625754712300 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1625754712308 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1625754712308 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1625754712308 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1625754712308 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1625754712334 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"clkGlb\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"clkGlb\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{clk_25M\} -max 10 \[all_inputs\] " "set_input_delay -clock \{clk_25M\} -max 10 \[all_inputs\]" {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1625754712337 ""}  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712337 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"PB\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"PB\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712337 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712337 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"PS2_CLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"PS2_CLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712337 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"PS2_DAT\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"PS2_DAT\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712337 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"ur_rx\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"ur_rx\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712337 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712337 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712337 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712337 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tck\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tck\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712337 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712337 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SCL\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SCL\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712337 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712337 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712337 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712337 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712338 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712338 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712338 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712338 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SCL\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SCL\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{clk_25M\} -max 10 \[all_outputs\] " "set_output_delay -clock \{clk_25M\} -max 10 \[all_outputs\]" {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1625754712338 ""}  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712338 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"ur_tx\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"ur_tx\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_CLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_CLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_VSYNC\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_VSYNC\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_HSYNC\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_HSYNC\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_B\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_B\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712339 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_MCLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_MCLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_BCLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_BCLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_DACDATA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_DACDATA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_DACLRCK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_DACLRCK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SCL\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SCL\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_RED\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_RED\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_GREEN\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_GREEN\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_BLUE\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_BLUE\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712340 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712341 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712341 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712341 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712341 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712341 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712341 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712341 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712341 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712341 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712341 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712341 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712341 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712341 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712341 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712341 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712341 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712341 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712341 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712341 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712341 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712341 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712341 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712341 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712341 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"clkGlb\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"clkGlb\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{clk_15\} -max 10 \[all_inputs\] " "set_input_delay -clock \{clk_15\} -max 10 \[all_inputs\]" {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1625754712342 ""}  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712342 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"PB\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"PB\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712342 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712342 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"PS2_CLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"PS2_CLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712342 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"PS2_DAT\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"PS2_DAT\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712342 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"ur_rx\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"ur_rx\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712342 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712342 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712342 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712342 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tck\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tck\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712342 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712342 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SCL\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SCL\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712342 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712342 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712342 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712342 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712342 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712342 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712342 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712343 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SCL\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SCL\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{clk_15\} -max 10 \[all_outputs\] " "set_output_delay -clock \{clk_15\} -max 10 \[all_outputs\]" {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1625754712343 ""}  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712343 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712343 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712343 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"ur_tx\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"ur_tx\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712343 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_CLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_CLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712343 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_VSYNC\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_VSYNC\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_HSYNC\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_HSYNC\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_B\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_B\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_MCLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_MCLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_BCLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_BCLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_DACDATA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_DACDATA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712344 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_DACLRCK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_DACLRCK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SCL\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SCL\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_RED\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_RED\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_GREEN\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_GREEN\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_BLUE\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_BLUE\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712345 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712346 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712346 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712346 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712346 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712346 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712346 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712346 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712346 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712346 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712346 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712346 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712346 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712346 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712346 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712346 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712346 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712346 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1625754712346 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc " "Node: boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_wave:sound_ch3\|current_pointer\[4\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc " "Register boy:boy\|sound:sound\|sound_wave:sound_ch3\|current_pointer\[4\] is being clocked by boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754712364 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1625754712364 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|clk_pointer_inc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch4_start " "Node: boy:boy\|sound:sound\|ch4_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5 boy:boy\|sound:sound\|ch4_start " "Latch boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5 is being clocked by boy:boy\|sound:sound\|ch4_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754712364 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1625754712364 "|top|boy:boy|sound:sound|ch4_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch3_start " "Node: boy:boy\|sound:sound\|ch3_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[0\]~41 boy:boy\|sound:sound\|ch3_start " "Latch boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[0\]~41 is being clocked by boy:boy\|sound:sound\|ch3_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754712364 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1625754712364 "|top|boy:boy|sound:sound|ch3_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sequencer_state\[0\] " "Node: boy:boy\|sound:sound\|sequencer_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch1\|overflow boy:boy\|sound:sound\|sequencer_state\[0\] " "Register boy:boy\|sound:sound\|sound_square:sound_ch1\|overflow is being clocked by boy:boy\|sound:sound\|sequencer_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754712364 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1625754712364 "|top|boy:boy|sound:sound|sequencer_state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch1_start " "Node: boy:boy\|sound:sound\|ch1_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5 boy:boy\|sound:sound\|ch1_start " "Latch boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5 is being clocked by boy:boy\|sound:sound\|ch1_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754712364 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1625754712364 "|top|boy:boy|sound:sound|ch1_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|clk_div:frame_div\|o " "Node: boy:boy\|sound:sound\|clk_div:frame_div\|o was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sequencer_state\[0\] boy:boy\|sound:sound\|clk_div:frame_div\|o " "Register boy:boy\|sound:sound\|sequencer_state\[0\] is being clocked by boy:boy\|sound:sound\|clk_div:frame_div\|o" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754712364 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1625754712364 "|top|boy:boy|sound:sound|clk_div:frame_div|o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch2_start " "Node: boy:boy\|sound:sound\|ch2_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[3\]~1 boy:boy\|sound:sound\|ch2_start " "Latch boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[3\]~1 is being clocked by boy:boy\|sound:sound\|ch2_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754712364 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1625754712364 "|top|boy:boy|sound:sound|ch2_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out " "Node: boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|duty_counter\[0\] boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out " "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|duty_counter\[0\] is being clocked by boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754712364 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1625754712364 "|top|boy:boy|sound:sound|sound_square:sound_ch2|octo_freq_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|clk_div:freq_div\|o " "Node: boy:boy\|sound:sound\|clk_div:freq_div\|o was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out boy:boy\|sound:sound\|clk_div:freq_div\|o " "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out is being clocked by boy:boy\|sound:sound\|clk_div:freq_div\|o" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754712364 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1625754712364 "|top|boy:boy|sound:sound|clk_div:freq_div|o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out " "Node: boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch1\|duty_counter\[0\] boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out " "Register boy:boy\|sound:sound\|sound_square:sound_ch1\|duty_counter\[0\] is being clocked by boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754712364 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1625754712364 "|top|boy:boy|sound:sound|sound_square:sound_ch1|octo_freq_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\] " "Node: boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|lfsr\[0\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\] " "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|lfsr\[0\] is being clocked by boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754712364 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1625754712364 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|clk_shifter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div " "Node: boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[13\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div " "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[13\] is being clocked by boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754712364 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1625754712364 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|clk_div"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_4 with period: 200.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000 " "Clock: clk_4 with period: 200.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1625754712409 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_25M with period: 40.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000 " "Clock: clk_25M with period: 40.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1625754712409 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_15 with period: 60.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000 " "Clock: clk_15 with period: 60.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1625754712409 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1625754712409 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625754712410 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625754712410 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_15 (Rise) clkGlb (Rise) setup and hold " "From clk_15 (Rise) to clkGlb (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625754712410 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_15 (Rise) clk_4 (Rise) setup and hold " "From clk_15 (Rise) to clk_4 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625754712410 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_25M (Rise) clk_15 (Rise) setup and hold " "From clk_25M (Rise) to clk_15 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625754712410 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_25M (Fall) clk_15 (Rise) setup and hold " "From clk_25M (Fall) to clk_15 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625754712410 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1625754712410 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1625754712410 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1625754712410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1625754712410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1625754712410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 200.000        clk_4 " " 200.000        clk_4" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1625754712410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  60.000       clk_15 " "  60.000       clk_15" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1625754712410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      clk_25M " "  40.000      clk_25M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1625754712410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clkGlb " "  20.000       clkGlb" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1625754712410 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1625754712410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkGlb~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clkGlb~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625754712850 ""}  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 23033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625754712850 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625754712850 ""}  } { { "db/PLL_0_altpll.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/PLL_0_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 3426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625754712850 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625754712850 ""}  } { { "db/PLL_0_altpll.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/PLL_0_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 3426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625754712850 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625754712850 ""}  } { { "db/PLL_0_altpll.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/PLL_0_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 3426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625754712850 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625754712850 ""}  } { { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 22196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625754712850 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|ch1_start  " "Automatically promoted node boy:boy\|sound:sound\|ch1_start " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625754712850 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[3\]~2 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[3\]~2" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712850 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[2\]~6 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[2\]~6" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712850 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[1\]~10 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[1\]~10" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712850 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[0\]~14 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[0\]~14" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712850 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out~0 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out~0" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 9450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712850 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~6 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~6" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 9453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712850 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[4\]~26 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[4\]~26" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712850 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[6\]~18 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[6\]~18" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712850 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[5\]~22 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[5\]~22" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712850 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[7\]~14 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[7\]~14" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712850 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1625754712850 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625754712850 ""}  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 1982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625754712850 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|sequencer_state\[0\]  " "Automatically promoted node boy:boy\|sound:sound\|sequencer_state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|clk_sweep " "Destination node boy:boy\|sound:sound\|clk_sweep" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 194 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 1987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|Equal5 " "Destination node boy:boy\|sound:sound\|Equal5" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 1986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sequencer_state\[1\]~0 " "Destination node boy:boy\|sound:sound\|sequencer_state\[1\]~0" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 9859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sequencer_state\[2\]~1 " "Destination node boy:boy\|sound:sound\|sequencer_state\[2\]~1" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 9913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sequencer_state\[0\]~2 " "Destination node boy:boy\|sound:sound\|sequencer_state\[0\]~2" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 10507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625754712851 ""}  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 1972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625754712851 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|ch2_start  " "Automatically promoted node boy:boy\|sound:sound\|ch2_start " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[3\]~2 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[3\]~2" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[2\]~6 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[2\]~6" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[1\]~10 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[1\]~10" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[0\]~14 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[0\]~14" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out~0 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out~0" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 9472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~6 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~6" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 9475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[2\]~6 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[2\]~6" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[0\]~2 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[0\]~2" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[1\]~10 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[1\]~10" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[10\]~2 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[10\]~2" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1625754712851 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625754712851 ""}  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 1983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625754712851 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|clk_sweep  " "Automatically promoted node boy:boy\|sound:sound\|clk_sweep " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625754712851 ""}  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 194 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 1987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625754712851 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|clk_div:freq_div\|o  " "Automatically promoted node boy:boy\|sound:sound\|clk_div:freq_div\|o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 1642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 3809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|clk_div:freq_div\|o~0 " "Destination node boy:boy\|sound:sound\|clk_div:freq_div\|o~0" {  } { { "VerilogBoyRtl/clk_div.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/clk_div.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 9825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625754712851 ""}  } { { "VerilogBoyRtl/clk_div.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/clk_div.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 1653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625754712851 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|Equal5  " "Automatically promoted node boy:boy\|sound:sound\|Equal5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625754712851 ""}  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 1986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625754712851 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625754712851 ""}  } { { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625754712851 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|ch3_start  " "Automatically promoted node boy:boy\|sound:sound\|ch3_start " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc~0 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc~0" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_wave.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 9482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~6 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~6" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 9811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[10\]~2 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[10\]~2" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[9\]~6 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[9\]~6" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[8\]~10 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[8\]~10" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[7\]~14 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[7\]~14" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[6\]~18 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[6\]~18" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[5\]~22 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[5\]~22" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[4\]~26 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[4\]~26" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[3\]~30 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[3\]~30" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712851 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1625754712851 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625754712851 ""}  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 1984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625754712851 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|ch4_start  " "Automatically promoted node boy:boy\|sound:sound\|ch4_start " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[3\]~2 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[3\]~2" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[2\]~6 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[2\]~6" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[1\]~10 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[1\]~10" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[0\]~14 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[0\]~14" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|latched_shift_clock_freq\[0\] " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|latched_shift_clock_freq\[0\]" {  } { { "VerilogBoyRtl/sound_noise.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_noise.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 1525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|latched_shift_clock_freq\[1\] " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|latched_shift_clock_freq\[1\]" {  } { { "VerilogBoyRtl/sound_noise.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_noise.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 1526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|latched_shift_clock_freq\[2\] " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|latched_shift_clock_freq\[2\]" {  } { { "VerilogBoyRtl/sound_noise.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_noise.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 1522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|latched_shift_clock_freq\[3\] " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|latched_shift_clock_freq\[3\]" {  } { { "VerilogBoyRtl/sound_noise.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_noise.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 1521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~6 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~6" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 9514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~6 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~6" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1625754712852 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625754712852 ""}  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 1985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625754712852 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~6  " "Automatically promoted node boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~0 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~0" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~2 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~2" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~2 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~2" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[7\]~7 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[7\]~7" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[6\]~12 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[6\]~12" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~17 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~17" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~22 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~22" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~27 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~27" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~32 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~32" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~37 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~37" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1625754712852 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625754712852 ""}  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 9811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625754712852 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~6  " "Automatically promoted node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~0 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~0" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~2 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~2" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~2 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~2" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~7 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~7" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~12 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~12" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~17 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~17" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~22 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~22" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~27 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~27" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~1 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~1" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712852 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625754712852 ""}  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 9514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625754712852 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~6  " "Automatically promoted node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625754712853 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~0 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~0" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712853 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~2 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~2" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712853 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~2 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~2" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712853 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~7 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~7" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712853 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~12 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~12" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712853 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~17 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~17" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712853 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~22 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~22" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712853 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~27 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~27" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712853 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~1 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~1" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712853 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625754712853 ""}  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 9453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625754712853 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~6  " "Automatically promoted node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625754712853 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~0 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~0" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712853 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~2 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~2" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712853 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~2 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~2" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712853 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~7 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~7" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712853 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~12 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~12" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712853 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~17 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~17" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712853 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~22 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~22" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712853 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~27 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~27" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712853 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~1 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~1" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 4530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712853 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625754712853 ""}  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 9475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625754712853 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc  " "Automatically promoted node boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625754712853 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc~0 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc~0" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_wave.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 9482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712853 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625754712853 ""}  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_wave.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 1584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625754712853 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out  " "Automatically promoted node boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625754712853 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out~0 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out~0" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 9450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625754712853 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625754712853 ""}  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/VerilogBoyRtl/sound_square.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 1642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625754712853 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1625754713628 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1625754713635 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1625754713635 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1625754713645 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1625754713656 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1625754713668 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1625754713668 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1625754713673 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1625754714092 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1625754714100 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1625754714100 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 1 1 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 1 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVCMOS. " "I/O standards used: 3.3-V LVCMOS." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1625754714115 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1625754714115 ""} { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 0 2 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 0 output, 2 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1625754714115 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1625754714115 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1625754714115 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 14 46 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1625754714117 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1625754714117 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1625754714117 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 19 52 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1625754714117 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 23 42 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1625754714117 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 51 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1625754714117 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 6 66 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1625754714117 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 30 41 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1625754714117 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1625754714117 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1625754714117 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|pll1 clk\[1\] VGA_CLK~output " "PLL \"PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/PLL_0_altpll.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/PLL_0_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL/PLL_0.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/PLL/PLL_0.v" 112 0 0 } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 73 0 0 } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 14 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1625754714186 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|pll1 clk\[2\] AUDIO_MCLK~output " "PLL \"PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"AUDIO_MCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/PLL_0_altpll.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/db/PLL_0_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL/PLL_0.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/PLL/PLL_0.v" 112 0 0 } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 73 0 0 } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 25 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1625754714186 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625754715158 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1625754715169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1625754717347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625754718563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1625754718667 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1625754740289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:22 " "Fitter placement operations ending: elapsed time is 00:00:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625754740289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1625754741422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X69_Y24 X80_Y36 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36" {  } { { "loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36"} { { 12 { 0 ""} 69 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1625754751177 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1625754751177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1625754758419 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1625754758419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625754758422 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.13 " "Total time spent on timing analysis during the Fitter is 7.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1625754758758 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1625754758863 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1625754759567 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1625754759572 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1625754760273 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625754762655 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUDIO_SDA 3.3-V LVCMOS AC4 " "Pin AUDIO_SDA uses I/O standard 3.3-V LVCMOS at AC4" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { AUDIO_SDA } } } { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUDIO_SDA" } } } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625754763885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clkGlb 2.5 V Y2 " "Pin clkGlb uses I/O standard 2.5 V at Y2" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { clkGlb } } } { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clkGlb" } } } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625754763885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVCMOS H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVCMOS at H5" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625754763885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ur_rx 3.3-V LVCMOS G12 " "Pin ur_rx uses I/O standard 3.3-V LVCMOS at G12" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ur_rx } } } { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ur_rx" } } } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625754763885 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVCMOS G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVCMOS at G6" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625754763885 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1625754763885 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "VGA_SCL a permanently disabled " "Pin VGA_SCL has a permanently disabled output enable" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { VGA_SCL } } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1625754763886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_SDA a permanently disabled " "Pin AUDIO_SDA has a permanently disabled output enable" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { AUDIO_SDA } } } { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUDIO_SDA" } } } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1625754763886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "VGA_SDA a permanently disabled " "Pin VGA_SDA has a permanently disabled output enable" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { VGA_SDA } } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoy_DE2-115/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1625754763886 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1625754763886 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/DICS/M10912039/VerilogBoy_DE2-115/output_files/top.fit.smsg " "Generated suppressed messages file /home/DICS/M10912039/VerilogBoy_DE2-115/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1625754764411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 236 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 236 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1504 " "Peak virtual memory: 1504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625754766105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  8 22:32:46 2021 " "Processing ended: Thu Jul  8 22:32:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625754766105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625754766105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:08 " "Total CPU time (on all processors): 00:02:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625754766105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1625754766105 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1625754767032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625754767032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  8 22:32:46 2021 " "Processing started: Thu Jul  8 22:32:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625754767032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1625754767032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VerilogBoy_DE2-115 -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VerilogBoy_DE2-115 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1625754767032 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1625754767406 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1625754770159 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1625754770239 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "530 " "Peak virtual memory: 530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625754770572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  8 22:32:50 2021 " "Processing ended: Thu Jul  8 22:32:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625754770572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625754770572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625754770572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1625754770572 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1625754771341 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1625754771861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625754771862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  8 22:32:51 2021 " "Processing started: Thu Jul  8 22:32:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625754771862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1625754771862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VerilogBoy_DE2-115 -c top " "Command: quartus_sta VerilogBoy_DE2-115 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1625754771862 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1625754771893 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1625754772201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1625754772201 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625754772248 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625754772248 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "109 " "The Timing Analyzer is analyzing 109 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1625754772821 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1625754772957 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1625754772957 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1625754772957 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1625754772957 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1625754772984 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"clkGlb\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"clkGlb\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{clk_25M\} -max 10 \[all_inputs\] " "set_input_delay -clock \{clk_25M\} -max 10 \[all_inputs\]" {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1625754772987 ""}  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772987 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"PB\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"PB\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772987 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772988 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"PS2_DAT\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"PS2_DAT\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772988 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"PS2_CLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"PS2_CLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772988 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"ur_rx\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"ur_rx\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772988 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772988 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772988 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772988 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tck\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tck\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772988 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772988 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SCL\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SCL\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772988 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772988 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772988 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772988 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772988 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772988 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772988 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 107 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(107): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 107 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772988 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SCL\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SCL\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{clk_25M\} -max 10 \[all_outputs\] " "set_output_delay -clock \{clk_25M\} -max 10 \[all_outputs\]" {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1625754772989 ""}  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772989 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772989 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772989 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"ur_tx\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"ur_tx\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772989 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_CLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_CLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772989 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_VSYNC\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_VSYNC\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772989 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_HSYNC\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_HSYNC\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772989 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_B\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_B\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772989 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772989 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772989 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772989 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772989 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772989 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772989 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772989 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772989 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772989 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772989 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772989 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772989 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772989 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772989 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772989 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772989 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772989 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_MCLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_MCLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_BCLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_BCLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_DACDATA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_DACDATA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_DACLRCK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_DACLRCK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SCL\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SCL\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_RED\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_RED\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_GREEN\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_GREEN\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_BLUE\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_BLUE\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772990 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772991 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772991 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772991 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772991 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772991 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772991 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772991 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772991 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772991 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772991 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772991 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772991 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772991 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772991 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772991 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772991 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772991 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772991 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772991 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772991 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772991 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772991 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 109 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(109): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 109 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772991 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"clkGlb\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"clkGlb\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{clk_15\} -max 10 \[all_inputs\] " "set_input_delay -clock \{clk_15\} -max 10 \[all_inputs\]" {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1625754772992 ""}  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772992 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"PB\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"PB\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772992 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772992 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"PS2_DAT\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"PS2_DAT\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772992 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"PS2_CLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"PS2_CLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772992 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"ur_rx\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"ur_rx\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772992 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772992 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772992 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772992 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tck\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tck\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772992 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772992 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SCL\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SCL\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772992 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772992 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772992 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772992 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772992 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772992 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772992 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay top.sdc 112 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at top.sdc(112): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 112 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772992 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SCL\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SCL\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{clk_15\} -max 10 \[all_outputs\] " "set_output_delay -clock \{clk_15\} -max 10 \[all_outputs\]" {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1625754772993 ""}  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772993 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772993 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SDA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_SDA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772993 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"ur_tx\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"ur_tx\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772993 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_CLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_CLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772993 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_VSYNC\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_VSYNC\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772993 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_HSYNC\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_HSYNC\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772993 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_B\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_B\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772993 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772993 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772993 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772993 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772993 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772993 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772993 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772993 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772993 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772993 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772993 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772993 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772993 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772993 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772993 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_MCLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_MCLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_BCLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_BCLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_DACDATA\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_DACDATA\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_DACLRCK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_DACLRCK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SCL\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"AUDIO_SCL\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_RED\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_RED\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_GREEN\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_GREEN\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_BLUE\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"LED_BLUE\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772994 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772995 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772995 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772995 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772995 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772995 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772995 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772995 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772995 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772995 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772995 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772995 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772995 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772995 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772995 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772995 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772995 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772995 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772995 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772995 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay top.sdc 114 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at top.sdc(114): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/top.sdc" 114 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1625754772995 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc " "Node: boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_wave:sound_ch3\|current_pointer\[2\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc " "Register boy:boy\|sound:sound\|sound_wave:sound_ch3\|current_pointer\[2\] is being clocked by boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754773014 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754773014 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|clk_pointer_inc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch3_start " "Node: boy:boy\|sound:sound\|ch3_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[1\]~37 boy:boy\|sound:sound\|ch3_start " "Latch boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[1\]~37 is being clocked by boy:boy\|sound:sound\|ch3_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754773014 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754773014 "|top|boy:boy|sound:sound|ch3_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch4_start " "Node: boy:boy\|sound:sound\|ch4_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5 boy:boy\|sound:sound\|ch4_start " "Latch boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5 is being clocked by boy:boy\|sound:sound\|ch4_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754773014 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754773014 "|top|boy:boy|sound:sound|ch4_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sequencer_state\[0\] " "Node: boy:boy\|sound:sound\|sequencer_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~_emulated boy:boy\|sound:sound\|sequencer_state\[0\] " "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~_emulated is being clocked by boy:boy\|sound:sound\|sequencer_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754773014 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754773014 "|top|boy:boy|sound:sound|sequencer_state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|clk_div:frame_div\|o " "Node: boy:boy\|sound:sound\|clk_div:frame_div\|o was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sequencer_state\[0\] boy:boy\|sound:sound\|clk_div:frame_div\|o " "Register boy:boy\|sound:sound\|sequencer_state\[0\] is being clocked by boy:boy\|sound:sound\|clk_div:frame_div\|o" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754773014 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754773014 "|top|boy:boy|sound:sound|clk_div:frame_div|o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch2_start " "Node: boy:boy\|sound:sound\|ch2_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[10\]~1 boy:boy\|sound:sound\|ch2_start " "Latch boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[10\]~1 is being clocked by boy:boy\|sound:sound\|ch2_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754773014 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754773014 "|top|boy:boy|sound:sound|ch2_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch1_start " "Node: boy:boy\|sound:sound\|ch1_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[2\]~1 boy:boy\|sound:sound\|ch1_start " "Latch boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[2\]~1 is being clocked by boy:boy\|sound:sound\|ch1_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754773014 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754773014 "|top|boy:boy|sound:sound|ch1_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\] " "Node: boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|lfsr\[0\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\] " "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|lfsr\[0\] is being clocked by boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754773014 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754773014 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|clk_shifter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div " "Node: boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[9\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div " "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[9\] is being clocked by boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754773014 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754773014 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|clk_div"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out " "Node: boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch1\|duty_counter\[1\] boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out " "Register boy:boy\|sound:sound\|sound_square:sound_ch1\|duty_counter\[1\] is being clocked by boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754773014 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754773014 "|top|boy:boy|sound:sound|sound_square:sound_ch1|octo_freq_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|clk_div:freq_div\|o " "Node: boy:boy\|sound:sound\|clk_div:freq_div\|o was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out boy:boy\|sound:sound\|clk_div:freq_div\|o " "Register boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out is being clocked by boy:boy\|sound:sound\|clk_div:freq_div\|o" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754773014 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754773014 "|top|boy:boy|sound:sound|clk_div:freq_div|o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out " "Node: boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|duty_counter\[0\] boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out " "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|duty_counter\[0\] is being clocked by boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754773014 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754773014 "|top|boy:boy|sound:sound|sound_square:sound_ch2|octo_freq_out"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_4 with period: 200.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000 " "Clock: clk_4 with period: 200.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1625754773037 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_25M with period: 40.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000 " "Clock: clk_25M with period: 40.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1625754773037 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_15 with period: 60.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000 " "Clock: clk_15 with period: 60.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1625754773037 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625754773037 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625754773038 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625754773038 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_15 (Rise) clkGlb (Rise) setup and hold " "From clk_15 (Rise) to clkGlb (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625754773038 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_15 (Rise) clk_4 (Rise) setup and hold " "From clk_15 (Rise) to clk_4 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625754773038 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_25M (Rise) clk_15 (Rise) setup and hold " "From clk_25M (Rise) to clk_15 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625754773038 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_25M (Fall) clk_15 (Rise) setup and hold " "From clk_25M (Fall) to clk_15 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625754773038 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1625754773038 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1625754773038 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1625754773099 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1625754773335 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1625754773335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.899 " "Worst-case setup slack is -0.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.899              -4.209 clk_15  " "   -0.899              -4.209 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.296               0.000 clk_4  " "    3.296               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.618               0.000 clkGlb  " "    5.618               0.000 clkGlb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.434               0.000 clk_25M  " "   17.434               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.532               0.000 altera_reserved_tck  " "   40.532               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625754773336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.347 " "Worst-case hold slack is -0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.347              -0.347 clk_25M  " "   -0.347              -0.347 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 clk_4  " "    0.387               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clkGlb  " "    0.402               0.000 clkGlb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk_15  " "    0.402               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625754773383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.118 " "Worst-case recovery slack is 8.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.118               0.000 clk_4  " "    8.118               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.029               0.000 clk_15  " "   15.029               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.089               0.000 clk_25M  " "   33.089               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.088               0.000 altera_reserved_tck  " "   95.088               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625754773399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.174 " "Worst-case removal slack is 1.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.174               0.000 altera_reserved_tck  " "    1.174               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.676               0.000 clk_4  " "    3.676               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 clk_15  " "    4.000               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.973               0.000 clk_25M  " "    4.973               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625754773414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.758 " "Worst-case minimum pulse width slack is 9.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.758               0.000 clkGlb  " "    9.758               0.000 clkGlb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.709               0.000 clk_25M  " "   19.709               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.708               0.000 clk_15  " "   29.708               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.484               0.000 altera_reserved_tck  " "   49.484               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.707               0.000 clk_4  " "   99.707               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754773417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625754773417 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625754773757 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625754773757 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625754773757 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625754773757 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 214.085 ns " "Worst Case Available Settling Time: 214.085 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625754773757 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625754773757 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625754773757 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1625754773762 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1625754773797 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1625754774544 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc " "Node: boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_wave:sound_ch3\|current_pointer\[2\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc " "Register boy:boy\|sound:sound\|sound_wave:sound_ch3\|current_pointer\[2\] is being clocked by boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754774908 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754774908 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|clk_pointer_inc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch3_start " "Node: boy:boy\|sound:sound\|ch3_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[1\]~37 boy:boy\|sound:sound\|ch3_start " "Latch boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[1\]~37 is being clocked by boy:boy\|sound:sound\|ch3_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754774908 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754774908 "|top|boy:boy|sound:sound|ch3_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch4_start " "Node: boy:boy\|sound:sound\|ch4_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5 boy:boy\|sound:sound\|ch4_start " "Latch boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5 is being clocked by boy:boy\|sound:sound\|ch4_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754774908 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754774908 "|top|boy:boy|sound:sound|ch4_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sequencer_state\[0\] " "Node: boy:boy\|sound:sound\|sequencer_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~_emulated boy:boy\|sound:sound\|sequencer_state\[0\] " "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~_emulated is being clocked by boy:boy\|sound:sound\|sequencer_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754774908 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754774908 "|top|boy:boy|sound:sound|sequencer_state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|clk_div:frame_div\|o " "Node: boy:boy\|sound:sound\|clk_div:frame_div\|o was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sequencer_state\[0\] boy:boy\|sound:sound\|clk_div:frame_div\|o " "Register boy:boy\|sound:sound\|sequencer_state\[0\] is being clocked by boy:boy\|sound:sound\|clk_div:frame_div\|o" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754774908 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754774908 "|top|boy:boy|sound:sound|clk_div:frame_div|o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch2_start " "Node: boy:boy\|sound:sound\|ch2_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[10\]~1 boy:boy\|sound:sound\|ch2_start " "Latch boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[10\]~1 is being clocked by boy:boy\|sound:sound\|ch2_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754774908 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754774908 "|top|boy:boy|sound:sound|ch2_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch1_start " "Node: boy:boy\|sound:sound\|ch1_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[2\]~1 boy:boy\|sound:sound\|ch1_start " "Latch boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[2\]~1 is being clocked by boy:boy\|sound:sound\|ch1_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754774908 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754774908 "|top|boy:boy|sound:sound|ch1_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\] " "Node: boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|lfsr\[0\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\] " "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|lfsr\[0\] is being clocked by boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754774908 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754774908 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|clk_shifter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div " "Node: boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[9\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div " "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[9\] is being clocked by boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754774908 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754774908 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|clk_div"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out " "Node: boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch1\|duty_counter\[1\] boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out " "Register boy:boy\|sound:sound\|sound_square:sound_ch1\|duty_counter\[1\] is being clocked by boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754774908 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754774908 "|top|boy:boy|sound:sound|sound_square:sound_ch1|octo_freq_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|clk_div:freq_div\|o " "Node: boy:boy\|sound:sound\|clk_div:freq_div\|o was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out boy:boy\|sound:sound\|clk_div:freq_div\|o " "Register boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out is being clocked by boy:boy\|sound:sound\|clk_div:freq_div\|o" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754774908 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754774908 "|top|boy:boy|sound:sound|clk_div:freq_div|o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out " "Node: boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|duty_counter\[0\] boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out " "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|duty_counter\[0\] is being clocked by boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754774908 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754774908 "|top|boy:boy|sound:sound|sound_square:sound_ch2|octo_freq_out"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_4 with period: 200.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000 " "Clock: clk_4 with period: 200.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1625754774915 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_25M with period: 40.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000 " "Clock: clk_25M with period: 40.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1625754774915 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_15 with period: 60.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000 " "Clock: clk_15 with period: 60.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1625754774915 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625754774915 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625754774916 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625754774916 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_15 (Rise) clkGlb (Rise) setup and hold " "From clk_15 (Rise) to clkGlb (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625754774916 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_15 (Rise) clk_4 (Rise) setup and hold " "From clk_15 (Rise) to clk_4 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625754774916 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_25M (Rise) clk_15 (Rise) setup and hold " "From clk_25M (Rise) to clk_15 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625754774916 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_25M (Fall) clk_15 (Rise) setup and hold " "From clk_25M (Fall) to clk_15 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625754774916 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1625754774916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.340 " "Worst-case setup slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clk_15  " "    0.340               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.627               0.000 clk_4  " "    3.627               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.971               0.000 clkGlb  " "    5.971               0.000 clkGlb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.618               0.000 clk_25M  " "   17.618               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.396               0.000 altera_reserved_tck  " "   41.396               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625754775066 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1625754775120 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1625754775120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.317 " "Worst-case hold slack is -0.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.317              -0.317 clk_25M  " "   -0.317              -0.317 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 clk_4  " "    0.352               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clkGlb  " "    0.353               0.000 clkGlb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clk_15  " "    0.354               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625754775127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.364 " "Worst-case recovery slack is 8.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.364               0.000 clk_4  " "    8.364               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.396               0.000 clk_15  " "   15.396               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.588               0.000 clk_25M  " "   33.588               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.443               0.000 altera_reserved_tck  " "   95.443               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625754775148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.072 " "Worst-case removal slack is 1.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.072               0.000 altera_reserved_tck  " "    1.072               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.367               0.000 clk_4  " "    3.367               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.659               0.000 clk_15  " "    3.659               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.538               0.000 clk_25M  " "    4.538               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625754775164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.778 " "Worst-case minimum pulse width slack is 9.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.778               0.000 clkGlb  " "    9.778               0.000 clkGlb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.710               0.000 clk_25M  " "   19.710               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.709               0.000 clk_15  " "   29.709               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.397               0.000 altera_reserved_tck  " "   49.397               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.701               0.000 clk_4  " "   99.701               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625754775169 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625754775510 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625754775510 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625754775510 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625754775510 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 214.540 ns " "Worst Case Available Settling Time: 214.540 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625754775510 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625754775510 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625754775510 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1625754775519 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc " "Node: boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_wave:sound_ch3\|current_pointer\[2\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc " "Register boy:boy\|sound:sound\|sound_wave:sound_ch3\|current_pointer\[2\] is being clocked by boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754775778 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754775778 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|clk_pointer_inc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch3_start " "Node: boy:boy\|sound:sound\|ch3_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[1\]~37 boy:boy\|sound:sound\|ch3_start " "Latch boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[1\]~37 is being clocked by boy:boy\|sound:sound\|ch3_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754775778 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754775778 "|top|boy:boy|sound:sound|ch3_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch4_start " "Node: boy:boy\|sound:sound\|ch4_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5 boy:boy\|sound:sound\|ch4_start " "Latch boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5 is being clocked by boy:boy\|sound:sound\|ch4_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754775778 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754775778 "|top|boy:boy|sound:sound|ch4_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sequencer_state\[0\] " "Node: boy:boy\|sound:sound\|sequencer_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~_emulated boy:boy\|sound:sound\|sequencer_state\[0\] " "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~_emulated is being clocked by boy:boy\|sound:sound\|sequencer_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754775778 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754775778 "|top|boy:boy|sound:sound|sequencer_state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|clk_div:frame_div\|o " "Node: boy:boy\|sound:sound\|clk_div:frame_div\|o was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sequencer_state\[0\] boy:boy\|sound:sound\|clk_div:frame_div\|o " "Register boy:boy\|sound:sound\|sequencer_state\[0\] is being clocked by boy:boy\|sound:sound\|clk_div:frame_div\|o" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754775778 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754775778 "|top|boy:boy|sound:sound|clk_div:frame_div|o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch2_start " "Node: boy:boy\|sound:sound\|ch2_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[10\]~1 boy:boy\|sound:sound\|ch2_start " "Latch boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[10\]~1 is being clocked by boy:boy\|sound:sound\|ch2_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754775778 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754775778 "|top|boy:boy|sound:sound|ch2_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch1_start " "Node: boy:boy\|sound:sound\|ch1_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[2\]~1 boy:boy\|sound:sound\|ch1_start " "Latch boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[2\]~1 is being clocked by boy:boy\|sound:sound\|ch1_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754775778 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754775778 "|top|boy:boy|sound:sound|ch1_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\] " "Node: boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|lfsr\[0\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\] " "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|lfsr\[0\] is being clocked by boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754775778 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754775778 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|clk_shifter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div " "Node: boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[9\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div " "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[9\] is being clocked by boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754775778 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754775778 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|clk_div"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out " "Node: boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch1\|duty_counter\[1\] boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out " "Register boy:boy\|sound:sound\|sound_square:sound_ch1\|duty_counter\[1\] is being clocked by boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754775778 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754775778 "|top|boy:boy|sound:sound|sound_square:sound_ch1|octo_freq_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|clk_div:freq_div\|o " "Node: boy:boy\|sound:sound\|clk_div:freq_div\|o was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out boy:boy\|sound:sound\|clk_div:freq_div\|o " "Register boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out is being clocked by boy:boy\|sound:sound\|clk_div:freq_div\|o" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754775778 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754775778 "|top|boy:boy|sound:sound|clk_div:freq_div|o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out " "Node: boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|duty_counter\[0\] boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out " "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|duty_counter\[0\] is being clocked by boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625754775778 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625754775778 "|top|boy:boy|sound:sound|sound_square:sound_ch2|octo_freq_out"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_4 with period: 200.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000 " "Clock: clk_4 with period: 200.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1625754775785 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_25M with period: 40.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000 " "Clock: clk_25M with period: 40.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1625754775785 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_15 with period: 60.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000 " "Clock: clk_15 with period: 60.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1625754775785 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625754775785 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625754775785 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625754775785 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_15 (Rise) clkGlb (Rise) setup and hold " "From clk_15 (Rise) to clkGlb (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625754775785 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_15 (Rise) clk_4 (Rise) setup and hold " "From clk_15 (Rise) to clk_4 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625754775785 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_25M (Rise) clk_15 (Rise) setup and hold " "From clk_25M (Rise) to clk_15 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625754775785 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_25M (Fall) clk_15 (Rise) setup and hold " "From clk_25M (Fall) to clk_15 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625754775785 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1625754775785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.908 " "Worst-case setup slack is 3.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.908               0.000 clk_15  " "    3.908               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.424               0.000 clk_4  " "    6.424               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.425               0.000 clkGlb  " "    7.425               0.000 clkGlb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.741               0.000 clk_25M  " "   18.741               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.295               0.000 altera_reserved_tck  " "   45.295               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625754775850 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1625754775900 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1625754775900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.190 " "Worst-case hold slack is -0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.190              -0.190 clk_25M  " "   -0.190              -0.190 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 clk_4  " "    0.165               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clkGlb  " "    0.181               0.000 clkGlb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk_15  " "    0.181               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625754775908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.729 " "Worst-case recovery slack is 8.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.729               0.000 clk_4  " "    8.729               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.308               0.000 clk_15  " "   17.308               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.209               0.000 clk_25M  " "   36.209               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.334               0.000 altera_reserved_tck  " "   97.334               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625754775927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.562 " "Worst-case removal slack is 0.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 altera_reserved_tck  " "    0.562               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.813               0.000 clk_4  " "    1.813               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.970               0.000 clk_15  " "    1.970               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.433               0.000 clk_25M  " "    2.433               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625754775947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.438 " "Worst-case minimum pulse width slack is 9.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.438               0.000 clkGlb  " "    9.438               0.000 clkGlb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.751               0.000 clk_25M  " "   19.751               0.000 clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.781               0.000 clk_15  " "   29.781               0.000 clk_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.282               0.000 altera_reserved_tck  " "   49.282               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.750               0.000 clk_4  " "   99.750               0.000 clk_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625754775955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625754775955 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625754776373 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625754776373 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625754776373 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625754776373 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 216.866 ns " "Worst Case Available Settling Time: 216.866 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625754776373 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625754776373 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625754776373 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1625754776707 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1625754776708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 278 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 278 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "810 " "Peak virtual memory: 810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625754776910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  8 22:32:56 2021 " "Processing ended: Thu Jul  8 22:32:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625754776910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625754776910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625754776910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1625754776910 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1625754778312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625754778312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  8 22:32:58 2021 " "Processing started: Thu Jul  8 22:32:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625754778312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1625754778312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VerilogBoy_DE2-115 -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VerilogBoy_DE2-115 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1625754778312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1625754778751 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vo /home/DICS/M10912039/VerilogBoy_DE2-115/simulation/vcs/ simulation " "Generated file top.vo in folder \"/home/DICS/M10912039/VerilogBoy_DE2-115/simulation/vcs/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625754779846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "798 " "Peak virtual memory: 798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625754780569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  8 22:33:00 2021 " "Processing ended: Thu Jul  8 22:33:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625754780569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625754780569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625754780569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1625754780569 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 697 s " "Quartus Prime Full Compilation was successful. 0 errors, 697 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1625754780814 ""}
