$date
	Sun Jun 29 18:35:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Testbench $end
$var wire 4 ! outs [3:0] $end
$var reg 1 " clk $end
$var reg 4 # ins [3:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 $ ins [3:0] $end
$var wire 4 % outs [3:0] $end
$scope module dff0 $end
$var wire 1 " clk $end
$var wire 1 & d $end
$var reg 1 ' q $end
$upscope $end
$scope module dff1 $end
$var wire 1 " clk $end
$var wire 1 ( d $end
$var reg 1 ) q $end
$upscope $end
$scope module dff2 $end
$var wire 1 " clk $end
$var wire 1 * d $end
$var reg 1 + q $end
$upscope $end
$scope module dff3 $end
$var wire 1 " clk $end
$var wire 1 , d $end
$var reg 1 - q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x-
0,
x+
0*
x)
0(
x'
0&
bx %
b0 $
b0 #
0"
bx !
$end
#5
0'
0)
0+
b0 !
b0 %
0-
1"
#10
1(
1,
0"
b1010 #
b1010 $
#15
1-
b1010 !
b1010 %
1)
1"
#20
0(
1*
0"
b1100 #
b1100 $
#25
0)
b1100 !
b1100 %
1+
1"
#30
1&
1(
0,
0"
b111 #
b111 $
#35
0-
1)
b111 !
b111 %
1'
1"
#40
0(
0*
0"
b1 #
b1 $
#45
0)
b1 !
b1 %
0+
1"
#50
0&
0"
b0 #
b0 $
#55
b0 !
b0 %
0'
1"
#60
1&
0"
b1 #
b1 $
#65
b1 !
b1 %
1'
1"
#70
0&
1(
0"
b10 #
b10 $
#75
1)
b10 !
b10 %
0'
1"
#80
1&
0"
b11 #
b11 $
#85
b11 !
b11 %
1'
1"
#90
0&
0(
1*
0"
b100 #
b100 $
#95
1+
0)
b100 !
b100 %
0'
1"
#100
1&
0"
b101 #
b101 $
#105
b101 !
b101 %
1'
1"
#110
0&
1(
0"
b110 #
b110 $
#115
1)
b110 !
b110 %
0'
1"
#120
1&
0"
b111 #
b111 $
#125
b111 !
b111 %
1'
1"
#130
0&
0(
0*
1,
0"
b1000 #
b1000 $
#135
1-
0+
0)
b1000 !
b1000 %
0'
1"
#140
1&
0"
b1001 #
b1001 $
#145
b1001 !
b1001 %
1'
1"
#150
0&
1(
0"
b1010 #
b1010 $
#155
1)
b1010 !
b1010 %
0'
1"
#160
1&
0"
b1011 #
b1011 $
#165
b1011 !
b1011 %
1'
1"
#170
0&
0(
1*
0"
b1100 #
b1100 $
#175
1+
0)
b1100 !
b1100 %
0'
1"
#180
1&
0"
b1101 #
b1101 $
#185
b1101 !
b1101 %
1'
1"
#190
0&
1(
0"
b1110 #
b1110 $
#195
1)
b1110 !
b1110 %
0'
1"
#200
1&
0"
b1111 #
b1111 $
#205
b1111 !
b1111 %
1'
1"
#210
0"
#215
1"
#220
0"
