#;Name;Direction;Left (higher) bound, ƒ(x);Right (lower) bound, ƒ(x);Width;Type;Type definition;Default value, ƒ(x);Array left, ƒ(x);Array right, ƒ(x);Port tags;Ad-hoc;Description;
1;CLK;in;;;1;std_logic;;;;;;true;;
2;RSTN;in;;;1;std_logic;;;;;;true;;
3;PSEL;in;;;1;std_logic;;;;;;false;;
4;PENABLE;in;;;1;std_logic;;;;;;false;;
5;PWRITE;in;;;1;std_logic;;;;;;false;;
6;PADDR;in;2;0;3;std_logic_vector;;;;;;false;;
7;PWDATA;in;31;0;32;std_logic_vector;;;;;;false;;
8;PRDATA;out;31;0;32;std_logic_vector;;;;;;false;;
9;PREADY;out;;;1;std_logic;;;;;;false;;
10;PSLVERR;out;;;1;std_logic;;;;;;false;;
11;INT;out;;;1;std_logic;;;;;;false;;
12;OUT1N;out;;;1;std_logic;;;;;;false;;
13;OUT2N;out;;;1;std_logic;;;;;;false;;
14;RTSN;out;;;1;std_logic;;;;;;false;;
15;DTRN;out;;;1;std_logic;;;;;;false;;
16;CTSN;in;;;1;std_logic;;;;;;false;;
17;DSRN;in;;;1;std_logic;;;;;;false;;
18;DCDN;in;;;1;std_logic;;;;;;false;;
19;RIN;in;;;1;std_logic;;;;;;false;;
20;SIN;in;;;1;std_logic;;;;;;false;;
21;SOUT;out;;;1;std_logic;;;;;;false;Transmitter output;
