0.6
2019.1
May 24 2019
14:51:52
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/WishboneInterconnect/wb_intercon.sv,1739649942,systemVerilog,,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/WishboneInterconnect/wishbone_controller.sv,,wb_intercon,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v,1739649942,verilog,,,,wb_mux,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/WishboneInterconnect/wishbone_controller.sv,1739649942,systemVerilog,,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/tb/soc_test.sv,,wishbone_controller,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/alignment_units.sv,1739649942,systemVerilog,,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/alu.sv,,load_aligner;store_aligner,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/alu.sv,1739649942,systemVerilog,,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/alu_control.sv,,alu;n_bit_add_sub,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/alu_control.sv,1739649942,systemVerilog,,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/uncore/gpio/bidirec.sv,,alu_control,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/branch_controller.sv,1739649942,systemVerilog,,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/control_unit.sv,,branch_controller,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/control_unit.sv,1739649942,systemVerilog,,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/data_mem.sv,,control_unit,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/data_mem.sv,1739649942,systemVerilog,,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/data_path.sv,,data_mem,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/data_path.sv,1739693591,systemVerilog,,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv,,data_path,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv,1739649942,systemVerilog,,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/uncore/gpio/gpio_top.sv,,forwarding_unit,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/hazard_controller.sv,1739649942,systemVerilog,,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/imm_gen.sv,,hazard_handler,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/imm_gen.sv,1739649942,systemVerilog,,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/main_control.sv,,imm_gen,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/lib.sv,1739649942,systemVerilog,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/WishboneInterconnect/wb_intercon.sv;/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/WishboneInterconnect/wishbone_controller.sv;/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/alignment_units.sv;/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/alu.sv;/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/alu_control.sv;/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/branch_controller.sv;/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/control_unit.sv;/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/data_mem.sv;/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/data_path.sv;/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv;/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/hazard_controller.sv;/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/imm_gen.sv;/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/main_control.sv;/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/pipeline_controller.sv;/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/program_counter.sv;/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/reg_file.sv;/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/rom.sv;/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/rv32i_top.sv;/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/rv32i_soc.sv;/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/uncore/gpio/bidirec.sv;/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/uncore/gpio/gpio_top.sv;/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/tb/soc_test.sv,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/alignment_units.sv,,$unit_lib_sv;mux2x1;mux3x1;mux4x1;n_bit_dec;n_bit_dec_with_en;n_bit_reg;n_bit_reg_wclr;one_hot_mux2x1;one_hot_mux3x1;one_hot_mux4x1;riscv_types,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/main_control.sv,1739649942,systemVerilog,,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/pipeline_controller.sv,,decode_control,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/pipeline_controller.sv,1739649942,systemVerilog,,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/program_counter.sv,,pipeline_controller,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/program_counter.sv,1739649942,systemVerilog,,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/reg_file.sv,,program_counter,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/reg_file.sv,1739649942,systemVerilog,,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/rom.sv,,reg_file,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/rom.sv,1739649942,systemVerilog,,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/rv32i_soc.sv,,rom,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/rv32i_top.sv,1739806393,systemVerilog,,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/WishboneInterconnect/wb_intercon.sv,,rv32i_top,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/rv32i_soc.sv,1739857004,systemVerilog,,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/rv32i_top.sv,,rv32i_soc,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/uncore/gpio/bidirec.sv,1739649942,systemVerilog,,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/branch_controller.sv,,bidirec,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/uncore/gpio/gpio_defines.v,1739649942,verilog,,,,,,,,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/uncore/gpio/gpio_top.sv,1739649942,systemVerilog,,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/core/hazard_controller.sv,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/uncore/gpio/gpio_defines.v,gpio_top,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/uncore/spi/fifo4.v,1739649942,verilog,,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/uncore/spi/simple_spi_top.v,,fifo4,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/uncore/spi/simple_spi_top.v,1739649942,verilog,,/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/soc/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v,,simple_spi,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/rvsoc-baseline-main/src/tb/soc_test.sv,1739857669,systemVerilog,,,,soc_test,,,../../../../rvsoc-baseline-main/src/sram/csrc,,,,,
/home/it/Desktop/NSH_project/w1_project.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
