strict digraph "compose( ,  )" {
	node [label="\N"];
	"11:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f31aa18ed10>",
		fillcolor=lightcyan,
		label="11:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"11:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f31aa1f1590>",
		fillcolor=cadetblue,
		label="11:BS
pos = 2'b11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f31aa1f1590>]",
		style=filled,
		typ=BlockingSubstitution];
	"11:CA" -> "11:BS"	[cond="[]",
		lineno=None];
	"9:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f31aa1e3410>",
		fillcolor=cadetblue,
		label="9:BS
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f31aa1e3410>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"9:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"8:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f31aa196950>",
		fillcolor=cadetblue,
		label="8:BS
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f31aa196950>]",
		style=filled,
		typ=BlockingSubstitution];
	"8:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"7:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f31aa1e3f10>",
		fillcolor=linen,
		label="7:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"7:CS" -> "11:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"9:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f31aa196c10>",
		fillcolor=lightcyan,
		label="9:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "9:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"8:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f31aa183690>",
		fillcolor=lightcyan,
		label="8:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "8:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"10:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f31aa1e3650>",
		fillcolor=lightcyan,
		label="10:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "10:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f31aa1ea090>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"6:AL" -> "7:CS"	[cond="[]",
		lineno=None];
	"11:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"9:CA" -> "9:BS"	[cond="[]",
		lineno=None];
	"8:CA" -> "8:BS"	[cond="[]",
		lineno=None];
	"10:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f31aa18eed0>",
		fillcolor=cadetblue,
		label="10:BS
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f31aa18eed0>]",
		style=filled,
		typ=BlockingSubstitution];
	"10:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"10:CA" -> "10:BS"	[cond="[]",
		lineno=None];
}
