
---------- Begin Simulation Statistics ----------
final_tick                               98730345013501                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 592926                       # Simulator instruction rate (inst/s)
host_mem_usage                                1532588                       # Number of bytes of host memory used
host_op_rate                                   640910                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9965.62                       # Real time elapsed on the host
host_tick_rate                              108460289                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5908874076                       # Number of instructions simulated
sim_ops                                    6387069666                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.080875                       # Number of seconds simulated
sim_ticks                                1080874542001                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       114688                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           28                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           28                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total            1                      
system.ruby.DMA_Controller.I.allocI_store |        1792    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         1792                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |         769    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total          769                      
system.ruby.DMA_Controller.M.MloadMEvent |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.MloadMEvent::total            4                      
system.ruby.DMA_Controller.M.allocTBE    |         770    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total          770                      
system.ruby.DMA_Controller.M.externalloadMrespfrom_in |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalloadMrespfrom_in::total            1                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        1792    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         1792                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       44741    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        44741                      
system.ruby.DMA_Controller.MloadMEvent   |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.MloadMEvent::total            4                      
system.ruby.DMA_Controller.Stallmandatory_in |       44741    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        44741                      
system.ruby.DMA_Controller.allocI_load   |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total            1                      
system.ruby.DMA_Controller.allocI_store  |        1792    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         1792                      
system.ruby.DMA_Controller.allocTBE      |         770    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total          770                      
system.ruby.DMA_Controller.deallocfwdfrom_in |         769    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total          769                      
system.ruby.DMA_Controller.externalloadMrespfrom_in |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadMrespfrom_in::total            1                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        1792    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         1792                      
system.ruby.Directory_Controller.I.allocTBE |     1489769     25.35%     25.35% |     1487594     25.31%     50.66% |     1448079     24.64%     75.29% |     1452223     24.71%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total      5877665                      
system.ruby.Directory_Controller.I.deallocTBE |     1488914     25.35%     25.35% |     1486753     25.31%     50.66% |     1447252     24.64%     75.29% |     1451391     24.71%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total      5874310                      
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in |         177     35.98%     35.98% |          71     14.43%     50.41% |         125     25.41%     75.81% |         119     24.19%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in::total          492                      
system.ruby.Directory_Controller.M.allocTBE |    14346765     24.14%     24.14% |    17142315     28.85%     52.99% |    14639619     24.63%     77.62% |    13299755     22.38%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total     59428454                      
system.ruby.Directory_Controller.M.deallocTBE |    14347620     24.14%     24.14% |    17143156     28.85%     52.99% |    14640446     24.63%     77.62% |    13300587     22.38%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total     59431809                      
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in |         112     31.91%     31.91% |          87     24.79%     56.70% |          74     21.08%     77.78% |          78     22.22%    100.00%
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in::total          351                      
system.ruby.Directory_Controller.Stallreqto_in |         289     34.28%     34.28% |         158     18.74%     53.02% |         199     23.61%     76.63% |         197     23.37%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total          843                      
system.ruby.Directory_Controller.allocTBE |    15836534     24.25%     24.25% |    18629909     28.53%     52.78% |    16087698     24.63%     77.41% |    14751978     22.59%    100.00%
system.ruby.Directory_Controller.allocTBE::total     65306119                      
system.ruby.Directory_Controller.deallocTBE |    15836534     24.25%     24.25% |    18629909     28.53%     52.78% |    16087698     24.63%     77.41% |    14751978     22.59%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     65306119                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   1110654342                      
system.ruby.IFETCH.hit_latency_hist_seqr |  1110654342    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   1110654342                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   1162589486                      
system.ruby.IFETCH.latency_hist_seqr     |  1162589486    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   1162589486                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples     51935144                      
system.ruby.IFETCH.miss_latency_hist_seqr |    51935144    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total     51935144                      
system.ruby.L1Cache_Controller.I.allocI_load |    15325631     25.98%     25.98% |    15338231     26.00%     51.97% |    14154869     23.99%     75.96% |    14180610     24.04%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total     58999341                      
system.ruby.L1Cache_Controller.I.allocI_store |      122667     28.50%     28.50% |      115104     26.75%     55.25% |      108628     25.24%     80.50% |       83937     19.50%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total       430336                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |    15447696     25.99%     25.99% |    15452910     26.00%     52.00% |    14263028     24.00%     76.00% |    14263712     24.00%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total     59427346                      
system.ruby.L1Cache_Controller.I_load.Stallfwdfrom_in |     1344534     25.22%     25.22% |     1364529     25.60%     50.82% |     1345689     25.24%     76.07% |     1275803     23.93%    100.00%
system.ruby.L1Cache_Controller.I_load.Stallfwdfrom_in::total      5330555                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |           9     25.00%     25.00% |           7     19.44%     44.44% |          11     30.56%     75.00% |           9     25.00%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total           36                      
system.ruby.L1Cache_Controller.I_x_M_evict.Progress |          82     24.19%     24.19% |         106     31.27%     55.46% |          76     22.42%     77.88% |          75     22.12%    100.00%
system.ruby.L1Cache_Controller.I_x_M_evict.Progress::total          339                      
system.ruby.L1Cache_Controller.I_x_M_evict.Stallmandatory_in |         327     25.17%     25.17% |         405     31.18%     56.35% |         295     22.71%     79.06% |         272     20.94%    100.00%
system.ruby.L1Cache_Controller.I_x_M_evict.Stallmandatory_in::total         1299                      
system.ruby.L1Cache_Controller.M.MloadMEvent |   311432267     23.11%     23.11% |   313675715     23.28%     46.39% |   359750727     26.70%     73.09% |   362581471     26.91%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total   1347440180                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    16977465     24.01%     24.01% |    16981680     24.01%     48.02% |    18992292     26.86%     74.87% |    17769331     25.13%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total     70720768                      
system.ruby.L1Cache_Controller.M.allocTBE |    15447696     25.99%     25.99% |    15452910     26.00%     52.00% |    14263028     24.00%     76.00% |    14263712     24.00%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total     59427346                      
system.ruby.L1Cache_Controller.M.externalloadMrespfrom_in |    15325631     25.98%     25.98% |    15338231     26.00%     51.97% |    14154869     23.99%     75.96% |    14180610     24.04%    100.00%
system.ruby.L1Cache_Controller.M.externalloadMrespfrom_in::total     58999341                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |      122667     28.51%     28.51% |      115104     26.75%     55.25% |      108628     25.24%     80.50% |       83936     19.50%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total       430335                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |     1064356     26.10%     26.10% |     1080997     26.51%     52.60% |      942560     23.11%     75.72% |      990380     24.28%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total      4078293                      
system.ruby.L1Cache_Controller.MloadMEvent |   311432267     23.11%     23.11% |   313675715     23.28%     46.39% |   359750727     26.70%     73.09% |   362581471     26.91%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total   1347440180                      
system.ruby.L1Cache_Controller.MstoreMEvent |    16977465     24.01%     24.01% |    16981680     24.01%     48.02% |    18992292     26.86%     74.87% |    17769331     25.13%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total     70720768                      
system.ruby.L1Cache_Controller.Progress  |          82     24.19%     24.19% |         106     31.27%     55.46% |          76     22.42%     77.88% |          75     22.12%    100.00%
system.ruby.L1Cache_Controller.Progress::total          339                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |     1344543     25.22%     25.22% |     1364536     25.60%     50.82% |     1345700     25.24%     76.07% |     1275812     23.93%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total      5330591                      
system.ruby.L1Cache_Controller.Stallmandatory_in |     1064683     26.10%     26.10% |     1081402     26.51%     52.61% |      942855     23.11%     75.72% |      990652     24.28%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total      4079592                      
system.ruby.L1Cache_Controller.allocI_load |    15325631     25.98%     25.98% |    15338231     26.00%     51.97% |    14154869     23.99%     75.96% |    14180610     24.04%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total     58999341                      
system.ruby.L1Cache_Controller.allocI_store |      122667     28.50%     28.50% |      115104     26.75%     55.25% |      108628     25.24%     80.50% |       83937     19.50%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total       430336                      
system.ruby.L1Cache_Controller.allocTBE  |    15447696     25.99%     25.99% |    15452910     26.00%     52.00% |    14263028     24.00%     76.00% |    14263712     24.00%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total     59427346                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |    15447696     25.99%     25.99% |    15452910     26.00%     52.00% |    14263028     24.00%     76.00% |    14263712     24.00%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total     59427346                      
system.ruby.L1Cache_Controller.externalloadMrespfrom_in |    15325631     25.98%     25.98% |    15338231     26.00%     51.97% |    14154869     23.99%     75.96% |    14180610     24.04%    100.00%
system.ruby.L1Cache_Controller.externalloadMrespfrom_in::total     58999341                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |      122667     28.51%     28.51% |      115104     26.75%     55.25% |      108628     25.24%     80.50% |       83936     19.50%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total       430335                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    236785838                      
system.ruby.LD.hit_latency_hist_seqr     |   236785838    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    236785838                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    243850035                      
system.ruby.LD.latency_hist_seqr         |   243850035    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     243850035                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      7064197                      
system.ruby.LD.miss_latency_hist_seqr    |     7064197    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      7064197                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples        55252                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |       55252    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total        55252                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples        69736                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |       69736    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total        69736                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        14484                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       14484    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        14484                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples        69736                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |       69736    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total        69736                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples        69736                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |       69736    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total        69736                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples      2959209                      
system.ruby.RMW_Read.hit_latency_hist_seqr |     2959209    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total      2959209                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples      2998455                      
system.ruby.RMW_Read.latency_hist_seqr   |     2998455    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total      2998455                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        39246                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       39246    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        39246                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     67636571                      
system.ruby.ST.hit_latency_hist_seqr     |    67636571    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     67636571                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples     68013176                      
system.ruby.ST.latency_hist_seqr         |    68013176    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      68013176                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples       376605                      
system.ruby.ST.miss_latency_hist_seqr    |      376605    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       376605                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.006637                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time   499.991484                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.007327                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time 14011.175244                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.006890                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time  2499.998868                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.000689                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time   500.000060                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001379                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999734                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.007930                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time   499.996522                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.008619                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time 14013.296549                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.006879                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time  2499.999960                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.000688                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time   500.000277                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.001377                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999953                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.006772                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time   499.988467                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.007443                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time 14059.613590                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.006697                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time  2499.997766                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.000670                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time   500.000192                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.001341                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999514                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.006152                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time   499.992250                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.006825                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time 14060.271950                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.006716                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time  2499.999960                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.000672                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time   500.000227                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.001345                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999953                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles         7930                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  6614.933643                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000245                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 339895.866547                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000875                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time 293089.986730                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time  6615.030992                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   1418160948                      
system.ruby.hit_latency_hist_seqr        |  1418160948    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   1418160948                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles           730                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     2.979882                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time 14774.883064                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.198729                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  2675.351419                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.007826                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.956905                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.007146                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 14484.073535                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.006467                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   499.976394                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles           463                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     0.993650                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time 14739.000667                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.200687                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  2724.152740                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.007844                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.007149                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 14491.828887                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.006453                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   499.996159                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles           656                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     4.650819                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time 14834.838270                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.222761                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  2742.163393                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.007301                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   499.824108                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.006598                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 14472.274809                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.005896                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   499.839878                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles           666                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     5.928739                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time 14785.653755                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.219937                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  2567.128414                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.007238                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.006599                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 14507.881606                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.005959                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   500.002792                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     1477590624                      
system.ruby.latency_hist_seqr            |  1477590624    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       1477590624                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples     59429676                      
system.ruby.miss_latency_hist_seqr       |    59429676    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     59429676                      
system.ruby.network.average_flit_latency    16.626785                      
system.ruby.network.average_flit_network_latency    15.616510                      
system.ruby.network.average_flit_queueing_latency     1.010275                      
system.ruby.network.average_flit_vnet_latency |   16.031886                       |   15.816638                       |   15.056385                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_flit_vqueue_latency |    1.000046                       |           1                       |    1.028934                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_hops             1.090738                      
system.ruby.network.average_packet_latency    26.653855                      
system.ruby.network.average_packet_network_latency    25.643580                      
system.ruby.network.average_packet_queueing_latency     1.010275                      
system.ruby.network.average_packet_vnet_latency |   26.059692                       |   25.837918                       |   25.088053                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_packet_vqueue_latency |    1.000046                       |           1                       |    1.028934                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.avg_link_utilization     1.316547                      
system.ruby.network.avg_vc_load          |    0.346118     26.29%     26.29% |    0.037062      2.82%     29.10% |    0.034366      2.61%     31.72% |    0.034365      2.61%     34.33% |    0.296493     22.52%     56.85% |    0.046610      3.54%     60.39% |    0.034470      2.62%     63.00% |    0.034364      2.61%     65.61% |    0.323569     24.58%     90.19% |    0.053255      4.05%     94.24% |    0.038110      2.89%     97.13% |    0.037765      2.87%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.avg_vc_load::total       1.316547                      
system.ruby.network.ext_in_link_utilization    920830213                      
system.ruby.network.ext_out_link_utilization    920830211                      
system.ruby.network.flit_network_latency |  4763992650                       |  4699791574                       |  4916370206                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flit_queueing_latency |   297170991                       |   297142270                       |   335978535                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flits_injected       |   297157350     32.27%     32.27% |   297142270     32.27%     64.54% |   326530595     35.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_injected::total    920830215                      
system.ruby.network.flits_received       |   297157346     32.27%     32.27% |   297142270     32.27%     64.54% |   326530595     35.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_received::total    920830211                      
system.ruby.network.int_link_utilization   1004384544                      
system.ruby.network.packet_network_latency |  1548765771                       |  1535507495                       |  1638403361                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packet_queueing_latency |    59434198                       |    59428454                       |    67195707                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packets_injected     |    59431470     32.27%     32.27% |    59428454     32.27%     64.54% |    65306119     35.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_injected::total    184166043                      
system.ruby.network.packets_received     |    59431469     32.27%     32.27% |    59428454     32.27%     64.54% |    65306119     35.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_received::total    184166042                      
system.ruby.network.routers0.buffer_reads    489708177                      
system.ruby.network.routers0.buffer_writes    489708177                      
system.ruby.network.routers0.crossbar_activity    489708177                      
system.ruby.network.routers0.sw_input_arbiter_activity    493538867                      
system.ruby.network.routers0.sw_output_arbiter_activity    489708177                      
system.ruby.network.routers1.buffer_reads    506219297                      
system.ruby.network.routers1.buffer_writes    506219297                      
system.ruby.network.routers1.crossbar_activity    506219297                      
system.ruby.network.routers1.sw_input_arbiter_activity    510435594                      
system.ruby.network.routers1.sw_output_arbiter_activity    506219297                      
system.ruby.network.routers2.buffer_reads    466725770                      
system.ruby.network.routers2.buffer_writes    466725770                      
system.ruby.network.routers2.crossbar_activity    466725770                      
system.ruby.network.routers2.sw_input_arbiter_activity    470124020                      
system.ruby.network.routers2.sw_output_arbiter_activity    466725770                      
system.ruby.network.routers3.buffer_reads    462561512                      
system.ruby.network.routers3.buffer_writes    462561512                      
system.ruby.network.routers3.crossbar_activity    462561512                      
system.ruby.network.routers3.sw_input_arbiter_activity    466006073                      
system.ruby.network.routers3.sw_output_arbiter_activity    462561512                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   1477590625                      
system.ruby.outstanding_req_hist_seqr::mean     1.000000                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000000                      
system.ruby.outstanding_req_hist_seqr::stdev     0.000130                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  1477590600    100.00%    100.00% |          25      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   1477590625                      
system.switch_cpus0.Branches                  7142823                       # Number of branches fetched
system.switch_cpus0.committedInsts          179962722                       # Number of instructions committed
system.switch_cpus0.committedOps            289142290                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses           55975537                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                68472                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           16500926                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                 7378                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.003749                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          271133828                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                10406                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.996251                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              2161749083                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      2153645337.003764                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads     46019122                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes     36441809                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts      6513340                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     217737894                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            217737894                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    386529894                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    205436367                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls             440477                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      8103745.996236                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    128713044                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           128713044                       # number of integer instructions
system.switch_cpus0.num_int_register_reads    308441113                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     59982211                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts           55907056                       # Number of load instructions
system.switch_cpus0.num_mem_refs             72401064                       # number of memory refs
system.switch_cpus0.num_store_insts          16494008                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass       407765      0.14%      0.14% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         91661257     31.70%     31.84% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           93858      0.03%     31.87% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            62730      0.02%     31.90% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       23360051      8.08%     39.98% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     39.98% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            144      0.00%     39.98% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     39.98% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     39.98% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     39.98% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     39.98% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     39.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd             398      0.00%     39.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     39.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu           12918      0.00%     39.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     39.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             112      0.00%     39.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc            239      0.00%     39.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     39.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     39.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift           200      0.00%     39.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     39.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     39.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     39.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     50804768     17.57%     57.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     57.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     57.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt         4714      0.00%     57.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv         8019      0.00%     57.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     57.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult     50321363     17.40%     74.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     74.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt         3141      0.00%     74.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     74.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     74.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     74.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     74.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     74.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     74.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     74.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     74.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     74.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     74.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     74.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     74.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     74.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     74.96% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        10375243      3.59%     78.55% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        4197363      1.45%     80.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     45531813     15.75%     95.75% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite     12296645      4.25%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         289142741                       # Class of executed instruction
system.switch_cpus1.Branches                  8850922                       # Number of branches fetched
system.switch_cpus1.committedInsts          181558507                       # Number of instructions committed
system.switch_cpus1.committedOps            293790178                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses           57061400                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                65647                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           16525693                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                 7739                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.000729                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          272282202                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                10602                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.999271                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              2161748791                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      2160173504.211515                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads     56032126                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes     39850898                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts      8208031                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     214183073                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            214183073                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    382609282                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    201710149                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls             455164                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      1575286.788485                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    136619802                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           136619802                       # number of integer instructions
system.switch_cpus1.num_int_register_reads    321585540                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     66625385                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts           56997121                       # Number of load instructions
system.switch_cpus1.num_mem_refs             73516073                       # number of memory refs
system.switch_cpus1.num_store_insts          16518952                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass       275970      0.09%      0.09% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         97814335     33.29%     33.39% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           91081      0.03%     33.42% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            61194      0.02%     33.44% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       21805755      7.42%     40.86% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     40.86% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            272      0.00%     40.86% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     40.86% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     40.86% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     40.86% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     40.86% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     40.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd             144      0.00%     40.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     40.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu           18943      0.01%     40.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     40.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             288      0.00%     40.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc           1698      0.00%     40.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     40.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     40.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift            68      0.00%     40.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     40.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     40.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     40.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     50328418     17.13%     58.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     58.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     58.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt         4811      0.00%     58.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv         8469      0.00%     58.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     58.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult     49859974     16.97%     74.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     74.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt         3206      0.00%     74.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     74.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     74.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     74.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     74.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     74.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     74.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     74.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     74.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     74.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     74.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     74.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     74.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     74.98% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     74.98% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        12059965      4.10%     79.08% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        4051255      1.38%     80.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     44937156     15.30%     95.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite     12467697      4.24%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         293790699                       # Class of executed instruction
system.switch_cpus2.Branches                 12771735                       # Number of branches fetched
system.switch_cpus2.committedInsts          206956452                       # Number of instructions committed
system.switch_cpus2.committedOps            334776150                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses           66099614                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                65451                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           18123258                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                 7484                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.003487                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          308541014                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                11703                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.996513                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              2161740579                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      2154202115.654813                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads     85461688                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes     52859883                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     12208780                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     228030251                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            228030251                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    406668137                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    214650211                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls             386024                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      7538463.345187                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    167741865                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           167741865                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    386627784                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     89167309                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           66034160                       # Number of load instructions
system.switch_cpus2.num_mem_refs             84150430                       # number of memory refs
system.switch_cpus2.num_store_insts          18116270                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       257334      0.08%      0.08% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        120700329     36.05%     36.13% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           96817      0.03%     36.16% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            61852      0.02%     36.18% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       23180229      6.92%     43.10% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     43.10% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            176      0.00%     43.10% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     43.10% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     43.10% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     43.10% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     43.10% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     43.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd             422      0.00%     43.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     43.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu           12189      0.00%     43.11% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     43.11% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             160      0.00%     43.11% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc            249      0.00%     43.11% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     43.11% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     43.11% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift           210      0.00%     43.11% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     43.11% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     43.11% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     43.11% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     53425888     15.96%     59.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt         5226      0.00%     59.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv        19068      0.01%     59.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult     52862344     15.79%     74.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt         3714      0.00%     74.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     74.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        18051678      5.39%     80.26% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        4741680      1.42%     81.67% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     47982482     14.33%     96.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite     13374590      4.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         334776637                       # Class of executed instruction
system.switch_cpus3.Branches                 16234615                       # Number of branches fetched
system.switch_cpus3.committedInsts          209638927                       # Number of instructions committed
system.switch_cpus3.committedOps            338603580                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses           66752713                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                58069                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           16966898                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                 6852                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.006770                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          310676432                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                11279                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.993230                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              2161748959                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      2147114363.846251                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    105888886                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes     58151750                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     15712945                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     217260016                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            217260016                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    387080557                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    204693644                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls             352162                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      14634595.153749                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    179162240                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           179162240                       # number of integer instructions
system.switch_cpus3.num_int_register_reads    402442031                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    100663892                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts           66694633                       # Number of load instructions
system.switch_cpus3.num_mem_refs             83655036                       # number of memory refs
system.switch_cpus3.num_store_insts          16960403                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass       229510      0.07%      0.07% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        130985757     38.68%     38.75% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           88512      0.03%     38.78% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            63985      0.02%     38.80% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       22421781      6.62%     45.42% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     45.42% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            176      0.00%     45.42% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     45.42% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     45.42% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     45.42% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     45.42% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     45.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd             490      0.00%     45.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     45.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu           18498      0.01%     45.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     45.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             296      0.00%     45.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc            310      0.00%     45.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     45.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     45.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift           236      0.00%     45.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     45.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     45.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     45.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     50802005     15.00%     60.43% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     60.43% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     60.43% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt         5553      0.00%     60.43% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv        17929      0.01%     60.43% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     60.43% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult     50309926     14.86%     75.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     75.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt         3931      0.00%     75.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     75.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     75.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     75.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     75.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     75.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     75.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     75.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     75.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     75.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     75.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     75.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     75.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     75.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     75.29% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        21111768      6.23%     81.53% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        4399876      1.30%     82.83% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     45582865     13.46%     96.29% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite     12560527      3.71%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         338603931                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions           27                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples           13                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 260693384.692308                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 331872505.870816                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value      2205000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    979535500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total           13                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 1077105295500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED   3389014001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 97649850704000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions           23                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples           11                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 665208909.090909                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 409845781.569471                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value     15880000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    989960000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total           11                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 1073321936501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED   7317298000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 97649705779000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions           22                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean    395871450                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 393632393.780560                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value      4135000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    986661000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 1076822669001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED   3958714500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 97649563630000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions           11                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples            5                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 157528700.200000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 211841465.041106                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value      3843500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    520963500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total            5                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 1074275241000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED    787643501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 97655282129000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 1080874542001                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 1080874542001                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 1080874542001                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 1080874542001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      6200064                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           6200064                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2        96876                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total              96876                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2      5736155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              5736155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2      5736155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             5736155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples     96876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000590000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             471380                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                      96876                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                    96876                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             6106                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             5715                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             5759                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             6139                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             6267                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             6300                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             6290                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             6360                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             5890                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             5712                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            5929                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            6043                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            5960                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            6214                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            6228                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            5964                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                   845325238                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 484380000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             2661750238                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                     8725.85                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               27475.85                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                   70218                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                72.48                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                96876                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  95923                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                    936                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                     12                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        26656                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   232.588235                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   173.271571                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   176.457596                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127         7869     29.52%     29.52% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         7544     28.30%     57.82% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         4733     17.76%     75.58% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         3908     14.66%     90.24% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1549      5.81%     96.05% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767          654      2.45%     98.50% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          341      1.28%     99.78% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023           23      0.09%     99.87% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           35      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        26656                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               6200064                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                6200064                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        5.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     5.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 1080872702000                       # Total gap between requests
system.mem_ctrls2.avgGap                  11157280.46                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      6200064                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 5736155.084679813124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2        96876                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   2661750238                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     27475.85                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   72.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2      2798455                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total      2798455                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2      2798455                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total      2798455                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2        96876                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total        96876                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2        96876                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total        96876                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2   7621486124                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total   7621486124                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2   7621486124                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total   7621486124                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2      2895331                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total      2895331                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2      2895331                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total      2895331                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.033459                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.033459                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.033459                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.033459                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 78672.593047                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 78672.593047                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 78672.593047                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 78672.593047                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2        96876                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total        96876                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2        96876                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total        96876                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   5653004375                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   5653004375                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   5653004375                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   5653004375                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.033459                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.033459                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.033459                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.033459                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 58352.991195                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 58352.991195                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 58352.991195                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 58352.991195                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2      1351203                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total      1351203                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2        96876                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total        96876                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2   7621486124                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total   7621486124                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2      1448079                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total      1448079                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.066900                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.066900                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 78672.593047                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 78672.593047                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2        96876                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total        96876                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   5653004375                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   5653004375                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.066900                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.066900                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 58352.991195                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 58352.991195                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2      1447252                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total      1447252                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2      1447252                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total      1447252                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     79292.776273                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  97649471500500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 79292.776273                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.302478                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.302478                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024        96876                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2          468                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4        96325                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.369553                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses      46422172                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses      2895331                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy            92641500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy            49236330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          342291600                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    85323095520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     41474793720                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    380129175840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      507411234510                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       469.445079                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 987876980500                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  36092680000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT  56904881501                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy            97696620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy            51923190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          349403040                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    85323095520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     42405535890                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    379345524000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      507573178260                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       469.594905                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 985829396750                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  36092680000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT  58952465251                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      6196288                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           6196288                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3        96817                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total              96817                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3      5732662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              5732662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3      5732662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             5732662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples     96817.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000589498                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             471261                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                      96817                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                    96817                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             6106                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             5722                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             5733                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             6147                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             6276                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             6277                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             6289                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             6351                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             5886                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             5712                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            5922                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            6020                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            5976                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            6203                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            6231                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            5966                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                   817812741                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 484085000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             2633131491                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                     8447.00                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               27197.00                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                   70284                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                72.59                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                96817                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  95813                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                    981                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                     17                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        26531                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   233.544156                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   174.114056                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   176.756122                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127         7750     29.21%     29.21% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         7493     28.24%     57.45% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         4746     17.89%     75.34% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         3977     14.99%     90.33% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1475      5.56%     95.89% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          674      2.54%     98.43% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          359      1.35%     99.79% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023           22      0.08%     99.87% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151           35      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        26531                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               6196288                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                6196288                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        5.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     5.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 1080874426000                       # Total gap between requests
system.mem_ctrls3.avgGap                  11164097.48                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      6196288                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 5732661.617257581092                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3        96817                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   2633131491                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     27197.00                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   72.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3      2806797                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total      2806797                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3      2806797                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total      2806797                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3        96817                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total        96817                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3        96817                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total        96817                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3   7590054683                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total   7590054683                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3   7590054683                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total   7590054683                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3      2903614                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total      2903614                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3      2903614                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total      2903614                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.033344                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.033344                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.033344                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.033344                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 78395.887943                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 78395.887943                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 78395.887943                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 78395.887943                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3        96817                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total        96817                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3        96817                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total        96817                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   5622767183                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   5622767183                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   5622767183                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   5622767183                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.033344                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.033344                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.033344                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.033344                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 58076.238502                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 58076.238502                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 58076.238502                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 58076.238502                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3      1355406                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total      1355406                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3        96817                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total        96817                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3   7590054683                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total   7590054683                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3      1452223                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total      1452223                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.066668                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.066668                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 78395.887943                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 78395.887943                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3        96817                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total        96817                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   5622767183                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   5622767183                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.066668                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.066668                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 58076.238502                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 58076.238502                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3      1451391                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total      1451391                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3      1451391                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total      1451391                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     79290.436457                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  97649470552500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 79290.436457                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.302469                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.302469                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024        96817                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2          466                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4        96281                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.369328                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses      46554641                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses      2903614                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy            92370180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy            49088325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          342120240                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    85323095520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     41384015520                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    380206027680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      507396717465                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       469.431648                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 988075911750                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  36092680000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  56705950251                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy            97075440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy            51596820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          349153140                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    85323095520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     42275988570                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    379454980800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      507551890290                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       469.575210                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 986114073501                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  36092680000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT  58667788500                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      6205440                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           6205440                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0        96960                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              96960                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0      5741129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              5741129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0      5741129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             5741129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples     96960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000582500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             471542                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      96960                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    96960                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             6110                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             5730                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             5754                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             6150                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             6283                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             6291                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             6313                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             6360                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             5893                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             5730                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            5934                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            6026                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            5950                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            6221                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            6240                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            5975                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                   838521244                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 484800000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             2656521244                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                     8648.12                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               27398.12                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                   70420                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                72.63                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                96960                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  95946                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    986                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     22                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        26539                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   233.818607                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   174.166064                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   177.229800                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         7784     29.33%     29.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         7518     28.33%     57.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         4652     17.53%     75.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         3952     14.89%     90.08% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1556      5.86%     95.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          665      2.51%     98.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          350      1.32%     99.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           22      0.08%     99.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           40      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        26539                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               6205440                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                6205440                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        5.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     5.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1080873816000                       # Total gap between requests
system.mem_ctrls0.avgGap                  11147625.99                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      6205440                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 5741128.834908074699                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0        96960                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   2656521244                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     27398.12                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   72.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0      2881723                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total      2881723                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0      2881723                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total      2881723                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0        96960                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total        96960                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0        96960                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total        96960                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0   7620354540                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total   7620354540                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0   7620354540                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total   7620354540                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0      2978683                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total      2978683                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0      2978683                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total      2978683                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.032551                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.032551                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.032551                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.032551                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 78592.765470                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 78592.765470                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 78592.765470                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 78592.765470                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0        96960                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total        96960                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0        96960                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total        96960                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   5650205792                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   5650205792                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   5650205792                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   5650205792                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.032551                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.032551                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.032551                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.032551                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 58273.574587                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 58273.574587                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 58273.574587                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 58273.574587                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0      1392809                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total      1392809                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0        96960                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total        96960                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0   7620354540                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total   7620354540                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0      1489769                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total      1489769                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.065084                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.065084                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 78592.765470                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 78592.765470                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0        96960                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total        96960                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   5650205792                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   5650205792                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.065084                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.065084                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 58273.574587                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 58273.574587                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0      1488914                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total      1488914                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0      1488914                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total      1488914                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     79352.929709                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  97649471024500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 79352.929709                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.302707                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.302707                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024        96960                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2          471                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4        96409                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.369873                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses      47755888                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses      2978683                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy            92120280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy            48963090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          342498660                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    85323095520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     41377553430                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    380211376320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      507395607300                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       469.430621                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 988090822251                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  36092680000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  56691039750                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy            97375320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy            51752415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          349795740                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    85323095520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     42257433360                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    379470379680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      507549832035                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       469.573306                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 986154463750                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  36092680000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  58627398251                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      6199680                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           6199680                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1        96870                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              96870                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1      5735800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              5735800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1      5735800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             5735800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples     96870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000603500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             471361                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      96870                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    96870                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             6093                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             5730                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             5762                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             6150                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             6282                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             6293                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             6292                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             6359                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             5877                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             5702                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            5918                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            6040                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            5950                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            6216                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            6233                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            5973                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                   824233740                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 484350000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             2640546240                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                     8508.66                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               27258.66                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                   70316                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                72.59                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                96870                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  95856                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    992                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     18                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        26554                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   233.474429                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   174.119130                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   176.708291                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         7735     29.13%     29.13% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         7613     28.67%     57.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         4616     17.38%     75.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         3963     14.92%     90.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1567      5.90%     96.01% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          643      2.42%     98.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          364      1.37%     99.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           20      0.08%     99.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           33      0.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        26554                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               6199680                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                6199680                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        5.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     5.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1080869355000                       # Total gap between requests
system.mem_ctrls1.avgGap                  11157936.98                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      6199680                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 5735799.816806365736                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1        96870                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   2640546240                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     27258.66                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   72.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1      2877477                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total      2877477                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1      2877477                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total      2877477                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1        96870                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total        96870                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1        96870                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total        96870                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1   7600079130                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total   7600079130                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1   7600079130                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total   7600079130                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1      2974347                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total      2974347                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1      2974347                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total      2974347                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.032568                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.032568                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.032568                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.032568                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 78456.479096                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 78456.479096                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 78456.479096                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 78456.479096                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1        96870                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total        96870                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1        96870                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total        96870                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   5631728385                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   5631728385                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   5631728385                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   5631728385                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.032568                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.032568                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.032568                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.032568                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 58136.971044                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 58136.971044                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 58136.971044                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 58136.971044                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1      1390724                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total      1390724                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1        96870                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total        96870                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1   7600079130                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total   7600079130                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1      1487594                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total      1487594                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.065119                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.065119                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 78456.479096                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 78456.479096                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1        96870                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total        96870                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   5631728385                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   5631728385                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.065119                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.065119                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 58136.971044                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 58136.971044                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1      1486753                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total      1486753                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1      1486753                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total      1486753                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     79330.290681                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  97649470552500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 79330.290681                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.302621                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.302621                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024        96870                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2          472                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4        96334                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.369530                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses      47686422                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses      2974347                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy            91848960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy            48818880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          342070260                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    85323095520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     41350216800                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    380234578080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      507390628500                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       469.426015                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 988151233252                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  36092680000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  56630628749                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy            97746600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy            51953550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          349581540                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    85323095520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     42426162480                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    379328473920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      507577013610                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       469.598454                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 985783580001                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  36092680000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  58998282000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                 1400                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1400                       # Transaction distribution
system.iobus.trans_dist::WriteReq                5369                       # Transaction distribution
system.iobus.trans_dist::WriteResp               5369                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         2208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         2226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         3638                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         2236                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         5940                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         2194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         2198                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         2238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         2262                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   13538                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total         1824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         4416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         4449                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           26                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         1819                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         4472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         6357                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         4388                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         4396                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         4476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         4524                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    21550                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 98730345013501                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             3156410                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             3199410                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy             2355000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             4170905                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             1703500                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             4913500                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             1649500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              647499                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             1671499                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             3206912                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         1080                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         1140                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         3820                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         5020                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         1048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         1066                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         1032                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         1044                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    9226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1912                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total         1912                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         2160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         2232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         1910                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         2328                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         4292                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         2096                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         2132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         2064                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         2088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12656                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy                45000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 97777729591501                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             1559998                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             1589494                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy             2850500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             2678986                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy              784499                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             4227000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy              803500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              705999                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy              861000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             1539990                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
