
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/top_earlgrey/ip/rv_plic/rtl/autogen/rv_plic.sv Cov: 98% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// ------------------- W A R N I N G: A U T O - G E N E R A T E D   C O D E !! -------------------//</pre>
<pre style="margin:0; padding:0 ">// PLEASE DO NOT HAND-EDIT THIS FILE. IT HAS BEEN AUTO-GENERATED WITH THE FOLLOWING COMMAND:</pre>
<pre style="margin:0; padding:0 ">// util/topgen.py -t hw/top_earlgrey/data/top_earlgrey.hjson --plic-only -o hw/top_earlgrey/</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// RISC-V Platform-Level Interrupt Controller compliant INTC</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">//   Current version doesn't support MSI interrupt but it is easy to add</pre>
<pre style="margin:0; padding:0 ">//   the feature. Create one external register and connect qe signal to the</pre>
<pre style="margin:0; padding:0 ">//   gateway module (as edge-triggered)</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">//   Consider to set MAX_PRIO as small number as possible. It is main factor</pre>
<pre style="margin:0; padding:0 ">//   of area increase if edge-triggered counter isn't implemented.</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Verilog parameter</pre>
<pre style="margin:0; padding:0 ">//   MAX_PRIO: Maximum value of interrupt priority</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">module rv_plic import rv_plic_reg_pkg::*; #(</pre>
<pre style="margin:0; padding:0 ">  // derived parameter</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int SRCW    = $clog2(NumSrc)</pre>
<pre style="margin:0; padding:0 ">) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input     clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input     rst_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Bus Interface (device)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_h2d_t tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_d2h_t tl_o,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Interrupt Sources</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  [NumSrc-1:0] intr_src_i,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Interrupt notification to targets</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output [NumTarget-1:0] irq_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output [SRCW-1:0]      irq_id_o [NumTarget],</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [NumTarget-1:0] msip_o</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  rv_plic_reg2hw_t reg2hw;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  rv_plic_hw2reg_t hw2reg;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int MAX_PRIO    = 3;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int PRIOW = $clog2(MAX_PRIO+1);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [NumSrc-1:0] le; // 0:level 1:edge</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [NumSrc-1:0] ip;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [NumSrc-1:0] ie [NumTarget];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [NumTarget-1:0] claim_re; // Target read indicator</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [SRCW-1:0]      claim_id [NumTarget];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [NumSrc-1:0]    claim; // Converted from claim_re/claim_id</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [NumTarget-1:0] complete_we; // Target write indicator</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [SRCW-1:0]      complete_id [NumTarget];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [NumSrc-1:0]    complete; // Converted from complete_re/complete_id</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [SRCW-1:0]      cc_id [NumTarget]; // Write ID</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [PRIOW-1:0] prio [NumSrc];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [PRIOW-1:0] threshold [NumTarget];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Glue logic between rv_plic_reg_top and others</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign cc_id = irq_id_o;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    claim = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    for (int i = 0 ; i < NumTarget ; i++) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      if (claim_re[i]) claim[claim_id[i]] = 1'b1;</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    complete = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    for (int i = 0 ; i < NumTarget ; i++) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      if (complete_we[i]) complete[complete_id[i]] = 1'b1;</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //`ASSERT_PULSE(claimPulse, claim_re[i])</pre>
<pre style="margin:0; padding:0 ">  //`ASSERT_PULSE(completePulse, complete_we[i])</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  `ASSERT(onehot0Claim, $onehot0(claim_re))</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  `ASSERT(onehot0Complete, $onehot0(complete_we))</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //////////////</pre>
<pre style="margin:0; padding:0 ">  // Priority //</pre>
<pre style="margin:0; padding:0 ">  //////////////</pre>
<pre style="margin:0; padding:0 ">  assign prio[0] = reg2hw.prio0.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[1] = reg2hw.prio1.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[2] = reg2hw.prio2.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[3] = reg2hw.prio3.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[4] = reg2hw.prio4.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[5] = reg2hw.prio5.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[6] = reg2hw.prio6.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[7] = reg2hw.prio7.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[8] = reg2hw.prio8.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[9] = reg2hw.prio9.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[10] = reg2hw.prio10.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[11] = reg2hw.prio11.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[12] = reg2hw.prio12.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[13] = reg2hw.prio13.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[14] = reg2hw.prio14.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[15] = reg2hw.prio15.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[16] = reg2hw.prio16.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[17] = reg2hw.prio17.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[18] = reg2hw.prio18.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[19] = reg2hw.prio19.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[20] = reg2hw.prio20.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[21] = reg2hw.prio21.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[22] = reg2hw.prio22.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[23] = reg2hw.prio23.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[24] = reg2hw.prio24.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[25] = reg2hw.prio25.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[26] = reg2hw.prio26.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[27] = reg2hw.prio27.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[28] = reg2hw.prio28.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[29] = reg2hw.prio29.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[30] = reg2hw.prio30.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[31] = reg2hw.prio31.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[32] = reg2hw.prio32.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[33] = reg2hw.prio33.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[34] = reg2hw.prio34.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[35] = reg2hw.prio35.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[36] = reg2hw.prio36.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[37] = reg2hw.prio37.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[38] = reg2hw.prio38.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[39] = reg2hw.prio39.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[40] = reg2hw.prio40.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[41] = reg2hw.prio41.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[42] = reg2hw.prio42.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[43] = reg2hw.prio43.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[44] = reg2hw.prio44.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[45] = reg2hw.prio45.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[46] = reg2hw.prio46.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[47] = reg2hw.prio47.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[48] = reg2hw.prio48.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[49] = reg2hw.prio49.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[50] = reg2hw.prio50.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[51] = reg2hw.prio51.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[52] = reg2hw.prio52.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[53] = reg2hw.prio53.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[54] = reg2hw.prio54.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[55] = reg2hw.prio55.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[56] = reg2hw.prio56.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[57] = reg2hw.prio57.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[58] = reg2hw.prio58.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[59] = reg2hw.prio59.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[60] = reg2hw.prio60.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[61] = reg2hw.prio61.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[62] = reg2hw.prio62.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[63] = reg2hw.prio63.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[64] = reg2hw.prio64.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[65] = reg2hw.prio65.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[66] = reg2hw.prio66.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[67] = reg2hw.prio67.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[68] = reg2hw.prio68.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[69] = reg2hw.prio69.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[70] = reg2hw.prio70.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[71] = reg2hw.prio71.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[72] = reg2hw.prio72.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[73] = reg2hw.prio73.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[74] = reg2hw.prio74.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[75] = reg2hw.prio75.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[76] = reg2hw.prio76.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[77] = reg2hw.prio77.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[78] = reg2hw.prio78.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[79] = reg2hw.prio79.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prio[80] = reg2hw.prio80.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //////////////////////</pre>
<pre style="margin:0; padding:0 ">  // Interrupt Enable //</pre>
<pre style="margin:0; padding:0 ">  //////////////////////</pre>
<pre style="margin:0; padding:0 ">  for (genvar s = 0; s < 81; s++) begin : gen_ie0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign ie[0][s] = reg2hw.ie0[s].q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // THRESHOLD register //</pre>
<pre style="margin:0; padding:0 ">  ////////////////////////</pre>
<pre style="margin:0; padding:0 ">  assign threshold[0] = reg2hw.threshold0.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  /////////////////</pre>
<pre style="margin:0; padding:0 ">  // CC register //</pre>
<pre style="margin:0; padding:0 ">  /////////////////</pre>
<pre style="margin:0; padding:0 ">  assign claim_re[0]    = reg2hw.cc0.re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign claim_id[0]    = irq_id_o[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign complete_we[0] = reg2hw.cc0.qe;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign complete_id[0] = reg2hw.cc0.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign hw2reg.cc0.d   = cc_id[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ///////////////////</pre>
<pre style="margin:0; padding:0 ">  // MSIP register //</pre>
<pre style="margin:0; padding:0 ">  ///////////////////</pre>
<pre style="margin:0; padding:0 ">  assign msip_o[0] = reg2hw.msip0.q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ////////</pre>
<pre style="margin:0; padding:0 ">  // IP //</pre>
<pre style="margin:0; padding:0 ">  ////////</pre>
<pre style="margin:0; padding:0 ">  for (genvar s = 0; s < 81; s++) begin : gen_ip</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign hw2reg.ip[s].de = 1'b1; // Always write</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign hw2reg.ip[s].d  = ip[s];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ///////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // Detection:: 0: Level, 1: Edge //</pre>
<pre style="margin:0; padding:0 ">  ///////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  for (genvar s = 0; s < 81; s++) begin : gen_le</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign le[s] = reg2hw.le[s].q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //////////////</pre>
<pre style="margin:0; padding:0 ">  // Gateways //</pre>
<pre style="margin:0; padding:0 ">  //////////////</pre>
<pre style="margin:0; padding:0 ">  rv_plic_gateway #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .N_SOURCE (NumSrc)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  ) u_gateway (</pre>
<pre id="id226" style="background-color: #FFB6C1; margin:0; padding:0 ">    .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    .src (intr_src_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .le,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    .claim,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .complete,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    .ip</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ///////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // Target interrupt notification //</pre>
<pre style="margin:0; padding:0 ">  ///////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  for (genvar i = 0 ; i < NumTarget ; i++) begin : gen_target</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    rv_plic_target #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .N_SOURCE (NumSrc),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .MAX_PRIO (MAX_PRIO)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ) u_target (</pre>
<pre id="id246" style="background-color: #FFB6C1; margin:0; padding:0 ">      .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">      .ip,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .ie        (ie[i]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">      .prio,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .threshold (threshold[i]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">      .irq       (irq_o[i]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .irq_id    (irq_id_o[i])</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    );</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // Register interface //</pre>
<pre style="margin:0; padding:0 ">  ////////////////////////</pre>
<pre style="margin:0; padding:0 ">  //  Limitation of register tool prevents the module from having flexibility to parameters</pre>
<pre style="margin:0; padding:0 ">  //  So, signals are manually tied at the top.</pre>
<pre style="margin:0; padding:0 ">  rv_plic_reg_top u_reg (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    .tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    .reg2hw,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .hw2reg,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    .devmode_i  (1'b1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Assertions</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(TlDValidKnownO_A, tl_o.d_valid)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(TlAReadyKnownO_A, tl_o.a_ready)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(IrqKnownO_A, irq_o)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(MsipKnownO_A, msip_o)</pre>
<pre style="margin:0; padding:0 ">  for (genvar k = 0; k < NumTarget; k++) begin : gen_irq_id_known</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    `ASSERT_KNOWN(IrqIdKnownO_A, irq_id_o[k])</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Assume</pre>
<pre style="margin:0; padding:0 ">  `ASSUME(Irq0Tied_A, intr_src_i[0] == 1'b0)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
