\hypertarget{struct_g_p_i_o___mem_map}{}\section{G\+P\+I\+O\+\_\+\+Mem\+Map Struct Reference}
\label{struct_g_p_i_o___mem_map}\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K20\+D7.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_g_p_i_o___mem_map_aaf4f486952b9b4680e270ce6266122fd}{P\+D\+OR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_g_p_i_o___mem_map_a14833f065ec123137ccce5ab873b5879}{P\+S\+OR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_g_p_i_o___mem_map_a996f6a159415a5c0d0683346e950e7fb}{P\+C\+OR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_g_p_i_o___mem_map_a03faa882b5f4554ff4c11954c2d8759b}{P\+T\+OR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_g_p_i_o___mem_map_a01933bea5d005bf126ea2e0345518763}{P\+D\+IR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_g_p_i_o___mem_map_a49dfaa95d08fa9178dd7f098c87f562d}{P\+D\+DR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
G\+P\+IO -\/ Peripheral register structure 

Definition at line 5990 of file M\+K20\+D7.\+h.



\subsection{Member Data Documentation}
\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+C\+OR@{P\+C\+OR}}
\index{P\+C\+OR@{P\+C\+OR}!G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+C\+OR}{PCOR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+C\+OR}\hypertarget{struct_g_p_i_o___mem_map_a996f6a159415a5c0d0683346e950e7fb}{}\label{struct_g_p_i_o___mem_map_a996f6a159415a5c0d0683346e950e7fb}
Port Clear Output Register, offset\+: 0x8 

Definition at line 5993 of file M\+K20\+D7.\+h.

\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+D\+DR@{P\+D\+DR}}
\index{P\+D\+DR@{P\+D\+DR}!G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+D\+DR}{PDDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+D\+DR}\hypertarget{struct_g_p_i_o___mem_map_a49dfaa95d08fa9178dd7f098c87f562d}{}\label{struct_g_p_i_o___mem_map_a49dfaa95d08fa9178dd7f098c87f562d}
Port Data Direction Register, offset\+: 0x14 

Definition at line 5996 of file M\+K20\+D7.\+h.

\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+D\+IR@{P\+D\+IR}}
\index{P\+D\+IR@{P\+D\+IR}!G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+D\+IR}{PDIR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+D\+IR}\hypertarget{struct_g_p_i_o___mem_map_a01933bea5d005bf126ea2e0345518763}{}\label{struct_g_p_i_o___mem_map_a01933bea5d005bf126ea2e0345518763}
Port Data Input Register, offset\+: 0x10 

Definition at line 5995 of file M\+K20\+D7.\+h.

\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+D\+OR@{P\+D\+OR}}
\index{P\+D\+OR@{P\+D\+OR}!G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+D\+OR}{PDOR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+D\+OR}\hypertarget{struct_g_p_i_o___mem_map_aaf4f486952b9b4680e270ce6266122fd}{}\label{struct_g_p_i_o___mem_map_aaf4f486952b9b4680e270ce6266122fd}
Port Data Output Register, offset\+: 0x0 

Definition at line 5991 of file M\+K20\+D7.\+h.

\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+S\+OR@{P\+S\+OR}}
\index{P\+S\+OR@{P\+S\+OR}!G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+S\+OR}{PSOR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+S\+OR}\hypertarget{struct_g_p_i_o___mem_map_a14833f065ec123137ccce5ab873b5879}{}\label{struct_g_p_i_o___mem_map_a14833f065ec123137ccce5ab873b5879}
Port Set Output Register, offset\+: 0x4 

Definition at line 5992 of file M\+K20\+D7.\+h.

\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+T\+OR@{P\+T\+OR}}
\index{P\+T\+OR@{P\+T\+OR}!G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+T\+OR}{PTOR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+T\+OR}\hypertarget{struct_g_p_i_o___mem_map_a03faa882b5f4554ff4c11954c2d8759b}{}\label{struct_g_p_i_o___mem_map_a03faa882b5f4554ff4c11954c2d8759b}
Port Toggle Output Register, offset\+: 0xC 

Definition at line 5994 of file M\+K20\+D7.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bootloader/k20/headers/\hyperlink{bootloader_2k20_2headers_2_m_k20_d7_8h}{M\+K20\+D7.\+h}\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/k20/cpu/headers/\hyperlink{_m_k20_d_z10_8h}{M\+K20\+D\+Z10.\+h}\end{DoxyCompactItemize}
