
CHARTRAK2v3_controllerRETARGETED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aa84  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007fc  0800ab98  0800ab98  0001ab98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b394  0800b394  000201f0  2**0
                  CONTENTS
  4 .ARM          00000000  0800b394  0800b394  000201f0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b394  0800b394  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b394  0800b394  0001b394  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b398  0800b398  0001b398  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800b39c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000488  200001f0  0800b58c  000201f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000678  0800b58c  00020678  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020219  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015c89  00000000  00000000  0002025c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000346f  00000000  00000000  00035ee5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001468  00000000  00000000  00039358  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ff7  00000000  00000000  0003a7c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001aedc  00000000  00000000  0003b7b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019f7b  00000000  00000000  00056693  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00096854  00000000  00000000  0007060e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006b20  00000000  00000000  00106e64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  0010d984  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f0 	.word	0x200001f0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ab7c 	.word	0x0800ab7c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f4 	.word	0x200001f4
 800014c:	0800ab7c 	.word	0x0800ab7c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2iz>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30f      	bcc.n	800113a <__aeabi_f2iz+0x2a>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d90d      	bls.n	8001140 <__aeabi_f2iz+0x30>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001130:	fa23 f002 	lsr.w	r0, r3, r2
 8001134:	bf18      	it	ne
 8001136:	4240      	negne	r0, r0
 8001138:	4770      	bx	lr
 800113a:	f04f 0000 	mov.w	r0, #0
 800113e:	4770      	bx	lr
 8001140:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001144:	d101      	bne.n	800114a <__aeabi_f2iz+0x3a>
 8001146:	0242      	lsls	r2, r0, #9
 8001148:	d105      	bne.n	8001156 <__aeabi_f2iz+0x46>
 800114a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800114e:	bf08      	it	eq
 8001150:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001154:	4770      	bx	lr
 8001156:	f04f 0000 	mov.w	r0, #0
 800115a:	4770      	bx	lr
 800115c:	0000      	movs	r0, r0
	...

08001160 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001160:	b590      	push	{r4, r7, lr}
 8001162:	b099      	sub	sp, #100	; 0x64
 8001164:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001166:	f000 fe6b 	bl	8001e40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800116a:	f000 f901 	bl	8001370 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800116e:	f000 fa75 	bl	800165c <MX_GPIO_Init>
  MX_ADC1_Init();
 8001172:	f000 f959 	bl	8001428 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001176:	f000 f995 	bl	80014a4 <MX_I2C1_Init>
  MX_SPI1_Init();
 800117a:	f000 f9c1 	bl	8001500 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800117e:	f000 fa43 	bl	8001608 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8001182:	f000 f9f3 	bl	800156c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  	//GPIO SETUP
    HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 8001186:	2200      	movs	r2, #0
 8001188:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800118c:	4866      	ldr	r0, [pc, #408]	; (8001328 <main+0x1c8>)
 800118e:	f001 fc4a 	bl	8002a26 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8001192:	2201      	movs	r2, #1
 8001194:	2110      	movs	r1, #16
 8001196:	4865      	ldr	r0, [pc, #404]	; (800132c <main+0x1cc>)
 8001198:	f001 fc45 	bl	8002a26 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LDAC_GPIO_Port, LDAC_Pin, 0);
 800119c:	2200      	movs	r2, #0
 800119e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011a2:	4861      	ldr	r0, [pc, #388]	; (8001328 <main+0x1c8>)
 80011a4:	f001 fc3f 	bl	8002a26 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, Voltage_output);
 80011a8:	2200      	movs	r2, #0
 80011aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011ae:	4860      	ldr	r0, [pc, #384]	; (8001330 <main+0x1d0>)
 80011b0:	f001 fc39 	bl	8002a26 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, 0);
 80011b4:	2200      	movs	r2, #0
 80011b6:	2120      	movs	r1, #32
 80011b8:	485d      	ldr	r0, [pc, #372]	; (8001330 <main+0x1d0>)
 80011ba:	f001 fc34 	bl	8002a26 <HAL_GPIO_WritePin>

    // ADC board expander setup
    TCA_Init(0b0100001, hi2c1);
 80011be:	4c5d      	ldr	r4, [pc, #372]	; (8001334 <main+0x1d4>)
 80011c0:	4668      	mov	r0, sp
 80011c2:	f104 030c 	add.w	r3, r4, #12
 80011c6:	2248      	movs	r2, #72	; 0x48
 80011c8:	4619      	mov	r1, r3
 80011ca:	f006 ff68 	bl	800809e <memcpy>
 80011ce:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80011d2:	2021      	movs	r0, #33	; 0x21
 80011d4:	f005 fe6c 	bl	8006eb0 <TCA_Init>

    TCA_PinMode(P07, 0);
 80011d8:	2100      	movs	r1, #0
 80011da:	2007      	movs	r0, #7
 80011dc:	f005 fe8e 	bl	8006efc <TCA_PinMode>
    TCA_PinMode(P11, 0);
 80011e0:	2100      	movs	r1, #0
 80011e2:	2009      	movs	r0, #9
 80011e4:	f005 fe8a 	bl	8006efc <TCA_PinMode>
    TCA_PinMode(P12, 0);
 80011e8:	2100      	movs	r1, #0
 80011ea:	200a      	movs	r0, #10
 80011ec:	f005 fe86 	bl	8006efc <TCA_PinMode>

    TCA_WritePin(P07, 1);
 80011f0:	2101      	movs	r1, #1
 80011f2:	2007      	movs	r0, #7
 80011f4:	f005 feda 	bl	8006fac <TCA_WritePin>
    TCA_WritePin(P11, 0);
 80011f8:	2100      	movs	r1, #0
 80011fa:	2009      	movs	r0, #9
 80011fc:	f005 fed6 	bl	8006fac <TCA_WritePin>
    TCA_WritePin(P12, 0);
 8001200:	2100      	movs	r1, #0
 8001202:	200a      	movs	r0, #10
 8001204:	f005 fed2 	bl	8006fac <TCA_WritePin>

    // High-speed DAC setup
    DACREF(0.0);
 8001208:	f04f 0000 	mov.w	r0, #0
 800120c:	f005 f9f6 	bl	80065fc <DACREF>
    DACOFFS(0.0);
 8001210:	f04f 0000 	mov.w	r0, #0
 8001214:	f005 fa52 	bl	80066bc <DACOFFS>

    // High-speed ADC setup
    ADCREF(1.2);
 8001218:	4847      	ldr	r0, [pc, #284]	; (8001338 <main+0x1d8>)
 800121a:	f005 fab7 	bl	800678c <ADCREF>
    ADCOFFS(0.0);
 800121e:	f04f 0000 	mov.w	r0, #0
 8001222:	f005 fb0f 	bl	8006844 <ADCOFFS>

    // RS485 receive interrupt setup
    HAL_UARTEx_ReceiveToIdle_IT(&huart1, RXbuff, RS485BUFFSIZE);
 8001226:	227d      	movs	r2, #125	; 0x7d
 8001228:	4944      	ldr	r1, [pc, #272]	; (800133c <main+0x1dc>)
 800122a:	4845      	ldr	r0, [pc, #276]	; (8001340 <main+0x1e0>)
 800122c:	f003 ff8b 	bl	8005146 <HAL_UARTEx_ReceiveToIdle_IT>
    //HAL_TIM_Base_Start_IT(&htim4);

    //SCPI setup
    Function Lolafunctions[] = { {.name = "FID", .run = SCPIC_FID}
 8001230:	4a44      	ldr	r2, [pc, #272]	; (8001344 <main+0x1e4>)
 8001232:	f107 0310 	add.w	r3, r7, #16
 8001236:	e892 0003 	ldmia.w	r2, {r0, r1}
 800123a:	e883 0003 	stmia.w	r3, {r0, r1}
    							 };

//{.name = "CFS", .run = SCPIC_CFS}
    Class Lolaclass = { .name = "LOLA", .functions = Lolafunctions, .functionsLength = 1 };
 800123e:	4b42      	ldr	r3, [pc, #264]	; (8001348 <main+0x1e8>)
 8001240:	607b      	str	r3, [r7, #4]
 8001242:	f107 0310 	add.w	r3, r7, #16
 8001246:	60bb      	str	r3, [r7, #8]
 8001248:	2301      	movs	r3, #1
 800124a:	60fb      	str	r3, [r7, #12]
    addClass(&Lolaclass, 0);
 800124c:	1d3b      	adds	r3, r7, #4
 800124e:	2100      	movs	r1, #0
 8001250:	4618      	mov	r0, r3
 8001252:	f005 fdd5 	bl	8006e00 <addClass>

    //SPARTAN3 SETUP
    LOLA1.Config = JTAG;
 8001256:	4b3d      	ldr	r3, [pc, #244]	; (800134c <main+0x1ec>)
 8001258:	2206      	movs	r2, #6
 800125a:	705a      	strb	r2, [r3, #1]
    LOLA1.Trials = 10;
 800125c:	4b3b      	ldr	r3, [pc, #236]	; (800134c <main+0x1ec>)
 800125e:	220a      	movs	r2, #10
 8001260:	805a      	strh	r2, [r3, #2]
    LOLA1.compatibleFirmwareID = 0xF103;
 8001262:	4b3a      	ldr	r3, [pc, #232]	; (800134c <main+0x1ec>)
 8001264:	f24f 1203 	movw	r2, #61699	; 0xf103
 8001268:	809a      	strh	r2, [r3, #4]

    RS485_Transmit("awaiting FPGA config\r\n");
 800126a:	4839      	ldr	r0, [pc, #228]	; (8001350 <main+0x1f0>)
 800126c:	f005 fb52 	bl	8006914 <RS485_Transmit>
    LOLA_Init(LOLA1);
 8001270:	4b36      	ldr	r3, [pc, #216]	; (800134c <main+0x1ec>)
 8001272:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001276:	f005 f841 	bl	80062fc <LOLA_Init>
    RS485_Transmit("FPGA config done\r\n");
 800127a:	4836      	ldr	r0, [pc, #216]	; (8001354 <main+0x1f4>)
 800127c:	f005 fb4a 	bl	8006914 <RS485_Transmit>

    //CharTrak setup
    CHT1.Enable = 0;
 8001280:	4b35      	ldr	r3, [pc, #212]	; (8001358 <main+0x1f8>)
 8001282:	2200      	movs	r2, #0
 8001284:	705a      	strb	r2, [r3, #1]
    CHT1.characteristic = Open;
 8001286:	4b34      	ldr	r3, [pc, #208]	; (8001358 <main+0x1f8>)
 8001288:	2200      	movs	r2, #0
 800128a:	701a      	strb	r2, [r3, #0]
    CHT1.Upp = 0;
 800128c:	4b32      	ldr	r3, [pc, #200]	; (8001358 <main+0x1f8>)
 800128e:	f04f 0200 	mov.w	r2, #0
 8001292:	605a      	str	r2, [r3, #4]

    // Arbitrary waveform generator setup
    AWG1.Enable = 0;
 8001294:	4b31      	ldr	r3, [pc, #196]	; (800135c <main+0x1fc>)
 8001296:	2200      	movs	r2, #0
 8001298:	705a      	strb	r2, [r3, #1]
    AWG1.waveform = Square;
 800129a:	4b30      	ldr	r3, [pc, #192]	; (800135c <main+0x1fc>)
 800129c:	2200      	movs	r2, #0
 800129e:	701a      	strb	r2, [r3, #0]
    AWG1.Uavg = 0.0;
 80012a0:	4b2e      	ldr	r3, [pc, #184]	; (800135c <main+0x1fc>)
 80012a2:	f04f 0200 	mov.w	r2, #0
 80012a6:	605a      	str	r2, [r3, #4]
    AWG1.Upp = 2.0;
 80012a8:	4b2c      	ldr	r3, [pc, #176]	; (800135c <main+0x1fc>)
 80012aa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012ae:	609a      	str	r2, [r3, #8]
    AWG1.DutyCycle = 20.0;
 80012b0:	4b2a      	ldr	r3, [pc, #168]	; (800135c <main+0x1fc>)
 80012b2:	4a2b      	ldr	r2, [pc, #172]	; (8001360 <main+0x200>)
 80012b4:	60da      	str	r2, [r3, #12]
    AWG1.Freq = 10000.0;
 80012b6:	4929      	ldr	r1, [pc, #164]	; (800135c <main+0x1fc>)
 80012b8:	a317      	add	r3, pc, #92	; (adr r3, 8001318 <main+0x1b8>)
 80012ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012be:	e9c1 2304 	strd	r2, r3, [r1, #16]

    // Noise generator setup
    NOISE1.Enable = 0;
 80012c2:	4b28      	ldr	r3, [pc, #160]	; (8001364 <main+0x204>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	701a      	strb	r2, [r3, #0]
    NOISE1.Freq = 10000.0;
 80012c8:	4b26      	ldr	r3, [pc, #152]	; (8001364 <main+0x204>)
 80012ca:	4a27      	ldr	r2, [pc, #156]	; (8001368 <main+0x208>)
 80012cc:	609a      	str	r2, [r3, #8]
    NOISE1.Upp = 1.0;
 80012ce:	4b25      	ldr	r3, [pc, #148]	; (8001364 <main+0x204>)
 80012d0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80012d4:	605a      	str	r2, [r3, #4]
    NOISE1.Seed = 0x800f000f000f0001;
 80012d6:	4923      	ldr	r1, [pc, #140]	; (8001364 <main+0x204>)
 80012d8:	a311      	add	r3, pc, #68	; (adr r3, 8001320 <main+0x1c0>)
 80012da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012de:	e9c1 2304 	strd	r2, r3, [r1, #16]

    LOLA_enable_features(ALL_EN, 0); // disable all features
 80012e2:	2100      	movs	r1, #0
 80012e4:	f04f 30ff 	mov.w	r0, #4294967295
 80012e8:	f005 f87a 	bl	80063e0 <LOLA_enable_features>
    LOLA_SET_MAX_AMPLITUDE(6.0);
 80012ec:	481f      	ldr	r0, [pc, #124]	; (800136c <main+0x20c>)
 80012ee:	f005 f913 	bl	8006518 <LOLA_SET_MAX_AMPLITUDE>
    DAC_DIRECT_DATA(0.0);
 80012f2:	f04f 0000 	mov.w	r0, #0
 80012f6:	f005 f939 	bl	800656c <DAC_DIRECT_DATA>
    AWG_Load_Waveform(AWG1);
 80012fa:	4b18      	ldr	r3, [pc, #96]	; (800135c <main+0x1fc>)
 80012fc:	466c      	mov	r4, sp
 80012fe:	f103 0210 	add.w	r2, r3, #16
 8001302:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001306:	e884 0003 	stmia.w	r4, {r0, r1}
 800130a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800130c:	f004 fcf8 	bl	8005d00 <AWG_Load_Waveform>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001310:	e7fe      	b.n	8001310 <main+0x1b0>
 8001312:	bf00      	nop
 8001314:	f3af 8000 	nop.w
 8001318:	00000000 	.word	0x00000000
 800131c:	40c38800 	.word	0x40c38800
 8001320:	000f0001 	.word	0x000f0001
 8001324:	800f000f 	.word	0x800f000f
 8001328:	40011000 	.word	0x40011000
 800132c:	40010800 	.word	0x40010800
 8001330:	40010c00 	.word	0x40010c00
 8001334:	2000023c 	.word	0x2000023c
 8001338:	3f99999a 	.word	0x3f99999a
 800133c:	2000044c 	.word	0x2000044c
 8001340:	20000330 	.word	0x20000330
 8001344:	0800abd0 	.word	0x0800abd0
 8001348:	0800ab98 	.word	0x0800ab98
 800134c:	200003b0 	.word	0x200003b0
 8001350:	0800aba0 	.word	0x0800aba0
 8001354:	0800abb8 	.word	0x0800abb8
 8001358:	200003a8 	.word	0x200003a8
 800135c:	20000378 	.word	0x20000378
 8001360:	41a00000 	.word	0x41a00000
 8001364:	20000390 	.word	0x20000390
 8001368:	461c4000 	.word	0x461c4000
 800136c:	40c00000 	.word	0x40c00000

08001370 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b094      	sub	sp, #80	; 0x50
 8001374:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001376:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800137a:	2228      	movs	r2, #40	; 0x28
 800137c:	2100      	movs	r1, #0
 800137e:	4618      	mov	r0, r3
 8001380:	f006 fdc3 	bl	8007f0a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001384:	f107 0314 	add.w	r3, r7, #20
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	605a      	str	r2, [r3, #4]
 800138e:	609a      	str	r2, [r3, #8]
 8001390:	60da      	str	r2, [r3, #12]
 8001392:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001394:	1d3b      	adds	r3, r7, #4
 8001396:	2200      	movs	r2, #0
 8001398:	601a      	str	r2, [r3, #0]
 800139a:	605a      	str	r2, [r3, #4]
 800139c:	609a      	str	r2, [r3, #8]
 800139e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013a0:	2301      	movs	r3, #1
 80013a2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80013aa:	2300      	movs	r3, #0
 80013ac:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013ae:	2301      	movs	r3, #1
 80013b0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013b2:	2302      	movs	r3, #2
 80013b4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80013bc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80013c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013c6:	4618      	mov	r0, r3
 80013c8:	f001 fff2 	bl	80033b0 <HAL_RCC_OscConfig>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80013d2:	f000 fa78 	bl	80018c6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013d6:	230f      	movs	r3, #15
 80013d8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013da:	2302      	movs	r3, #2
 80013dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013de:	2300      	movs	r3, #0
 80013e0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013e6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013e8:	2300      	movs	r3, #0
 80013ea:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80013ec:	f107 0314 	add.w	r3, r7, #20
 80013f0:	2101      	movs	r1, #1
 80013f2:	4618      	mov	r0, r3
 80013f4:	f002 fa5e 	bl	80038b4 <HAL_RCC_ClockConfig>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80013fe:	f000 fa62 	bl	80018c6 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001402:	2302      	movs	r3, #2
 8001404:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 8001406:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800140a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800140c:	1d3b      	adds	r3, r7, #4
 800140e:	4618      	mov	r0, r3
 8001410:	f002 fbde 	bl	8003bd0 <HAL_RCCEx_PeriphCLKConfig>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800141a:	f000 fa54 	bl	80018c6 <Error_Handler>
  }
}
 800141e:	bf00      	nop
 8001420:	3750      	adds	r7, #80	; 0x50
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
	...

08001428 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800142e:	1d3b      	adds	r3, r7, #4
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]
 8001434:	605a      	str	r2, [r3, #4]
 8001436:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001438:	4b18      	ldr	r3, [pc, #96]	; (800149c <MX_ADC1_Init+0x74>)
 800143a:	4a19      	ldr	r2, [pc, #100]	; (80014a0 <MX_ADC1_Init+0x78>)
 800143c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800143e:	4b17      	ldr	r3, [pc, #92]	; (800149c <MX_ADC1_Init+0x74>)
 8001440:	2200      	movs	r2, #0
 8001442:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001444:	4b15      	ldr	r3, [pc, #84]	; (800149c <MX_ADC1_Init+0x74>)
 8001446:	2200      	movs	r2, #0
 8001448:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800144a:	4b14      	ldr	r3, [pc, #80]	; (800149c <MX_ADC1_Init+0x74>)
 800144c:	2200      	movs	r2, #0
 800144e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001450:	4b12      	ldr	r3, [pc, #72]	; (800149c <MX_ADC1_Init+0x74>)
 8001452:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001456:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001458:	4b10      	ldr	r3, [pc, #64]	; (800149c <MX_ADC1_Init+0x74>)
 800145a:	2200      	movs	r2, #0
 800145c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800145e:	4b0f      	ldr	r3, [pc, #60]	; (800149c <MX_ADC1_Init+0x74>)
 8001460:	2201      	movs	r2, #1
 8001462:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001464:	480d      	ldr	r0, [pc, #52]	; (800149c <MX_ADC1_Init+0x74>)
 8001466:	f000 fd71 	bl	8001f4c <HAL_ADC_Init>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001470:	f000 fa29 	bl	80018c6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001474:	2300      	movs	r3, #0
 8001476:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001478:	2301      	movs	r3, #1
 800147a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800147c:	2300      	movs	r3, #0
 800147e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001480:	1d3b      	adds	r3, r7, #4
 8001482:	4619      	mov	r1, r3
 8001484:	4805      	ldr	r0, [pc, #20]	; (800149c <MX_ADC1_Init+0x74>)
 8001486:	f000 fe39 	bl	80020fc <HAL_ADC_ConfigChannel>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001490:	f000 fa19 	bl	80018c6 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001494:	bf00      	nop
 8001496:	3710      	adds	r7, #16
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	2000020c 	.word	0x2000020c
 80014a0:	40012400 	.word	0x40012400

080014a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014a8:	4b12      	ldr	r3, [pc, #72]	; (80014f4 <MX_I2C1_Init+0x50>)
 80014aa:	4a13      	ldr	r2, [pc, #76]	; (80014f8 <MX_I2C1_Init+0x54>)
 80014ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80014ae:	4b11      	ldr	r3, [pc, #68]	; (80014f4 <MX_I2C1_Init+0x50>)
 80014b0:	4a12      	ldr	r2, [pc, #72]	; (80014fc <MX_I2C1_Init+0x58>)
 80014b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014b4:	4b0f      	ldr	r3, [pc, #60]	; (80014f4 <MX_I2C1_Init+0x50>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80014ba:	4b0e      	ldr	r3, [pc, #56]	; (80014f4 <MX_I2C1_Init+0x50>)
 80014bc:	2200      	movs	r2, #0
 80014be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014c0:	4b0c      	ldr	r3, [pc, #48]	; (80014f4 <MX_I2C1_Init+0x50>)
 80014c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80014c6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014c8:	4b0a      	ldr	r3, [pc, #40]	; (80014f4 <MX_I2C1_Init+0x50>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80014ce:	4b09      	ldr	r3, [pc, #36]	; (80014f4 <MX_I2C1_Init+0x50>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014d4:	4b07      	ldr	r3, [pc, #28]	; (80014f4 <MX_I2C1_Init+0x50>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014da:	4b06      	ldr	r3, [pc, #24]	; (80014f4 <MX_I2C1_Init+0x50>)
 80014dc:	2200      	movs	r2, #0
 80014de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014e0:	4804      	ldr	r0, [pc, #16]	; (80014f4 <MX_I2C1_Init+0x50>)
 80014e2:	f001 fab9 	bl	8002a58 <HAL_I2C_Init>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80014ec:	f000 f9eb 	bl	80018c6 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014f0:	bf00      	nop
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	2000023c 	.word	0x2000023c
 80014f8:	40005400 	.word	0x40005400
 80014fc:	000186a0 	.word	0x000186a0

08001500 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001504:	4b17      	ldr	r3, [pc, #92]	; (8001564 <MX_SPI1_Init+0x64>)
 8001506:	4a18      	ldr	r2, [pc, #96]	; (8001568 <MX_SPI1_Init+0x68>)
 8001508:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800150a:	4b16      	ldr	r3, [pc, #88]	; (8001564 <MX_SPI1_Init+0x64>)
 800150c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001510:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001512:	4b14      	ldr	r3, [pc, #80]	; (8001564 <MX_SPI1_Init+0x64>)
 8001514:	2200      	movs	r2, #0
 8001516:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001518:	4b12      	ldr	r3, [pc, #72]	; (8001564 <MX_SPI1_Init+0x64>)
 800151a:	2200      	movs	r2, #0
 800151c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800151e:	4b11      	ldr	r3, [pc, #68]	; (8001564 <MX_SPI1_Init+0x64>)
 8001520:	2202      	movs	r2, #2
 8001522:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001524:	4b0f      	ldr	r3, [pc, #60]	; (8001564 <MX_SPI1_Init+0x64>)
 8001526:	2200      	movs	r2, #0
 8001528:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800152a:	4b0e      	ldr	r3, [pc, #56]	; (8001564 <MX_SPI1_Init+0x64>)
 800152c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001530:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001532:	4b0c      	ldr	r3, [pc, #48]	; (8001564 <MX_SPI1_Init+0x64>)
 8001534:	2228      	movs	r2, #40	; 0x28
 8001536:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001538:	4b0a      	ldr	r3, [pc, #40]	; (8001564 <MX_SPI1_Init+0x64>)
 800153a:	2200      	movs	r2, #0
 800153c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800153e:	4b09      	ldr	r3, [pc, #36]	; (8001564 <MX_SPI1_Init+0x64>)
 8001540:	2200      	movs	r2, #0
 8001542:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001544:	4b07      	ldr	r3, [pc, #28]	; (8001564 <MX_SPI1_Init+0x64>)
 8001546:	2200      	movs	r2, #0
 8001548:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800154a:	4b06      	ldr	r3, [pc, #24]	; (8001564 <MX_SPI1_Init+0x64>)
 800154c:	220a      	movs	r2, #10
 800154e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001550:	4804      	ldr	r0, [pc, #16]	; (8001564 <MX_SPI1_Init+0x64>)
 8001552:	f002 fbf3 	bl	8003d3c <HAL_SPI_Init>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800155c:	f000 f9b3 	bl	80018c6 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001560:	bf00      	nop
 8001562:	bd80      	pop	{r7, pc}
 8001564:	20000290 	.word	0x20000290
 8001568:	40013000 	.word	0x40013000

0800156c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b086      	sub	sp, #24
 8001570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001572:	f107 0308 	add.w	r3, r7, #8
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	605a      	str	r2, [r3, #4]
 800157c:	609a      	str	r2, [r3, #8]
 800157e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001580:	463b      	mov	r3, r7
 8001582:	2200      	movs	r2, #0
 8001584:	601a      	str	r2, [r3, #0]
 8001586:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001588:	4b1d      	ldr	r3, [pc, #116]	; (8001600 <MX_TIM4_Init+0x94>)
 800158a:	4a1e      	ldr	r2, [pc, #120]	; (8001604 <MX_TIM4_Init+0x98>)
 800158c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 48000-1;
 800158e:	4b1c      	ldr	r3, [pc, #112]	; (8001600 <MX_TIM4_Init+0x94>)
 8001590:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8001594:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001596:	4b1a      	ldr	r3, [pc, #104]	; (8001600 <MX_TIM4_Init+0x94>)
 8001598:	2200      	movs	r2, #0
 800159a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 50-1;
 800159c:	4b18      	ldr	r3, [pc, #96]	; (8001600 <MX_TIM4_Init+0x94>)
 800159e:	2231      	movs	r2, #49	; 0x31
 80015a0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015a2:	4b17      	ldr	r3, [pc, #92]	; (8001600 <MX_TIM4_Init+0x94>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015a8:	4b15      	ldr	r3, [pc, #84]	; (8001600 <MX_TIM4_Init+0x94>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80015ae:	4814      	ldr	r0, [pc, #80]	; (8001600 <MX_TIM4_Init+0x94>)
 80015b0:	f003 f94c 	bl	800484c <HAL_TIM_Base_Init>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80015ba:	f000 f984 	bl	80018c6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015c2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80015c4:	f107 0308 	add.w	r3, r7, #8
 80015c8:	4619      	mov	r1, r3
 80015ca:	480d      	ldr	r0, [pc, #52]	; (8001600 <MX_TIM4_Init+0x94>)
 80015cc:	f003 fa95 	bl	8004afa <HAL_TIM_ConfigClockSource>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80015d6:	f000 f976 	bl	80018c6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015da:	2300      	movs	r3, #0
 80015dc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015de:	2300      	movs	r3, #0
 80015e0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80015e2:	463b      	mov	r3, r7
 80015e4:	4619      	mov	r1, r3
 80015e6:	4806      	ldr	r0, [pc, #24]	; (8001600 <MX_TIM4_Init+0x94>)
 80015e8:	f003 fc6a 	bl	8004ec0 <HAL_TIMEx_MasterConfigSynchronization>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80015f2:	f000 f968 	bl	80018c6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80015f6:	bf00      	nop
 80015f8:	3718      	adds	r7, #24
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	200002e8 	.word	0x200002e8
 8001604:	40000800 	.word	0x40000800

08001608 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800160c:	4b11      	ldr	r3, [pc, #68]	; (8001654 <MX_USART1_UART_Init+0x4c>)
 800160e:	4a12      	ldr	r2, [pc, #72]	; (8001658 <MX_USART1_UART_Init+0x50>)
 8001610:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001612:	4b10      	ldr	r3, [pc, #64]	; (8001654 <MX_USART1_UART_Init+0x4c>)
 8001614:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001618:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800161a:	4b0e      	ldr	r3, [pc, #56]	; (8001654 <MX_USART1_UART_Init+0x4c>)
 800161c:	2200      	movs	r2, #0
 800161e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001620:	4b0c      	ldr	r3, [pc, #48]	; (8001654 <MX_USART1_UART_Init+0x4c>)
 8001622:	2200      	movs	r2, #0
 8001624:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001626:	4b0b      	ldr	r3, [pc, #44]	; (8001654 <MX_USART1_UART_Init+0x4c>)
 8001628:	2200      	movs	r2, #0
 800162a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800162c:	4b09      	ldr	r3, [pc, #36]	; (8001654 <MX_USART1_UART_Init+0x4c>)
 800162e:	220c      	movs	r2, #12
 8001630:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001632:	4b08      	ldr	r3, [pc, #32]	; (8001654 <MX_USART1_UART_Init+0x4c>)
 8001634:	2200      	movs	r2, #0
 8001636:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001638:	4b06      	ldr	r3, [pc, #24]	; (8001654 <MX_USART1_UART_Init+0x4c>)
 800163a:	2200      	movs	r2, #0
 800163c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800163e:	4805      	ldr	r0, [pc, #20]	; (8001654 <MX_USART1_UART_Init+0x4c>)
 8001640:	f003 fcae 	bl	8004fa0 <HAL_UART_Init>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800164a:	f000 f93c 	bl	80018c6 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800164e:	bf00      	nop
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	20000330 	.word	0x20000330
 8001658:	40013800 	.word	0x40013800

0800165c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b088      	sub	sp, #32
 8001660:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001662:	f107 0310 	add.w	r3, r7, #16
 8001666:	2200      	movs	r2, #0
 8001668:	601a      	str	r2, [r3, #0]
 800166a:	605a      	str	r2, [r3, #4]
 800166c:	609a      	str	r2, [r3, #8]
 800166e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001670:	4b4b      	ldr	r3, [pc, #300]	; (80017a0 <MX_GPIO_Init+0x144>)
 8001672:	699b      	ldr	r3, [r3, #24]
 8001674:	4a4a      	ldr	r2, [pc, #296]	; (80017a0 <MX_GPIO_Init+0x144>)
 8001676:	f043 0310 	orr.w	r3, r3, #16
 800167a:	6193      	str	r3, [r2, #24]
 800167c:	4b48      	ldr	r3, [pc, #288]	; (80017a0 <MX_GPIO_Init+0x144>)
 800167e:	699b      	ldr	r3, [r3, #24]
 8001680:	f003 0310 	and.w	r3, r3, #16
 8001684:	60fb      	str	r3, [r7, #12]
 8001686:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001688:	4b45      	ldr	r3, [pc, #276]	; (80017a0 <MX_GPIO_Init+0x144>)
 800168a:	699b      	ldr	r3, [r3, #24]
 800168c:	4a44      	ldr	r2, [pc, #272]	; (80017a0 <MX_GPIO_Init+0x144>)
 800168e:	f043 0320 	orr.w	r3, r3, #32
 8001692:	6193      	str	r3, [r2, #24]
 8001694:	4b42      	ldr	r3, [pc, #264]	; (80017a0 <MX_GPIO_Init+0x144>)
 8001696:	699b      	ldr	r3, [r3, #24]
 8001698:	f003 0320 	and.w	r3, r3, #32
 800169c:	60bb      	str	r3, [r7, #8]
 800169e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016a0:	4b3f      	ldr	r3, [pc, #252]	; (80017a0 <MX_GPIO_Init+0x144>)
 80016a2:	699b      	ldr	r3, [r3, #24]
 80016a4:	4a3e      	ldr	r2, [pc, #248]	; (80017a0 <MX_GPIO_Init+0x144>)
 80016a6:	f043 0304 	orr.w	r3, r3, #4
 80016aa:	6193      	str	r3, [r2, #24]
 80016ac:	4b3c      	ldr	r3, [pc, #240]	; (80017a0 <MX_GPIO_Init+0x144>)
 80016ae:	699b      	ldr	r3, [r3, #24]
 80016b0:	f003 0304 	and.w	r3, r3, #4
 80016b4:	607b      	str	r3, [r7, #4]
 80016b6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016b8:	4b39      	ldr	r3, [pc, #228]	; (80017a0 <MX_GPIO_Init+0x144>)
 80016ba:	699b      	ldr	r3, [r3, #24]
 80016bc:	4a38      	ldr	r2, [pc, #224]	; (80017a0 <MX_GPIO_Init+0x144>)
 80016be:	f043 0308 	orr.w	r3, r3, #8
 80016c2:	6193      	str	r3, [r2, #24]
 80016c4:	4b36      	ldr	r3, [pc, #216]	; (80017a0 <MX_GPIO_Init+0x144>)
 80016c6:	699b      	ldr	r3, [r3, #24]
 80016c8:	f003 0308 	and.w	r3, r3, #8
 80016cc:	603b      	str	r3, [r7, #0]
 80016ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI1_DACS_Pin|LDAC_Pin, GPIO_PIN_RESET);
 80016d0:	2200      	movs	r2, #0
 80016d2:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80016d6:	4833      	ldr	r0, [pc, #204]	; (80017a4 <MX_GPIO_Init+0x148>)
 80016d8:	f001 f9a5 	bl	8002a26 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, VselC0_Pin|VselC1_Pin|PROGB_Pin|SPI1_FPGAS_Pin, GPIO_PIN_RESET);
 80016dc:	2200      	movs	r2, #0
 80016de:	211e      	movs	r1, #30
 80016e0:	4831      	ldr	r0, [pc, #196]	; (80017a8 <MX_GPIO_Init+0x14c>)
 80016e2:	f001 f9a0 	bl	8002a26 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, VselB1_Pin|VselB0_Pin|VselA1_Pin|VselA0_Pin
 80016e6:	2200      	movs	r2, #0
 80016e8:	f24f 4127 	movw	r1, #62503	; 0xf427
 80016ec:	482f      	ldr	r0, [pc, #188]	; (80017ac <MX_GPIO_Init+0x150>)
 80016ee:	f001 f99a 	bl	8002a26 <HAL_GPIO_WritePin>
                          |MODE_Pin|M2_Pin|M1_Pin|M0_Pin
                          |DIR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SPI1_DACS_Pin LDAC_Pin */
  GPIO_InitStruct.Pin = SPI1_DACS_Pin|LDAC_Pin;
 80016f2:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80016f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f8:	2301      	movs	r3, #1
 80016fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fc:	2300      	movs	r3, #0
 80016fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001700:	2302      	movs	r3, #2
 8001702:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001704:	f107 0310 	add.w	r3, r7, #16
 8001708:	4619      	mov	r1, r3
 800170a:	4826      	ldr	r0, [pc, #152]	; (80017a4 <MX_GPIO_Init+0x148>)
 800170c:	f000 fff0 	bl	80026f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : VselC0_Pin VselC1_Pin PROGB_Pin SPI1_FPGAS_Pin */
  GPIO_InitStruct.Pin = VselC0_Pin|VselC1_Pin|PROGB_Pin|SPI1_FPGAS_Pin;
 8001710:	231e      	movs	r3, #30
 8001712:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001714:	2301      	movs	r3, #1
 8001716:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001718:	2300      	movs	r3, #0
 800171a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171c:	2302      	movs	r3, #2
 800171e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001720:	f107 0310 	add.w	r3, r7, #16
 8001724:	4619      	mov	r1, r3
 8001726:	4820      	ldr	r0, [pc, #128]	; (80017a8 <MX_GPIO_Init+0x14c>)
 8001728:	f000 ffe2 	bl	80026f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : VselB1_Pin VselB0_Pin VselA1_Pin VselA0_Pin
                           MODE_Pin M2_Pin M1_Pin M0_Pin
                           DIR_Pin */
  GPIO_InitStruct.Pin = VselB1_Pin|VselB0_Pin|VselA1_Pin|VselA0_Pin
 800172c:	f24f 4327 	movw	r3, #62503	; 0xf427
 8001730:	613b      	str	r3, [r7, #16]
                          |MODE_Pin|M2_Pin|M1_Pin|M0_Pin
                          |DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001732:	2301      	movs	r3, #1
 8001734:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001736:	2300      	movs	r3, #0
 8001738:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800173a:	2302      	movs	r3, #2
 800173c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800173e:	f107 0310 	add.w	r3, r7, #16
 8001742:	4619      	mov	r1, r3
 8001744:	4819      	ldr	r0, [pc, #100]	; (80017ac <MX_GPIO_Init+0x150>)
 8001746:	f000 ffd3 	bl	80026f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : FPGA_IRQ_Pin USB_detect_Pin */
  GPIO_InitStruct.Pin = FPGA_IRQ_Pin|USB_detect_Pin;
 800174a:	f640 0308 	movw	r3, #2056	; 0x808
 800174e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001750:	4b17      	ldr	r3, [pc, #92]	; (80017b0 <MX_GPIO_Init+0x154>)
 8001752:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001754:	2300      	movs	r3, #0
 8001756:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001758:	f107 0310 	add.w	r3, r7, #16
 800175c:	4619      	mov	r1, r3
 800175e:	4813      	ldr	r0, [pc, #76]	; (80017ac <MX_GPIO_Init+0x150>)
 8001760:	f000 ffc6 	bl	80026f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DONE_Pin INITB_Pin */
  GPIO_InitStruct.Pin = DONE_Pin|INITB_Pin;
 8001764:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001768:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800176a:	2300      	movs	r3, #0
 800176c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176e:	2300      	movs	r3, #0
 8001770:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001772:	f107 0310 	add.w	r3, r7, #16
 8001776:	4619      	mov	r1, r3
 8001778:	480b      	ldr	r0, [pc, #44]	; (80017a8 <MX_GPIO_Init+0x14c>)
 800177a:	f000 ffb9 	bl	80026f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : UI_IRQ_Pin */
  GPIO_InitStruct.Pin = UI_IRQ_Pin;
 800177e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001782:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001784:	4b0a      	ldr	r3, [pc, #40]	; (80017b0 <MX_GPIO_Init+0x154>)
 8001786:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001788:	2300      	movs	r3, #0
 800178a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(UI_IRQ_GPIO_Port, &GPIO_InitStruct);
 800178c:	f107 0310 	add.w	r3, r7, #16
 8001790:	4619      	mov	r1, r3
 8001792:	4805      	ldr	r0, [pc, #20]	; (80017a8 <MX_GPIO_Init+0x14c>)
 8001794:	f000 ffac 	bl	80026f0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001798:	bf00      	nop
 800179a:	3720      	adds	r7, #32
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	40021000 	.word	0x40021000
 80017a4:	40011000 	.word	0x40011000
 80017a8:	40010800 	.word	0x40010800
 80017ac:	40010c00 	.word	0x40010c00
 80017b0:	10110000 	.word	0x10110000

080017b4 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b086      	sub	sp, #24
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	460b      	mov	r3, r1
 80017be:	807b      	strh	r3, [r7, #2]
	char* formatedMessage = ReformatString(RXbuff, RS485BUFFSIZE); //tady je změna
 80017c0:	217d      	movs	r1, #125	; 0x7d
 80017c2:	4838      	ldr	r0, [pc, #224]	; (80018a4 <HAL_UARTEx_RxEventCallback+0xf0>)
 80017c4:	f005 f8fe 	bl	80069c4 <ReformatString>
 80017c8:	6138      	str	r0, [r7, #16]

	strcpy(TXbuff, "ERR\r\n");
 80017ca:	4b37      	ldr	r3, [pc, #220]	; (80018a8 <HAL_UARTEx_RxEventCallback+0xf4>)
 80017cc:	4a37      	ldr	r2, [pc, #220]	; (80018ac <HAL_UARTEx_RxEventCallback+0xf8>)
 80017ce:	6810      	ldr	r0, [r2, #0]
 80017d0:	6018      	str	r0, [r3, #0]
 80017d2:	8892      	ldrh	r2, [r2, #4]
 80017d4:	809a      	strh	r2, [r3, #4]

	Word* word = generateWordDirect(formatedMessage);
 80017d6:	6938      	ldr	r0, [r7, #16]
 80017d8:	f005 f9e6 	bl	8006ba8 <generateWordDirect>
 80017dc:	60f8      	str	r0, [r7, #12]

	free(formatedMessage);
 80017de:	6938      	ldr	r0, [r7, #16]
 80017e0:	f005 fc9c 	bl	800711c <free>

	//if(word->address == RackID || word->address == 1)
	if (word != NULL) {
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d04f      	beq.n	800188a <HAL_UARTEx_RxEventCallback+0xd6>
		executeWord(word);
 80017ea:	68f8      	ldr	r0, [r7, #12]
 80017ec:	f005 face 	bl	8006d8c <executeWord>

		for(int i = word->subwordsCount - 1; i >= 0 ; i--)
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	68db      	ldr	r3, [r3, #12]
 80017f4:	3b01      	subs	r3, #1
 80017f6:	617b      	str	r3, [r7, #20]
 80017f8:	e039      	b.n	800186e <HAL_UARTEx_RxEventCallback+0xba>
		{
			if (word->subwords[i].paramType == OTHER_P && word->subwords[i].otherParam != NULL)
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	6899      	ldr	r1, [r3, #8]
 80017fe:	697a      	ldr	r2, [r7, #20]
 8001800:	4613      	mov	r3, r2
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	4413      	add	r3, r2
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	440b      	add	r3, r1
 800180a:	7a1b      	ldrb	r3, [r3, #8]
 800180c:	2b04      	cmp	r3, #4
 800180e:	d120      	bne.n	8001852 <HAL_UARTEx_RxEventCallback+0x9e>
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	6899      	ldr	r1, [r3, #8]
 8001814:	697a      	ldr	r2, [r7, #20]
 8001816:	4613      	mov	r3, r2
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	4413      	add	r3, r2
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	440b      	add	r3, r1
 8001820:	691b      	ldr	r3, [r3, #16]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d015      	beq.n	8001852 <HAL_UARTEx_RxEventCallback+0x9e>
			{
				free(word->subwords[i].otherParam);
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	6899      	ldr	r1, [r3, #8]
 800182a:	697a      	ldr	r2, [r7, #20]
 800182c:	4613      	mov	r3, r2
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	4413      	add	r3, r2
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	440b      	add	r3, r1
 8001836:	691b      	ldr	r3, [r3, #16]
 8001838:	4618      	mov	r0, r3
 800183a:	f005 fc6f 	bl	800711c <free>
				word->subwords[i].otherParam = NULL;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	6899      	ldr	r1, [r3, #8]
 8001842:	697a      	ldr	r2, [r7, #20]
 8001844:	4613      	mov	r3, r2
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	4413      	add	r3, r2
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	440b      	add	r3, r1
 800184e:	2200      	movs	r2, #0
 8001850:	611a      	str	r2, [r3, #16]
			}
			free(&word->subwords[i]);
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	6899      	ldr	r1, [r3, #8]
 8001856:	697a      	ldr	r2, [r7, #20]
 8001858:	4613      	mov	r3, r2
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	4413      	add	r3, r2
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	440b      	add	r3, r1
 8001862:	4618      	mov	r0, r3
 8001864:	f005 fc5a 	bl	800711c <free>
		for(int i = word->subwordsCount - 1; i >= 0 ; i--)
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	3b01      	subs	r3, #1
 800186c:	617b      	str	r3, [r7, #20]
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	2b00      	cmp	r3, #0
 8001872:	dac2      	bge.n	80017fa <HAL_UARTEx_RxEventCallback+0x46>
		}
		free(word->subwords);
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	4618      	mov	r0, r3
 800187a:	f005 fc4f 	bl	800711c <free>
		word->subwords = NULL;
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	2200      	movs	r2, #0
 8001882:	609a      	str	r2, [r3, #8]
		free(word);
 8001884:	68f8      	ldr	r0, [r7, #12]
 8001886:	f005 fc49 	bl	800711c <free>
	}

	RS485_Transmit(TXbuff);
 800188a:	4807      	ldr	r0, [pc, #28]	; (80018a8 <HAL_UARTEx_RxEventCallback+0xf4>)
 800188c:	f005 f842 	bl	8006914 <RS485_Transmit>

	HAL_UARTEx_ReceiveToIdle_IT(&huart1, RXbuff, RS485BUFFSIZE);
 8001890:	227d      	movs	r2, #125	; 0x7d
 8001892:	4904      	ldr	r1, [pc, #16]	; (80018a4 <HAL_UARTEx_RxEventCallback+0xf0>)
 8001894:	4806      	ldr	r0, [pc, #24]	; (80018b0 <HAL_UARTEx_RxEventCallback+0xfc>)
 8001896:	f003 fc56 	bl	8005146 <HAL_UARTEx_ReceiveToIdle_IT>
}
 800189a:	bf00      	nop
 800189c:	3718      	adds	r7, #24
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	2000044c 	.word	0x2000044c
 80018a8:	200003cc 	.word	0x200003cc
 80018ac:	0800abd8 	.word	0x0800abd8
 80018b0:	20000330 	.word	0x20000330

080018b4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]

}
 80018bc:	bf00      	nop
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bc80      	pop	{r7}
 80018c4:	4770      	bx	lr

080018c6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018c6:	b480      	push	{r7}
 80018c8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018ca:	b672      	cpsid	i
}
 80018cc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018ce:	e7fe      	b.n	80018ce <Error_Handler+0x8>

080018d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b085      	sub	sp, #20
 80018d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80018d6:	4b15      	ldr	r3, [pc, #84]	; (800192c <HAL_MspInit+0x5c>)
 80018d8:	699b      	ldr	r3, [r3, #24]
 80018da:	4a14      	ldr	r2, [pc, #80]	; (800192c <HAL_MspInit+0x5c>)
 80018dc:	f043 0301 	orr.w	r3, r3, #1
 80018e0:	6193      	str	r3, [r2, #24]
 80018e2:	4b12      	ldr	r3, [pc, #72]	; (800192c <HAL_MspInit+0x5c>)
 80018e4:	699b      	ldr	r3, [r3, #24]
 80018e6:	f003 0301 	and.w	r3, r3, #1
 80018ea:	60bb      	str	r3, [r7, #8]
 80018ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018ee:	4b0f      	ldr	r3, [pc, #60]	; (800192c <HAL_MspInit+0x5c>)
 80018f0:	69db      	ldr	r3, [r3, #28]
 80018f2:	4a0e      	ldr	r2, [pc, #56]	; (800192c <HAL_MspInit+0x5c>)
 80018f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018f8:	61d3      	str	r3, [r2, #28]
 80018fa:	4b0c      	ldr	r3, [pc, #48]	; (800192c <HAL_MspInit+0x5c>)
 80018fc:	69db      	ldr	r3, [r3, #28]
 80018fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001902:	607b      	str	r3, [r7, #4]
 8001904:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001906:	4b0a      	ldr	r3, [pc, #40]	; (8001930 <HAL_MspInit+0x60>)
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	60fb      	str	r3, [r7, #12]
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001912:	60fb      	str	r3, [r7, #12]
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800191a:	60fb      	str	r3, [r7, #12]
 800191c:	4a04      	ldr	r2, [pc, #16]	; (8001930 <HAL_MspInit+0x60>)
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001922:	bf00      	nop
 8001924:	3714      	adds	r7, #20
 8001926:	46bd      	mov	sp, r7
 8001928:	bc80      	pop	{r7}
 800192a:	4770      	bx	lr
 800192c:	40021000 	.word	0x40021000
 8001930:	40010000 	.word	0x40010000

08001934 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b088      	sub	sp, #32
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800193c:	f107 0310 	add.w	r3, r7, #16
 8001940:	2200      	movs	r2, #0
 8001942:	601a      	str	r2, [r3, #0]
 8001944:	605a      	str	r2, [r3, #4]
 8001946:	609a      	str	r2, [r3, #8]
 8001948:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4a14      	ldr	r2, [pc, #80]	; (80019a0 <HAL_ADC_MspInit+0x6c>)
 8001950:	4293      	cmp	r3, r2
 8001952:	d121      	bne.n	8001998 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001954:	4b13      	ldr	r3, [pc, #76]	; (80019a4 <HAL_ADC_MspInit+0x70>)
 8001956:	699b      	ldr	r3, [r3, #24]
 8001958:	4a12      	ldr	r2, [pc, #72]	; (80019a4 <HAL_ADC_MspInit+0x70>)
 800195a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800195e:	6193      	str	r3, [r2, #24]
 8001960:	4b10      	ldr	r3, [pc, #64]	; (80019a4 <HAL_ADC_MspInit+0x70>)
 8001962:	699b      	ldr	r3, [r3, #24]
 8001964:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001968:	60fb      	str	r3, [r7, #12]
 800196a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800196c:	4b0d      	ldr	r3, [pc, #52]	; (80019a4 <HAL_ADC_MspInit+0x70>)
 800196e:	699b      	ldr	r3, [r3, #24]
 8001970:	4a0c      	ldr	r2, [pc, #48]	; (80019a4 <HAL_ADC_MspInit+0x70>)
 8001972:	f043 0304 	orr.w	r3, r3, #4
 8001976:	6193      	str	r3, [r2, #24]
 8001978:	4b0a      	ldr	r3, [pc, #40]	; (80019a4 <HAL_ADC_MspInit+0x70>)
 800197a:	699b      	ldr	r3, [r3, #24]
 800197c:	f003 0304 	and.w	r3, r3, #4
 8001980:	60bb      	str	r3, [r7, #8]
 8001982:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = Ain_Pin;
 8001984:	2301      	movs	r3, #1
 8001986:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001988:	2303      	movs	r3, #3
 800198a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(Ain_GPIO_Port, &GPIO_InitStruct);
 800198c:	f107 0310 	add.w	r3, r7, #16
 8001990:	4619      	mov	r1, r3
 8001992:	4805      	ldr	r0, [pc, #20]	; (80019a8 <HAL_ADC_MspInit+0x74>)
 8001994:	f000 feac 	bl	80026f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001998:	bf00      	nop
 800199a:	3720      	adds	r7, #32
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	40012400 	.word	0x40012400
 80019a4:	40021000 	.word	0x40021000
 80019a8:	40010800 	.word	0x40010800

080019ac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b08a      	sub	sp, #40	; 0x28
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b4:	f107 0314 	add.w	r3, r7, #20
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	605a      	str	r2, [r3, #4]
 80019be:	609a      	str	r2, [r3, #8]
 80019c0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a1d      	ldr	r2, [pc, #116]	; (8001a3c <HAL_I2C_MspInit+0x90>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d132      	bne.n	8001a32 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019cc:	4b1c      	ldr	r3, [pc, #112]	; (8001a40 <HAL_I2C_MspInit+0x94>)
 80019ce:	699b      	ldr	r3, [r3, #24]
 80019d0:	4a1b      	ldr	r2, [pc, #108]	; (8001a40 <HAL_I2C_MspInit+0x94>)
 80019d2:	f043 0308 	orr.w	r3, r3, #8
 80019d6:	6193      	str	r3, [r2, #24]
 80019d8:	4b19      	ldr	r3, [pc, #100]	; (8001a40 <HAL_I2C_MspInit+0x94>)
 80019da:	699b      	ldr	r3, [r3, #24]
 80019dc:	f003 0308 	and.w	r3, r3, #8
 80019e0:	613b      	str	r3, [r7, #16]
 80019e2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80019e4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80019e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019ea:	2312      	movs	r3, #18
 80019ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019ee:	2303      	movs	r3, #3
 80019f0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019f2:	f107 0314 	add.w	r3, r7, #20
 80019f6:	4619      	mov	r1, r3
 80019f8:	4812      	ldr	r0, [pc, #72]	; (8001a44 <HAL_I2C_MspInit+0x98>)
 80019fa:	f000 fe79 	bl	80026f0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80019fe:	4b12      	ldr	r3, [pc, #72]	; (8001a48 <HAL_I2C_MspInit+0x9c>)
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	627b      	str	r3, [r7, #36]	; 0x24
 8001a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a06:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001a0a:	627b      	str	r3, [r7, #36]	; 0x24
 8001a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a0e:	f043 0302 	orr.w	r3, r3, #2
 8001a12:	627b      	str	r3, [r7, #36]	; 0x24
 8001a14:	4a0c      	ldr	r2, [pc, #48]	; (8001a48 <HAL_I2C_MspInit+0x9c>)
 8001a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a18:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a1a:	4b09      	ldr	r3, [pc, #36]	; (8001a40 <HAL_I2C_MspInit+0x94>)
 8001a1c:	69db      	ldr	r3, [r3, #28]
 8001a1e:	4a08      	ldr	r2, [pc, #32]	; (8001a40 <HAL_I2C_MspInit+0x94>)
 8001a20:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a24:	61d3      	str	r3, [r2, #28]
 8001a26:	4b06      	ldr	r3, [pc, #24]	; (8001a40 <HAL_I2C_MspInit+0x94>)
 8001a28:	69db      	ldr	r3, [r3, #28]
 8001a2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a2e:	60fb      	str	r3, [r7, #12]
 8001a30:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001a32:	bf00      	nop
 8001a34:	3728      	adds	r7, #40	; 0x28
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	40005400 	.word	0x40005400
 8001a40:	40021000 	.word	0x40021000
 8001a44:	40010c00 	.word	0x40010c00
 8001a48:	40010000 	.word	0x40010000

08001a4c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b088      	sub	sp, #32
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a54:	f107 0310 	add.w	r3, r7, #16
 8001a58:	2200      	movs	r2, #0
 8001a5a:	601a      	str	r2, [r3, #0]
 8001a5c:	605a      	str	r2, [r3, #4]
 8001a5e:	609a      	str	r2, [r3, #8]
 8001a60:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a1b      	ldr	r2, [pc, #108]	; (8001ad4 <HAL_SPI_MspInit+0x88>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d12f      	bne.n	8001acc <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a6c:	4b1a      	ldr	r3, [pc, #104]	; (8001ad8 <HAL_SPI_MspInit+0x8c>)
 8001a6e:	699b      	ldr	r3, [r3, #24]
 8001a70:	4a19      	ldr	r2, [pc, #100]	; (8001ad8 <HAL_SPI_MspInit+0x8c>)
 8001a72:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a76:	6193      	str	r3, [r2, #24]
 8001a78:	4b17      	ldr	r3, [pc, #92]	; (8001ad8 <HAL_SPI_MspInit+0x8c>)
 8001a7a:	699b      	ldr	r3, [r3, #24]
 8001a7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a80:	60fb      	str	r3, [r7, #12]
 8001a82:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a84:	4b14      	ldr	r3, [pc, #80]	; (8001ad8 <HAL_SPI_MspInit+0x8c>)
 8001a86:	699b      	ldr	r3, [r3, #24]
 8001a88:	4a13      	ldr	r2, [pc, #76]	; (8001ad8 <HAL_SPI_MspInit+0x8c>)
 8001a8a:	f043 0304 	orr.w	r3, r3, #4
 8001a8e:	6193      	str	r3, [r2, #24]
 8001a90:	4b11      	ldr	r3, [pc, #68]	; (8001ad8 <HAL_SPI_MspInit+0x8c>)
 8001a92:	699b      	ldr	r3, [r3, #24]
 8001a94:	f003 0304 	and.w	r3, r3, #4
 8001a98:	60bb      	str	r3, [r7, #8]
 8001a9a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001a9c:	23a0      	movs	r3, #160	; 0xa0
 8001a9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa8:	f107 0310 	add.w	r3, r7, #16
 8001aac:	4619      	mov	r1, r3
 8001aae:	480b      	ldr	r0, [pc, #44]	; (8001adc <HAL_SPI_MspInit+0x90>)
 8001ab0:	f000 fe1e 	bl	80026f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001ab4:	2340      	movs	r3, #64	; 0x40
 8001ab6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abc:	2300      	movs	r3, #0
 8001abe:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ac0:	f107 0310 	add.w	r3, r7, #16
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	4805      	ldr	r0, [pc, #20]	; (8001adc <HAL_SPI_MspInit+0x90>)
 8001ac8:	f000 fe12 	bl	80026f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001acc:	bf00      	nop
 8001ace:	3720      	adds	r7, #32
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	40013000 	.word	0x40013000
 8001ad8:	40021000 	.word	0x40021000
 8001adc:	40010800 	.word	0x40010800

08001ae0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a0d      	ldr	r2, [pc, #52]	; (8001b24 <HAL_TIM_Base_MspInit+0x44>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d113      	bne.n	8001b1a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001af2:	4b0d      	ldr	r3, [pc, #52]	; (8001b28 <HAL_TIM_Base_MspInit+0x48>)
 8001af4:	69db      	ldr	r3, [r3, #28]
 8001af6:	4a0c      	ldr	r2, [pc, #48]	; (8001b28 <HAL_TIM_Base_MspInit+0x48>)
 8001af8:	f043 0304 	orr.w	r3, r3, #4
 8001afc:	61d3      	str	r3, [r2, #28]
 8001afe:	4b0a      	ldr	r3, [pc, #40]	; (8001b28 <HAL_TIM_Base_MspInit+0x48>)
 8001b00:	69db      	ldr	r3, [r3, #28]
 8001b02:	f003 0304 	and.w	r3, r3, #4
 8001b06:	60fb      	str	r3, [r7, #12]
 8001b08:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	2100      	movs	r1, #0
 8001b0e:	201e      	movs	r0, #30
 8001b10:	f000 fd05 	bl	800251e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001b14:	201e      	movs	r0, #30
 8001b16:	f000 fd1e 	bl	8002556 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001b1a:	bf00      	nop
 8001b1c:	3710      	adds	r7, #16
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	40000800 	.word	0x40000800
 8001b28:	40021000 	.word	0x40021000

08001b2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b08a      	sub	sp, #40	; 0x28
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b34:	f107 0314 	add.w	r3, r7, #20
 8001b38:	2200      	movs	r2, #0
 8001b3a:	601a      	str	r2, [r3, #0]
 8001b3c:	605a      	str	r2, [r3, #4]
 8001b3e:	609a      	str	r2, [r3, #8]
 8001b40:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4a26      	ldr	r2, [pc, #152]	; (8001be0 <HAL_UART_MspInit+0xb4>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d145      	bne.n	8001bd8 <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b4c:	4b25      	ldr	r3, [pc, #148]	; (8001be4 <HAL_UART_MspInit+0xb8>)
 8001b4e:	699b      	ldr	r3, [r3, #24]
 8001b50:	4a24      	ldr	r2, [pc, #144]	; (8001be4 <HAL_UART_MspInit+0xb8>)
 8001b52:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b56:	6193      	str	r3, [r2, #24]
 8001b58:	4b22      	ldr	r3, [pc, #136]	; (8001be4 <HAL_UART_MspInit+0xb8>)
 8001b5a:	699b      	ldr	r3, [r3, #24]
 8001b5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b60:	613b      	str	r3, [r7, #16]
 8001b62:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b64:	4b1f      	ldr	r3, [pc, #124]	; (8001be4 <HAL_UART_MspInit+0xb8>)
 8001b66:	699b      	ldr	r3, [r3, #24]
 8001b68:	4a1e      	ldr	r2, [pc, #120]	; (8001be4 <HAL_UART_MspInit+0xb8>)
 8001b6a:	f043 0308 	orr.w	r3, r3, #8
 8001b6e:	6193      	str	r3, [r2, #24]
 8001b70:	4b1c      	ldr	r3, [pc, #112]	; (8001be4 <HAL_UART_MspInit+0xb8>)
 8001b72:	699b      	ldr	r3, [r3, #24]
 8001b74:	f003 0308 	and.w	r3, r3, #8
 8001b78:	60fb      	str	r3, [r7, #12]
 8001b7a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001b7c:	2340      	movs	r3, #64	; 0x40
 8001b7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b80:	2302      	movs	r3, #2
 8001b82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b84:	2303      	movs	r3, #3
 8001b86:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b88:	f107 0314 	add.w	r3, r7, #20
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	4816      	ldr	r0, [pc, #88]	; (8001be8 <HAL_UART_MspInit+0xbc>)
 8001b90:	f000 fdae 	bl	80026f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001b94:	2380      	movs	r3, #128	; 0x80
 8001b96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ba0:	f107 0314 	add.w	r3, r7, #20
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	4810      	ldr	r0, [pc, #64]	; (8001be8 <HAL_UART_MspInit+0xbc>)
 8001ba8:	f000 fda2 	bl	80026f0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001bac:	4b0f      	ldr	r3, [pc, #60]	; (8001bec <HAL_UART_MspInit+0xc0>)
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	627b      	str	r3, [r7, #36]	; 0x24
 8001bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001bb8:	627b      	str	r3, [r7, #36]	; 0x24
 8001bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bbc:	f043 0304 	orr.w	r3, r3, #4
 8001bc0:	627b      	str	r3, [r7, #36]	; 0x24
 8001bc2:	4a0a      	ldr	r2, [pc, #40]	; (8001bec <HAL_UART_MspInit+0xc0>)
 8001bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc6:	6053      	str	r3, [r2, #4]

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001bc8:	2200      	movs	r2, #0
 8001bca:	2101      	movs	r1, #1
 8001bcc:	2025      	movs	r0, #37	; 0x25
 8001bce:	f000 fca6 	bl	800251e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001bd2:	2025      	movs	r0, #37	; 0x25
 8001bd4:	f000 fcbf 	bl	8002556 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001bd8:	bf00      	nop
 8001bda:	3728      	adds	r7, #40	; 0x28
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	40013800 	.word	0x40013800
 8001be4:	40021000 	.word	0x40021000
 8001be8:	40010c00 	.word	0x40010c00
 8001bec:	40010000 	.word	0x40010000

08001bf0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bf4:	e7fe      	b.n	8001bf4 <NMI_Handler+0x4>

08001bf6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bf6:	b480      	push	{r7}
 8001bf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bfa:	e7fe      	b.n	8001bfa <HardFault_Handler+0x4>

08001bfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c00:	e7fe      	b.n	8001c00 <MemManage_Handler+0x4>

08001c02 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c02:	b480      	push	{r7}
 8001c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c06:	e7fe      	b.n	8001c06 <BusFault_Handler+0x4>

08001c08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c0c:	e7fe      	b.n	8001c0c <UsageFault_Handler+0x4>

08001c0e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c0e:	b480      	push	{r7}
 8001c10:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c12:	bf00      	nop
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bc80      	pop	{r7}
 8001c18:	4770      	bx	lr

08001c1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c1a:	b480      	push	{r7}
 8001c1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c1e:	bf00      	nop
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bc80      	pop	{r7}
 8001c24:	4770      	bx	lr

08001c26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c26:	b480      	push	{r7}
 8001c28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c2a:	bf00      	nop
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bc80      	pop	{r7}
 8001c30:	4770      	bx	lr

08001c32 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c32:	b580      	push	{r7, lr}
 8001c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c36:	f000 f949 	bl	8001ecc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c3a:	bf00      	nop
 8001c3c:	bd80      	pop	{r7, pc}
	...

08001c40 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001c44:	4802      	ldr	r0, [pc, #8]	; (8001c50 <TIM4_IRQHandler+0x10>)
 8001c46:	f002 fe50 	bl	80048ea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001c4a:	bf00      	nop
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	200002e8 	.word	0x200002e8

08001c54 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001c58:	4802      	ldr	r0, [pc, #8]	; (8001c64 <USART1_IRQHandler+0x10>)
 8001c5a:	f003 fad1 	bl	8005200 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001c5e:	bf00      	nop
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	20000330 	.word	0x20000330

08001c68 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  return 1;
 8001c6c:	2301      	movs	r3, #1
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bc80      	pop	{r7}
 8001c74:	4770      	bx	lr

08001c76 <_kill>:

int _kill(int pid, int sig)
{
 8001c76:	b580      	push	{r7, lr}
 8001c78:	b082      	sub	sp, #8
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	6078      	str	r0, [r7, #4]
 8001c7e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c80:	f006 f9ca 	bl	8008018 <__errno>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2216      	movs	r2, #22
 8001c88:	601a      	str	r2, [r3, #0]
  return -1;
 8001c8a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3708      	adds	r7, #8
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <_exit>:

void _exit (int status)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b082      	sub	sp, #8
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c9e:	f04f 31ff 	mov.w	r1, #4294967295
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	f7ff ffe7 	bl	8001c76 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ca8:	e7fe      	b.n	8001ca8 <_exit+0x12>

08001caa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001caa:	b580      	push	{r7, lr}
 8001cac:	b086      	sub	sp, #24
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	60f8      	str	r0, [r7, #12]
 8001cb2:	60b9      	str	r1, [r7, #8]
 8001cb4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	617b      	str	r3, [r7, #20]
 8001cba:	e00a      	b.n	8001cd2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cbc:	f3af 8000 	nop.w
 8001cc0:	4601      	mov	r1, r0
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	1c5a      	adds	r2, r3, #1
 8001cc6:	60ba      	str	r2, [r7, #8]
 8001cc8:	b2ca      	uxtb	r2, r1
 8001cca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	3301      	adds	r3, #1
 8001cd0:	617b      	str	r3, [r7, #20]
 8001cd2:	697a      	ldr	r2, [r7, #20]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	429a      	cmp	r2, r3
 8001cd8:	dbf0      	blt.n	8001cbc <_read+0x12>
  }

  return len;
 8001cda:	687b      	ldr	r3, [r7, #4]
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3718      	adds	r7, #24
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}

08001ce4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b086      	sub	sp, #24
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	60f8      	str	r0, [r7, #12]
 8001cec:	60b9      	str	r1, [r7, #8]
 8001cee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	617b      	str	r3, [r7, #20]
 8001cf4:	e009      	b.n	8001d0a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	1c5a      	adds	r2, r3, #1
 8001cfa:	60ba      	str	r2, [r7, #8]
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	3301      	adds	r3, #1
 8001d08:	617b      	str	r3, [r7, #20]
 8001d0a:	697a      	ldr	r2, [r7, #20]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	dbf1      	blt.n	8001cf6 <_write+0x12>
  }
  return len;
 8001d12:	687b      	ldr	r3, [r7, #4]
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	3718      	adds	r7, #24
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}

08001d1c <_close>:

int _close(int file)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d24:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bc80      	pop	{r7}
 8001d30:	4770      	bx	lr

08001d32 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d32:	b480      	push	{r7}
 8001d34:	b083      	sub	sp, #12
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	6078      	str	r0, [r7, #4]
 8001d3a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d42:	605a      	str	r2, [r3, #4]
  return 0;
 8001d44:	2300      	movs	r3, #0
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	370c      	adds	r7, #12
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bc80      	pop	{r7}
 8001d4e:	4770      	bx	lr

08001d50 <_isatty>:

int _isatty(int file)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d58:	2301      	movs	r3, #1
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	370c      	adds	r7, #12
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bc80      	pop	{r7}
 8001d62:	4770      	bx	lr

08001d64 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b085      	sub	sp, #20
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	60f8      	str	r0, [r7, #12]
 8001d6c:	60b9      	str	r1, [r7, #8]
 8001d6e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d70:	2300      	movs	r3, #0
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3714      	adds	r7, #20
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bc80      	pop	{r7}
 8001d7a:	4770      	bx	lr

08001d7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b086      	sub	sp, #24
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d84:	4a14      	ldr	r2, [pc, #80]	; (8001dd8 <_sbrk+0x5c>)
 8001d86:	4b15      	ldr	r3, [pc, #84]	; (8001ddc <_sbrk+0x60>)
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d90:	4b13      	ldr	r3, [pc, #76]	; (8001de0 <_sbrk+0x64>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d102      	bne.n	8001d9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d98:	4b11      	ldr	r3, [pc, #68]	; (8001de0 <_sbrk+0x64>)
 8001d9a:	4a12      	ldr	r2, [pc, #72]	; (8001de4 <_sbrk+0x68>)
 8001d9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d9e:	4b10      	ldr	r3, [pc, #64]	; (8001de0 <_sbrk+0x64>)
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	4413      	add	r3, r2
 8001da6:	693a      	ldr	r2, [r7, #16]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d207      	bcs.n	8001dbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dac:	f006 f934 	bl	8008018 <__errno>
 8001db0:	4603      	mov	r3, r0
 8001db2:	220c      	movs	r2, #12
 8001db4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001db6:	f04f 33ff 	mov.w	r3, #4294967295
 8001dba:	e009      	b.n	8001dd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dbc:	4b08      	ldr	r3, [pc, #32]	; (8001de0 <_sbrk+0x64>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dc2:	4b07      	ldr	r3, [pc, #28]	; (8001de0 <_sbrk+0x64>)
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4413      	add	r3, r2
 8001dca:	4a05      	ldr	r2, [pc, #20]	; (8001de0 <_sbrk+0x64>)
 8001dcc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dce:	68fb      	ldr	r3, [r7, #12]
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3718      	adds	r7, #24
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	20005000 	.word	0x20005000
 8001ddc:	00000400 	.word	0x00000400
 8001de0:	200003b8 	.word	0x200003b8
 8001de4:	20000678 	.word	0x20000678

08001de8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dec:	bf00      	nop
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bc80      	pop	{r7}
 8001df2:	4770      	bx	lr

08001df4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001df4:	f7ff fff8 	bl	8001de8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001df8:	480b      	ldr	r0, [pc, #44]	; (8001e28 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001dfa:	490c      	ldr	r1, [pc, #48]	; (8001e2c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001dfc:	4a0c      	ldr	r2, [pc, #48]	; (8001e30 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001dfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e00:	e002      	b.n	8001e08 <LoopCopyDataInit>

08001e02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e06:	3304      	adds	r3, #4

08001e08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e0c:	d3f9      	bcc.n	8001e02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e0e:	4a09      	ldr	r2, [pc, #36]	; (8001e34 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001e10:	4c09      	ldr	r4, [pc, #36]	; (8001e38 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e14:	e001      	b.n	8001e1a <LoopFillZerobss>

08001e16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e18:	3204      	adds	r2, #4

08001e1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e1c:	d3fb      	bcc.n	8001e16 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e1e:	f006 f901 	bl	8008024 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e22:	f7ff f99d 	bl	8001160 <main>
  bx lr
 8001e26:	4770      	bx	lr
  ldr r0, =_sdata
 8001e28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e2c:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8001e30:	0800b39c 	.word	0x0800b39c
  ldr r2, =_sbss
 8001e34:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8001e38:	20000678 	.word	0x20000678

08001e3c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e3c:	e7fe      	b.n	8001e3c <ADC1_2_IRQHandler>
	...

08001e40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e44:	4b08      	ldr	r3, [pc, #32]	; (8001e68 <HAL_Init+0x28>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a07      	ldr	r2, [pc, #28]	; (8001e68 <HAL_Init+0x28>)
 8001e4a:	f043 0310 	orr.w	r3, r3, #16
 8001e4e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e50:	2003      	movs	r0, #3
 8001e52:	f000 fb59 	bl	8002508 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e56:	200f      	movs	r0, #15
 8001e58:	f000 f808 	bl	8001e6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e5c:	f7ff fd38 	bl	80018d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e60:	2300      	movs	r3, #0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	40022000 	.word	0x40022000

08001e6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e74:	4b12      	ldr	r3, [pc, #72]	; (8001ec0 <HAL_InitTick+0x54>)
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	4b12      	ldr	r3, [pc, #72]	; (8001ec4 <HAL_InitTick+0x58>)
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e82:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e86:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f000 fb71 	bl	8002572 <HAL_SYSTICK_Config>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e00e      	b.n	8001eb8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2b0f      	cmp	r3, #15
 8001e9e:	d80a      	bhi.n	8001eb6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	6879      	ldr	r1, [r7, #4]
 8001ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ea8:	f000 fb39 	bl	800251e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001eac:	4a06      	ldr	r2, [pc, #24]	; (8001ec8 <HAL_InitTick+0x5c>)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	e000      	b.n	8001eb8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3708      	adds	r7, #8
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	20000000 	.word	0x20000000
 8001ec4:	20000008 	.word	0x20000008
 8001ec8:	20000004 	.word	0x20000004

08001ecc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ed0:	4b05      	ldr	r3, [pc, #20]	; (8001ee8 <HAL_IncTick+0x1c>)
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	4b05      	ldr	r3, [pc, #20]	; (8001eec <HAL_IncTick+0x20>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4413      	add	r3, r2
 8001edc:	4a03      	ldr	r2, [pc, #12]	; (8001eec <HAL_IncTick+0x20>)
 8001ede:	6013      	str	r3, [r2, #0]
}
 8001ee0:	bf00      	nop
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bc80      	pop	{r7}
 8001ee6:	4770      	bx	lr
 8001ee8:	20000008 	.word	0x20000008
 8001eec:	200003bc 	.word	0x200003bc

08001ef0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ef4:	4b02      	ldr	r3, [pc, #8]	; (8001f00 <HAL_GetTick+0x10>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bc80      	pop	{r7}
 8001efe:	4770      	bx	lr
 8001f00:	200003bc 	.word	0x200003bc

08001f04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f0c:	f7ff fff0 	bl	8001ef0 <HAL_GetTick>
 8001f10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f1c:	d005      	beq.n	8001f2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f1e:	4b0a      	ldr	r3, [pc, #40]	; (8001f48 <HAL_Delay+0x44>)
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	461a      	mov	r2, r3
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	4413      	add	r3, r2
 8001f28:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f2a:	bf00      	nop
 8001f2c:	f7ff ffe0 	bl	8001ef0 <HAL_GetTick>
 8001f30:	4602      	mov	r2, r0
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	68fa      	ldr	r2, [r7, #12]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d8f7      	bhi.n	8001f2c <HAL_Delay+0x28>
  {
  }
}
 8001f3c:	bf00      	nop
 8001f3e:	bf00      	nop
 8001f40:	3710      	adds	r7, #16
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	20000008 	.word	0x20000008

08001f4c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b086      	sub	sp, #24
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f54:	2300      	movs	r3, #0
 8001f56:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001f60:	2300      	movs	r3, #0
 8001f62:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d101      	bne.n	8001f6e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e0be      	b.n	80020ec <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d109      	bne.n	8001f90 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2200      	movs	r2, #0
 8001f86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f8a:	6878      	ldr	r0, [r7, #4]
 8001f8c:	f7ff fcd2 	bl	8001934 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001f90:	6878      	ldr	r0, [r7, #4]
 8001f92:	f000 f9ab 	bl	80022ec <ADC_ConversionStop_Disable>
 8001f96:	4603      	mov	r3, r0
 8001f98:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f9e:	f003 0310 	and.w	r3, r3, #16
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	f040 8099 	bne.w	80020da <HAL_ADC_Init+0x18e>
 8001fa8:	7dfb      	ldrb	r3, [r7, #23]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	f040 8095 	bne.w	80020da <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fb4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001fb8:	f023 0302 	bic.w	r3, r3, #2
 8001fbc:	f043 0202 	orr.w	r2, r3, #2
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001fcc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	7b1b      	ldrb	r3, [r3, #12]
 8001fd2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001fd4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001fd6:	68ba      	ldr	r2, [r7, #8]
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	689b      	ldr	r3, [r3, #8]
 8001fe0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fe4:	d003      	beq.n	8001fee <HAL_ADC_Init+0xa2>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d102      	bne.n	8001ff4 <HAL_ADC_Init+0xa8>
 8001fee:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ff2:	e000      	b.n	8001ff6 <HAL_ADC_Init+0xaa>
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	693a      	ldr	r2, [r7, #16]
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	7d1b      	ldrb	r3, [r3, #20]
 8002000:	2b01      	cmp	r3, #1
 8002002:	d119      	bne.n	8002038 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	7b1b      	ldrb	r3, [r3, #12]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d109      	bne.n	8002020 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	699b      	ldr	r3, [r3, #24]
 8002010:	3b01      	subs	r3, #1
 8002012:	035a      	lsls	r2, r3, #13
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	4313      	orrs	r3, r2
 8002018:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800201c:	613b      	str	r3, [r7, #16]
 800201e:	e00b      	b.n	8002038 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002024:	f043 0220 	orr.w	r2, r3, #32
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002030:	f043 0201 	orr.w	r2, r3, #1
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	693a      	ldr	r2, [r7, #16]
 8002048:	430a      	orrs	r2, r1
 800204a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	689a      	ldr	r2, [r3, #8]
 8002052:	4b28      	ldr	r3, [pc, #160]	; (80020f4 <HAL_ADC_Init+0x1a8>)
 8002054:	4013      	ands	r3, r2
 8002056:	687a      	ldr	r2, [r7, #4]
 8002058:	6812      	ldr	r2, [r2, #0]
 800205a:	68b9      	ldr	r1, [r7, #8]
 800205c:	430b      	orrs	r3, r1
 800205e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002068:	d003      	beq.n	8002072 <HAL_ADC_Init+0x126>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	2b01      	cmp	r3, #1
 8002070:	d104      	bne.n	800207c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	691b      	ldr	r3, [r3, #16]
 8002076:	3b01      	subs	r3, #1
 8002078:	051b      	lsls	r3, r3, #20
 800207a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002082:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	68fa      	ldr	r2, [r7, #12]
 800208c:	430a      	orrs	r2, r1
 800208e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	689a      	ldr	r2, [r3, #8]
 8002096:	4b18      	ldr	r3, [pc, #96]	; (80020f8 <HAL_ADC_Init+0x1ac>)
 8002098:	4013      	ands	r3, r2
 800209a:	68ba      	ldr	r2, [r7, #8]
 800209c:	429a      	cmp	r2, r3
 800209e:	d10b      	bne.n	80020b8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2200      	movs	r2, #0
 80020a4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020aa:	f023 0303 	bic.w	r3, r3, #3
 80020ae:	f043 0201 	orr.w	r2, r3, #1
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80020b6:	e018      	b.n	80020ea <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020bc:	f023 0312 	bic.w	r3, r3, #18
 80020c0:	f043 0210 	orr.w	r2, r3, #16
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020cc:	f043 0201 	orr.w	r2, r3, #1
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80020d8:	e007      	b.n	80020ea <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020de:	f043 0210 	orr.w	r2, r3, #16
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80020ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3718      	adds	r7, #24
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	ffe1f7fd 	.word	0xffe1f7fd
 80020f8:	ff1f0efe 	.word	0xff1f0efe

080020fc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80020fc:	b480      	push	{r7}
 80020fe:	b085      	sub	sp, #20
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002106:	2300      	movs	r3, #0
 8002108:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800210a:	2300      	movs	r3, #0
 800210c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002114:	2b01      	cmp	r3, #1
 8002116:	d101      	bne.n	800211c <HAL_ADC_ConfigChannel+0x20>
 8002118:	2302      	movs	r3, #2
 800211a:	e0dc      	b.n	80022d6 <HAL_ADC_ConfigChannel+0x1da>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2201      	movs	r2, #1
 8002120:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	2b06      	cmp	r3, #6
 800212a:	d81c      	bhi.n	8002166 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685a      	ldr	r2, [r3, #4]
 8002136:	4613      	mov	r3, r2
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	4413      	add	r3, r2
 800213c:	3b05      	subs	r3, #5
 800213e:	221f      	movs	r2, #31
 8002140:	fa02 f303 	lsl.w	r3, r2, r3
 8002144:	43db      	mvns	r3, r3
 8002146:	4019      	ands	r1, r3
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	6818      	ldr	r0, [r3, #0]
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	685a      	ldr	r2, [r3, #4]
 8002150:	4613      	mov	r3, r2
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	4413      	add	r3, r2
 8002156:	3b05      	subs	r3, #5
 8002158:	fa00 f203 	lsl.w	r2, r0, r3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	430a      	orrs	r2, r1
 8002162:	635a      	str	r2, [r3, #52]	; 0x34
 8002164:	e03c      	b.n	80021e0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	2b0c      	cmp	r3, #12
 800216c:	d81c      	bhi.n	80021a8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	685a      	ldr	r2, [r3, #4]
 8002178:	4613      	mov	r3, r2
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	4413      	add	r3, r2
 800217e:	3b23      	subs	r3, #35	; 0x23
 8002180:	221f      	movs	r2, #31
 8002182:	fa02 f303 	lsl.w	r3, r2, r3
 8002186:	43db      	mvns	r3, r3
 8002188:	4019      	ands	r1, r3
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	6818      	ldr	r0, [r3, #0]
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	685a      	ldr	r2, [r3, #4]
 8002192:	4613      	mov	r3, r2
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	4413      	add	r3, r2
 8002198:	3b23      	subs	r3, #35	; 0x23
 800219a:	fa00 f203 	lsl.w	r2, r0, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	430a      	orrs	r2, r1
 80021a4:	631a      	str	r2, [r3, #48]	; 0x30
 80021a6:	e01b      	b.n	80021e0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	685a      	ldr	r2, [r3, #4]
 80021b2:	4613      	mov	r3, r2
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	4413      	add	r3, r2
 80021b8:	3b41      	subs	r3, #65	; 0x41
 80021ba:	221f      	movs	r2, #31
 80021bc:	fa02 f303 	lsl.w	r3, r2, r3
 80021c0:	43db      	mvns	r3, r3
 80021c2:	4019      	ands	r1, r3
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	6818      	ldr	r0, [r3, #0]
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	685a      	ldr	r2, [r3, #4]
 80021cc:	4613      	mov	r3, r2
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	4413      	add	r3, r2
 80021d2:	3b41      	subs	r3, #65	; 0x41
 80021d4:	fa00 f203 	lsl.w	r2, r0, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	430a      	orrs	r2, r1
 80021de:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	2b09      	cmp	r3, #9
 80021e6:	d91c      	bls.n	8002222 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	68d9      	ldr	r1, [r3, #12]
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	4613      	mov	r3, r2
 80021f4:	005b      	lsls	r3, r3, #1
 80021f6:	4413      	add	r3, r2
 80021f8:	3b1e      	subs	r3, #30
 80021fa:	2207      	movs	r2, #7
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	43db      	mvns	r3, r3
 8002202:	4019      	ands	r1, r3
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	6898      	ldr	r0, [r3, #8]
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	4613      	mov	r3, r2
 800220e:	005b      	lsls	r3, r3, #1
 8002210:	4413      	add	r3, r2
 8002212:	3b1e      	subs	r3, #30
 8002214:	fa00 f203 	lsl.w	r2, r0, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	430a      	orrs	r2, r1
 800221e:	60da      	str	r2, [r3, #12]
 8002220:	e019      	b.n	8002256 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	6919      	ldr	r1, [r3, #16]
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	4613      	mov	r3, r2
 800222e:	005b      	lsls	r3, r3, #1
 8002230:	4413      	add	r3, r2
 8002232:	2207      	movs	r2, #7
 8002234:	fa02 f303 	lsl.w	r3, r2, r3
 8002238:	43db      	mvns	r3, r3
 800223a:	4019      	ands	r1, r3
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	6898      	ldr	r0, [r3, #8]
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	4613      	mov	r3, r2
 8002246:	005b      	lsls	r3, r3, #1
 8002248:	4413      	add	r3, r2
 800224a:	fa00 f203 	lsl.w	r2, r0, r3
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	430a      	orrs	r2, r1
 8002254:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	2b10      	cmp	r3, #16
 800225c:	d003      	beq.n	8002266 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002262:	2b11      	cmp	r3, #17
 8002264:	d132      	bne.n	80022cc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a1d      	ldr	r2, [pc, #116]	; (80022e0 <HAL_ADC_ConfigChannel+0x1e4>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d125      	bne.n	80022bc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800227a:	2b00      	cmp	r3, #0
 800227c:	d126      	bne.n	80022cc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	689a      	ldr	r2, [r3, #8]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800228c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	2b10      	cmp	r3, #16
 8002294:	d11a      	bne.n	80022cc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002296:	4b13      	ldr	r3, [pc, #76]	; (80022e4 <HAL_ADC_ConfigChannel+0x1e8>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a13      	ldr	r2, [pc, #76]	; (80022e8 <HAL_ADC_ConfigChannel+0x1ec>)
 800229c:	fba2 2303 	umull	r2, r3, r2, r3
 80022a0:	0c9a      	lsrs	r2, r3, #18
 80022a2:	4613      	mov	r3, r2
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	4413      	add	r3, r2
 80022a8:	005b      	lsls	r3, r3, #1
 80022aa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022ac:	e002      	b.n	80022b4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	3b01      	subs	r3, #1
 80022b2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d1f9      	bne.n	80022ae <HAL_ADC_ConfigChannel+0x1b2>
 80022ba:	e007      	b.n	80022cc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022c0:	f043 0220 	orr.w	r2, r3, #32
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2200      	movs	r2, #0
 80022d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80022d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3714      	adds	r7, #20
 80022da:	46bd      	mov	sp, r7
 80022dc:	bc80      	pop	{r7}
 80022de:	4770      	bx	lr
 80022e0:	40012400 	.word	0x40012400
 80022e4:	20000000 	.word	0x20000000
 80022e8:	431bde83 	.word	0x431bde83

080022ec <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b084      	sub	sp, #16
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80022f4:	2300      	movs	r3, #0
 80022f6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	f003 0301 	and.w	r3, r3, #1
 8002302:	2b01      	cmp	r3, #1
 8002304:	d12e      	bne.n	8002364 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	689a      	ldr	r2, [r3, #8]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f022 0201 	bic.w	r2, r2, #1
 8002314:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002316:	f7ff fdeb 	bl	8001ef0 <HAL_GetTick>
 800231a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800231c:	e01b      	b.n	8002356 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800231e:	f7ff fde7 	bl	8001ef0 <HAL_GetTick>
 8002322:	4602      	mov	r2, r0
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	1ad3      	subs	r3, r2, r3
 8002328:	2b02      	cmp	r3, #2
 800232a:	d914      	bls.n	8002356 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	689b      	ldr	r3, [r3, #8]
 8002332:	f003 0301 	and.w	r3, r3, #1
 8002336:	2b01      	cmp	r3, #1
 8002338:	d10d      	bne.n	8002356 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800233e:	f043 0210 	orr.w	r2, r3, #16
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800234a:	f043 0201 	orr.w	r2, r3, #1
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e007      	b.n	8002366 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	f003 0301 	and.w	r3, r3, #1
 8002360:	2b01      	cmp	r3, #1
 8002362:	d0dc      	beq.n	800231e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002364:	2300      	movs	r3, #0
}
 8002366:	4618      	mov	r0, r3
 8002368:	3710      	adds	r7, #16
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
	...

08002370 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002370:	b480      	push	{r7}
 8002372:	b085      	sub	sp, #20
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f003 0307 	and.w	r3, r3, #7
 800237e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002380:	4b0c      	ldr	r3, [pc, #48]	; (80023b4 <__NVIC_SetPriorityGrouping+0x44>)
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002386:	68ba      	ldr	r2, [r7, #8]
 8002388:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800238c:	4013      	ands	r3, r2
 800238e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002398:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800239c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023a2:	4a04      	ldr	r2, [pc, #16]	; (80023b4 <__NVIC_SetPriorityGrouping+0x44>)
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	60d3      	str	r3, [r2, #12]
}
 80023a8:	bf00      	nop
 80023aa:	3714      	adds	r7, #20
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bc80      	pop	{r7}
 80023b0:	4770      	bx	lr
 80023b2:	bf00      	nop
 80023b4:	e000ed00 	.word	0xe000ed00

080023b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023bc:	4b04      	ldr	r3, [pc, #16]	; (80023d0 <__NVIC_GetPriorityGrouping+0x18>)
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	0a1b      	lsrs	r3, r3, #8
 80023c2:	f003 0307 	and.w	r3, r3, #7
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bc80      	pop	{r7}
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	e000ed00 	.word	0xe000ed00

080023d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	4603      	mov	r3, r0
 80023dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	db0b      	blt.n	80023fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023e6:	79fb      	ldrb	r3, [r7, #7]
 80023e8:	f003 021f 	and.w	r2, r3, #31
 80023ec:	4906      	ldr	r1, [pc, #24]	; (8002408 <__NVIC_EnableIRQ+0x34>)
 80023ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023f2:	095b      	lsrs	r3, r3, #5
 80023f4:	2001      	movs	r0, #1
 80023f6:	fa00 f202 	lsl.w	r2, r0, r2
 80023fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80023fe:	bf00      	nop
 8002400:	370c      	adds	r7, #12
 8002402:	46bd      	mov	sp, r7
 8002404:	bc80      	pop	{r7}
 8002406:	4770      	bx	lr
 8002408:	e000e100 	.word	0xe000e100

0800240c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	4603      	mov	r3, r0
 8002414:	6039      	str	r1, [r7, #0]
 8002416:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002418:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800241c:	2b00      	cmp	r3, #0
 800241e:	db0a      	blt.n	8002436 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	b2da      	uxtb	r2, r3
 8002424:	490c      	ldr	r1, [pc, #48]	; (8002458 <__NVIC_SetPriority+0x4c>)
 8002426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800242a:	0112      	lsls	r2, r2, #4
 800242c:	b2d2      	uxtb	r2, r2
 800242e:	440b      	add	r3, r1
 8002430:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002434:	e00a      	b.n	800244c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	b2da      	uxtb	r2, r3
 800243a:	4908      	ldr	r1, [pc, #32]	; (800245c <__NVIC_SetPriority+0x50>)
 800243c:	79fb      	ldrb	r3, [r7, #7]
 800243e:	f003 030f 	and.w	r3, r3, #15
 8002442:	3b04      	subs	r3, #4
 8002444:	0112      	lsls	r2, r2, #4
 8002446:	b2d2      	uxtb	r2, r2
 8002448:	440b      	add	r3, r1
 800244a:	761a      	strb	r2, [r3, #24]
}
 800244c:	bf00      	nop
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	bc80      	pop	{r7}
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	e000e100 	.word	0xe000e100
 800245c:	e000ed00 	.word	0xe000ed00

08002460 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002460:	b480      	push	{r7}
 8002462:	b089      	sub	sp, #36	; 0x24
 8002464:	af00      	add	r7, sp, #0
 8002466:	60f8      	str	r0, [r7, #12]
 8002468:	60b9      	str	r1, [r7, #8]
 800246a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	f003 0307 	and.w	r3, r3, #7
 8002472:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002474:	69fb      	ldr	r3, [r7, #28]
 8002476:	f1c3 0307 	rsb	r3, r3, #7
 800247a:	2b04      	cmp	r3, #4
 800247c:	bf28      	it	cs
 800247e:	2304      	movcs	r3, #4
 8002480:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	3304      	adds	r3, #4
 8002486:	2b06      	cmp	r3, #6
 8002488:	d902      	bls.n	8002490 <NVIC_EncodePriority+0x30>
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	3b03      	subs	r3, #3
 800248e:	e000      	b.n	8002492 <NVIC_EncodePriority+0x32>
 8002490:	2300      	movs	r3, #0
 8002492:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002494:	f04f 32ff 	mov.w	r2, #4294967295
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	fa02 f303 	lsl.w	r3, r2, r3
 800249e:	43da      	mvns	r2, r3
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	401a      	ands	r2, r3
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024a8:	f04f 31ff 	mov.w	r1, #4294967295
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	fa01 f303 	lsl.w	r3, r1, r3
 80024b2:	43d9      	mvns	r1, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024b8:	4313      	orrs	r3, r2
         );
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3724      	adds	r7, #36	; 0x24
 80024be:	46bd      	mov	sp, r7
 80024c0:	bc80      	pop	{r7}
 80024c2:	4770      	bx	lr

080024c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	3b01      	subs	r3, #1
 80024d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80024d4:	d301      	bcc.n	80024da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024d6:	2301      	movs	r3, #1
 80024d8:	e00f      	b.n	80024fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024da:	4a0a      	ldr	r2, [pc, #40]	; (8002504 <SysTick_Config+0x40>)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	3b01      	subs	r3, #1
 80024e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024e2:	210f      	movs	r1, #15
 80024e4:	f04f 30ff 	mov.w	r0, #4294967295
 80024e8:	f7ff ff90 	bl	800240c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024ec:	4b05      	ldr	r3, [pc, #20]	; (8002504 <SysTick_Config+0x40>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024f2:	4b04      	ldr	r3, [pc, #16]	; (8002504 <SysTick_Config+0x40>)
 80024f4:	2207      	movs	r2, #7
 80024f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024f8:	2300      	movs	r3, #0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3708      	adds	r7, #8
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	e000e010 	.word	0xe000e010

08002508 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002510:	6878      	ldr	r0, [r7, #4]
 8002512:	f7ff ff2d 	bl	8002370 <__NVIC_SetPriorityGrouping>
}
 8002516:	bf00      	nop
 8002518:	3708      	adds	r7, #8
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}

0800251e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800251e:	b580      	push	{r7, lr}
 8002520:	b086      	sub	sp, #24
 8002522:	af00      	add	r7, sp, #0
 8002524:	4603      	mov	r3, r0
 8002526:	60b9      	str	r1, [r7, #8]
 8002528:	607a      	str	r2, [r7, #4]
 800252a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800252c:	2300      	movs	r3, #0
 800252e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002530:	f7ff ff42 	bl	80023b8 <__NVIC_GetPriorityGrouping>
 8002534:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002536:	687a      	ldr	r2, [r7, #4]
 8002538:	68b9      	ldr	r1, [r7, #8]
 800253a:	6978      	ldr	r0, [r7, #20]
 800253c:	f7ff ff90 	bl	8002460 <NVIC_EncodePriority>
 8002540:	4602      	mov	r2, r0
 8002542:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002546:	4611      	mov	r1, r2
 8002548:	4618      	mov	r0, r3
 800254a:	f7ff ff5f 	bl	800240c <__NVIC_SetPriority>
}
 800254e:	bf00      	nop
 8002550:	3718      	adds	r7, #24
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}

08002556 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002556:	b580      	push	{r7, lr}
 8002558:	b082      	sub	sp, #8
 800255a:	af00      	add	r7, sp, #0
 800255c:	4603      	mov	r3, r0
 800255e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002560:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002564:	4618      	mov	r0, r3
 8002566:	f7ff ff35 	bl	80023d4 <__NVIC_EnableIRQ>
}
 800256a:	bf00      	nop
 800256c:	3708      	adds	r7, #8
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}

08002572 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002572:	b580      	push	{r7, lr}
 8002574:	b082      	sub	sp, #8
 8002576:	af00      	add	r7, sp, #0
 8002578:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f7ff ffa2 	bl	80024c4 <SysTick_Config>
 8002580:	4603      	mov	r3, r0
}
 8002582:	4618      	mov	r0, r3
 8002584:	3708      	adds	r7, #8
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}

0800258a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800258a:	b480      	push	{r7}
 800258c:	b085      	sub	sp, #20
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002592:	2300      	movs	r3, #0
 8002594:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800259c:	b2db      	uxtb	r3, r3
 800259e:	2b02      	cmp	r3, #2
 80025a0:	d008      	beq.n	80025b4 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2204      	movs	r2, #4
 80025a6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80025b0:	2301      	movs	r3, #1
 80025b2:	e020      	b.n	80025f6 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f022 020e 	bic.w	r2, r2, #14
 80025c2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f022 0201 	bic.w	r2, r2, #1
 80025d2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025dc:	2101      	movs	r1, #1
 80025de:	fa01 f202 	lsl.w	r2, r1, r2
 80025e2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2201      	movs	r2, #1
 80025e8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2200      	movs	r2, #0
 80025f0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80025f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3714      	adds	r7, #20
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bc80      	pop	{r7}
 80025fe:	4770      	bx	lr

08002600 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002600:	b580      	push	{r7, lr}
 8002602:	b084      	sub	sp, #16
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002608:	2300      	movs	r3, #0
 800260a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002612:	b2db      	uxtb	r3, r3
 8002614:	2b02      	cmp	r3, #2
 8002616:	d005      	beq.n	8002624 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2204      	movs	r2, #4
 800261c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	73fb      	strb	r3, [r7, #15]
 8002622:	e051      	b.n	80026c8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f022 020e 	bic.w	r2, r2, #14
 8002632:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f022 0201 	bic.w	r2, r2, #1
 8002642:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a22      	ldr	r2, [pc, #136]	; (80026d4 <HAL_DMA_Abort_IT+0xd4>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d029      	beq.n	80026a2 <HAL_DMA_Abort_IT+0xa2>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a21      	ldr	r2, [pc, #132]	; (80026d8 <HAL_DMA_Abort_IT+0xd8>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d022      	beq.n	800269e <HAL_DMA_Abort_IT+0x9e>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a1f      	ldr	r2, [pc, #124]	; (80026dc <HAL_DMA_Abort_IT+0xdc>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d01a      	beq.n	8002698 <HAL_DMA_Abort_IT+0x98>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a1e      	ldr	r2, [pc, #120]	; (80026e0 <HAL_DMA_Abort_IT+0xe0>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d012      	beq.n	8002692 <HAL_DMA_Abort_IT+0x92>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a1c      	ldr	r2, [pc, #112]	; (80026e4 <HAL_DMA_Abort_IT+0xe4>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d00a      	beq.n	800268c <HAL_DMA_Abort_IT+0x8c>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a1b      	ldr	r2, [pc, #108]	; (80026e8 <HAL_DMA_Abort_IT+0xe8>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d102      	bne.n	8002686 <HAL_DMA_Abort_IT+0x86>
 8002680:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002684:	e00e      	b.n	80026a4 <HAL_DMA_Abort_IT+0xa4>
 8002686:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800268a:	e00b      	b.n	80026a4 <HAL_DMA_Abort_IT+0xa4>
 800268c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002690:	e008      	b.n	80026a4 <HAL_DMA_Abort_IT+0xa4>
 8002692:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002696:	e005      	b.n	80026a4 <HAL_DMA_Abort_IT+0xa4>
 8002698:	f44f 7380 	mov.w	r3, #256	; 0x100
 800269c:	e002      	b.n	80026a4 <HAL_DMA_Abort_IT+0xa4>
 800269e:	2310      	movs	r3, #16
 80026a0:	e000      	b.n	80026a4 <HAL_DMA_Abort_IT+0xa4>
 80026a2:	2301      	movs	r3, #1
 80026a4:	4a11      	ldr	r2, [pc, #68]	; (80026ec <HAL_DMA_Abort_IT+0xec>)
 80026a6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2201      	movs	r2, #1
 80026ac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2200      	movs	r2, #0
 80026b4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d003      	beq.n	80026c8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026c4:	6878      	ldr	r0, [r7, #4]
 80026c6:	4798      	blx	r3
    } 
  }
  return status;
 80026c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3710      	adds	r7, #16
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	40020008 	.word	0x40020008
 80026d8:	4002001c 	.word	0x4002001c
 80026dc:	40020030 	.word	0x40020030
 80026e0:	40020044 	.word	0x40020044
 80026e4:	40020058 	.word	0x40020058
 80026e8:	4002006c 	.word	0x4002006c
 80026ec:	40020000 	.word	0x40020000

080026f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b08b      	sub	sp, #44	; 0x2c
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026fa:	2300      	movs	r3, #0
 80026fc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80026fe:	2300      	movs	r3, #0
 8002700:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002702:	e169      	b.n	80029d8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002704:	2201      	movs	r2, #1
 8002706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002708:	fa02 f303 	lsl.w	r3, r2, r3
 800270c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	69fa      	ldr	r2, [r7, #28]
 8002714:	4013      	ands	r3, r2
 8002716:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002718:	69ba      	ldr	r2, [r7, #24]
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	429a      	cmp	r2, r3
 800271e:	f040 8158 	bne.w	80029d2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	4a9a      	ldr	r2, [pc, #616]	; (8002990 <HAL_GPIO_Init+0x2a0>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d05e      	beq.n	80027ea <HAL_GPIO_Init+0xfa>
 800272c:	4a98      	ldr	r2, [pc, #608]	; (8002990 <HAL_GPIO_Init+0x2a0>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d875      	bhi.n	800281e <HAL_GPIO_Init+0x12e>
 8002732:	4a98      	ldr	r2, [pc, #608]	; (8002994 <HAL_GPIO_Init+0x2a4>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d058      	beq.n	80027ea <HAL_GPIO_Init+0xfa>
 8002738:	4a96      	ldr	r2, [pc, #600]	; (8002994 <HAL_GPIO_Init+0x2a4>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d86f      	bhi.n	800281e <HAL_GPIO_Init+0x12e>
 800273e:	4a96      	ldr	r2, [pc, #600]	; (8002998 <HAL_GPIO_Init+0x2a8>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d052      	beq.n	80027ea <HAL_GPIO_Init+0xfa>
 8002744:	4a94      	ldr	r2, [pc, #592]	; (8002998 <HAL_GPIO_Init+0x2a8>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d869      	bhi.n	800281e <HAL_GPIO_Init+0x12e>
 800274a:	4a94      	ldr	r2, [pc, #592]	; (800299c <HAL_GPIO_Init+0x2ac>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d04c      	beq.n	80027ea <HAL_GPIO_Init+0xfa>
 8002750:	4a92      	ldr	r2, [pc, #584]	; (800299c <HAL_GPIO_Init+0x2ac>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d863      	bhi.n	800281e <HAL_GPIO_Init+0x12e>
 8002756:	4a92      	ldr	r2, [pc, #584]	; (80029a0 <HAL_GPIO_Init+0x2b0>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d046      	beq.n	80027ea <HAL_GPIO_Init+0xfa>
 800275c:	4a90      	ldr	r2, [pc, #576]	; (80029a0 <HAL_GPIO_Init+0x2b0>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d85d      	bhi.n	800281e <HAL_GPIO_Init+0x12e>
 8002762:	2b12      	cmp	r3, #18
 8002764:	d82a      	bhi.n	80027bc <HAL_GPIO_Init+0xcc>
 8002766:	2b12      	cmp	r3, #18
 8002768:	d859      	bhi.n	800281e <HAL_GPIO_Init+0x12e>
 800276a:	a201      	add	r2, pc, #4	; (adr r2, 8002770 <HAL_GPIO_Init+0x80>)
 800276c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002770:	080027eb 	.word	0x080027eb
 8002774:	080027c5 	.word	0x080027c5
 8002778:	080027d7 	.word	0x080027d7
 800277c:	08002819 	.word	0x08002819
 8002780:	0800281f 	.word	0x0800281f
 8002784:	0800281f 	.word	0x0800281f
 8002788:	0800281f 	.word	0x0800281f
 800278c:	0800281f 	.word	0x0800281f
 8002790:	0800281f 	.word	0x0800281f
 8002794:	0800281f 	.word	0x0800281f
 8002798:	0800281f 	.word	0x0800281f
 800279c:	0800281f 	.word	0x0800281f
 80027a0:	0800281f 	.word	0x0800281f
 80027a4:	0800281f 	.word	0x0800281f
 80027a8:	0800281f 	.word	0x0800281f
 80027ac:	0800281f 	.word	0x0800281f
 80027b0:	0800281f 	.word	0x0800281f
 80027b4:	080027cd 	.word	0x080027cd
 80027b8:	080027e1 	.word	0x080027e1
 80027bc:	4a79      	ldr	r2, [pc, #484]	; (80029a4 <HAL_GPIO_Init+0x2b4>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d013      	beq.n	80027ea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80027c2:	e02c      	b.n	800281e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	68db      	ldr	r3, [r3, #12]
 80027c8:	623b      	str	r3, [r7, #32]
          break;
 80027ca:	e029      	b.n	8002820 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	3304      	adds	r3, #4
 80027d2:	623b      	str	r3, [r7, #32]
          break;
 80027d4:	e024      	b.n	8002820 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	3308      	adds	r3, #8
 80027dc:	623b      	str	r3, [r7, #32]
          break;
 80027de:	e01f      	b.n	8002820 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	330c      	adds	r3, #12
 80027e6:	623b      	str	r3, [r7, #32]
          break;
 80027e8:	e01a      	b.n	8002820 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d102      	bne.n	80027f8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80027f2:	2304      	movs	r3, #4
 80027f4:	623b      	str	r3, [r7, #32]
          break;
 80027f6:	e013      	b.n	8002820 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d105      	bne.n	800280c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002800:	2308      	movs	r3, #8
 8002802:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	69fa      	ldr	r2, [r7, #28]
 8002808:	611a      	str	r2, [r3, #16]
          break;
 800280a:	e009      	b.n	8002820 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800280c:	2308      	movs	r3, #8
 800280e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	69fa      	ldr	r2, [r7, #28]
 8002814:	615a      	str	r2, [r3, #20]
          break;
 8002816:	e003      	b.n	8002820 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002818:	2300      	movs	r3, #0
 800281a:	623b      	str	r3, [r7, #32]
          break;
 800281c:	e000      	b.n	8002820 <HAL_GPIO_Init+0x130>
          break;
 800281e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002820:	69bb      	ldr	r3, [r7, #24]
 8002822:	2bff      	cmp	r3, #255	; 0xff
 8002824:	d801      	bhi.n	800282a <HAL_GPIO_Init+0x13a>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	e001      	b.n	800282e <HAL_GPIO_Init+0x13e>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	3304      	adds	r3, #4
 800282e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002830:	69bb      	ldr	r3, [r7, #24]
 8002832:	2bff      	cmp	r3, #255	; 0xff
 8002834:	d802      	bhi.n	800283c <HAL_GPIO_Init+0x14c>
 8002836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	e002      	b.n	8002842 <HAL_GPIO_Init+0x152>
 800283c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800283e:	3b08      	subs	r3, #8
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	210f      	movs	r1, #15
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	fa01 f303 	lsl.w	r3, r1, r3
 8002850:	43db      	mvns	r3, r3
 8002852:	401a      	ands	r2, r3
 8002854:	6a39      	ldr	r1, [r7, #32]
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	fa01 f303 	lsl.w	r3, r1, r3
 800285c:	431a      	orrs	r2, r3
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800286a:	2b00      	cmp	r3, #0
 800286c:	f000 80b1 	beq.w	80029d2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002870:	4b4d      	ldr	r3, [pc, #308]	; (80029a8 <HAL_GPIO_Init+0x2b8>)
 8002872:	699b      	ldr	r3, [r3, #24]
 8002874:	4a4c      	ldr	r2, [pc, #304]	; (80029a8 <HAL_GPIO_Init+0x2b8>)
 8002876:	f043 0301 	orr.w	r3, r3, #1
 800287a:	6193      	str	r3, [r2, #24]
 800287c:	4b4a      	ldr	r3, [pc, #296]	; (80029a8 <HAL_GPIO_Init+0x2b8>)
 800287e:	699b      	ldr	r3, [r3, #24]
 8002880:	f003 0301 	and.w	r3, r3, #1
 8002884:	60bb      	str	r3, [r7, #8]
 8002886:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002888:	4a48      	ldr	r2, [pc, #288]	; (80029ac <HAL_GPIO_Init+0x2bc>)
 800288a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800288c:	089b      	lsrs	r3, r3, #2
 800288e:	3302      	adds	r3, #2
 8002890:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002894:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002898:	f003 0303 	and.w	r3, r3, #3
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	220f      	movs	r2, #15
 80028a0:	fa02 f303 	lsl.w	r3, r2, r3
 80028a4:	43db      	mvns	r3, r3
 80028a6:	68fa      	ldr	r2, [r7, #12]
 80028a8:	4013      	ands	r3, r2
 80028aa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	4a40      	ldr	r2, [pc, #256]	; (80029b0 <HAL_GPIO_Init+0x2c0>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d013      	beq.n	80028dc <HAL_GPIO_Init+0x1ec>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	4a3f      	ldr	r2, [pc, #252]	; (80029b4 <HAL_GPIO_Init+0x2c4>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d00d      	beq.n	80028d8 <HAL_GPIO_Init+0x1e8>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	4a3e      	ldr	r2, [pc, #248]	; (80029b8 <HAL_GPIO_Init+0x2c8>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d007      	beq.n	80028d4 <HAL_GPIO_Init+0x1e4>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	4a3d      	ldr	r2, [pc, #244]	; (80029bc <HAL_GPIO_Init+0x2cc>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d101      	bne.n	80028d0 <HAL_GPIO_Init+0x1e0>
 80028cc:	2303      	movs	r3, #3
 80028ce:	e006      	b.n	80028de <HAL_GPIO_Init+0x1ee>
 80028d0:	2304      	movs	r3, #4
 80028d2:	e004      	b.n	80028de <HAL_GPIO_Init+0x1ee>
 80028d4:	2302      	movs	r3, #2
 80028d6:	e002      	b.n	80028de <HAL_GPIO_Init+0x1ee>
 80028d8:	2301      	movs	r3, #1
 80028da:	e000      	b.n	80028de <HAL_GPIO_Init+0x1ee>
 80028dc:	2300      	movs	r3, #0
 80028de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028e0:	f002 0203 	and.w	r2, r2, #3
 80028e4:	0092      	lsls	r2, r2, #2
 80028e6:	4093      	lsls	r3, r2
 80028e8:	68fa      	ldr	r2, [r7, #12]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80028ee:	492f      	ldr	r1, [pc, #188]	; (80029ac <HAL_GPIO_Init+0x2bc>)
 80028f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028f2:	089b      	lsrs	r3, r3, #2
 80028f4:	3302      	adds	r3, #2
 80028f6:	68fa      	ldr	r2, [r7, #12]
 80028f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002904:	2b00      	cmp	r3, #0
 8002906:	d006      	beq.n	8002916 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002908:	4b2d      	ldr	r3, [pc, #180]	; (80029c0 <HAL_GPIO_Init+0x2d0>)
 800290a:	689a      	ldr	r2, [r3, #8]
 800290c:	492c      	ldr	r1, [pc, #176]	; (80029c0 <HAL_GPIO_Init+0x2d0>)
 800290e:	69bb      	ldr	r3, [r7, #24]
 8002910:	4313      	orrs	r3, r2
 8002912:	608b      	str	r3, [r1, #8]
 8002914:	e006      	b.n	8002924 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002916:	4b2a      	ldr	r3, [pc, #168]	; (80029c0 <HAL_GPIO_Init+0x2d0>)
 8002918:	689a      	ldr	r2, [r3, #8]
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	43db      	mvns	r3, r3
 800291e:	4928      	ldr	r1, [pc, #160]	; (80029c0 <HAL_GPIO_Init+0x2d0>)
 8002920:	4013      	ands	r3, r2
 8002922:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800292c:	2b00      	cmp	r3, #0
 800292e:	d006      	beq.n	800293e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002930:	4b23      	ldr	r3, [pc, #140]	; (80029c0 <HAL_GPIO_Init+0x2d0>)
 8002932:	68da      	ldr	r2, [r3, #12]
 8002934:	4922      	ldr	r1, [pc, #136]	; (80029c0 <HAL_GPIO_Init+0x2d0>)
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	4313      	orrs	r3, r2
 800293a:	60cb      	str	r3, [r1, #12]
 800293c:	e006      	b.n	800294c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800293e:	4b20      	ldr	r3, [pc, #128]	; (80029c0 <HAL_GPIO_Init+0x2d0>)
 8002940:	68da      	ldr	r2, [r3, #12]
 8002942:	69bb      	ldr	r3, [r7, #24]
 8002944:	43db      	mvns	r3, r3
 8002946:	491e      	ldr	r1, [pc, #120]	; (80029c0 <HAL_GPIO_Init+0x2d0>)
 8002948:	4013      	ands	r3, r2
 800294a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d006      	beq.n	8002966 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002958:	4b19      	ldr	r3, [pc, #100]	; (80029c0 <HAL_GPIO_Init+0x2d0>)
 800295a:	685a      	ldr	r2, [r3, #4]
 800295c:	4918      	ldr	r1, [pc, #96]	; (80029c0 <HAL_GPIO_Init+0x2d0>)
 800295e:	69bb      	ldr	r3, [r7, #24]
 8002960:	4313      	orrs	r3, r2
 8002962:	604b      	str	r3, [r1, #4]
 8002964:	e006      	b.n	8002974 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002966:	4b16      	ldr	r3, [pc, #88]	; (80029c0 <HAL_GPIO_Init+0x2d0>)
 8002968:	685a      	ldr	r2, [r3, #4]
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	43db      	mvns	r3, r3
 800296e:	4914      	ldr	r1, [pc, #80]	; (80029c0 <HAL_GPIO_Init+0x2d0>)
 8002970:	4013      	ands	r3, r2
 8002972:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800297c:	2b00      	cmp	r3, #0
 800297e:	d021      	beq.n	80029c4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002980:	4b0f      	ldr	r3, [pc, #60]	; (80029c0 <HAL_GPIO_Init+0x2d0>)
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	490e      	ldr	r1, [pc, #56]	; (80029c0 <HAL_GPIO_Init+0x2d0>)
 8002986:	69bb      	ldr	r3, [r7, #24]
 8002988:	4313      	orrs	r3, r2
 800298a:	600b      	str	r3, [r1, #0]
 800298c:	e021      	b.n	80029d2 <HAL_GPIO_Init+0x2e2>
 800298e:	bf00      	nop
 8002990:	10320000 	.word	0x10320000
 8002994:	10310000 	.word	0x10310000
 8002998:	10220000 	.word	0x10220000
 800299c:	10210000 	.word	0x10210000
 80029a0:	10120000 	.word	0x10120000
 80029a4:	10110000 	.word	0x10110000
 80029a8:	40021000 	.word	0x40021000
 80029ac:	40010000 	.word	0x40010000
 80029b0:	40010800 	.word	0x40010800
 80029b4:	40010c00 	.word	0x40010c00
 80029b8:	40011000 	.word	0x40011000
 80029bc:	40011400 	.word	0x40011400
 80029c0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80029c4:	4b0b      	ldr	r3, [pc, #44]	; (80029f4 <HAL_GPIO_Init+0x304>)
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	69bb      	ldr	r3, [r7, #24]
 80029ca:	43db      	mvns	r3, r3
 80029cc:	4909      	ldr	r1, [pc, #36]	; (80029f4 <HAL_GPIO_Init+0x304>)
 80029ce:	4013      	ands	r3, r2
 80029d0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80029d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d4:	3301      	adds	r3, #1
 80029d6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029de:	fa22 f303 	lsr.w	r3, r2, r3
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	f47f ae8e 	bne.w	8002704 <HAL_GPIO_Init+0x14>
  }
}
 80029e8:	bf00      	nop
 80029ea:	bf00      	nop
 80029ec:	372c      	adds	r7, #44	; 0x2c
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bc80      	pop	{r7}
 80029f2:	4770      	bx	lr
 80029f4:	40010400 	.word	0x40010400

080029f8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b085      	sub	sp, #20
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	460b      	mov	r3, r1
 8002a02:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	689a      	ldr	r2, [r3, #8]
 8002a08:	887b      	ldrh	r3, [r7, #2]
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d002      	beq.n	8002a16 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a10:	2301      	movs	r3, #1
 8002a12:	73fb      	strb	r3, [r7, #15]
 8002a14:	e001      	b.n	8002a1a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a16:	2300      	movs	r3, #0
 8002a18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3714      	adds	r7, #20
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bc80      	pop	{r7}
 8002a24:	4770      	bx	lr

08002a26 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a26:	b480      	push	{r7}
 8002a28:	b083      	sub	sp, #12
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	6078      	str	r0, [r7, #4]
 8002a2e:	460b      	mov	r3, r1
 8002a30:	807b      	strh	r3, [r7, #2]
 8002a32:	4613      	mov	r3, r2
 8002a34:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a36:	787b      	ldrb	r3, [r7, #1]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d003      	beq.n	8002a44 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a3c:	887a      	ldrh	r2, [r7, #2]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002a42:	e003      	b.n	8002a4c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002a44:	887b      	ldrh	r3, [r7, #2]
 8002a46:	041a      	lsls	r2, r3, #16
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	611a      	str	r2, [r3, #16]
}
 8002a4c:	bf00      	nop
 8002a4e:	370c      	adds	r7, #12
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bc80      	pop	{r7}
 8002a54:	4770      	bx	lr
	...

08002a58 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b084      	sub	sp, #16
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d101      	bne.n	8002a6a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e12b      	b.n	8002cc2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d106      	bne.n	8002a84 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f7fe ff94 	bl	80019ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2224      	movs	r2, #36	; 0x24
 8002a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f022 0201 	bic.w	r2, r2, #1
 8002a9a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002aaa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002aba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002abc:	f001 f842 	bl	8003b44 <HAL_RCC_GetPCLK1Freq>
 8002ac0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	4a81      	ldr	r2, [pc, #516]	; (8002ccc <HAL_I2C_Init+0x274>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d807      	bhi.n	8002adc <HAL_I2C_Init+0x84>
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	4a80      	ldr	r2, [pc, #512]	; (8002cd0 <HAL_I2C_Init+0x278>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	bf94      	ite	ls
 8002ad4:	2301      	movls	r3, #1
 8002ad6:	2300      	movhi	r3, #0
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	e006      	b.n	8002aea <HAL_I2C_Init+0x92>
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	4a7d      	ldr	r2, [pc, #500]	; (8002cd4 <HAL_I2C_Init+0x27c>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	bf94      	ite	ls
 8002ae4:	2301      	movls	r3, #1
 8002ae6:	2300      	movhi	r3, #0
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d001      	beq.n	8002af2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e0e7      	b.n	8002cc2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	4a78      	ldr	r2, [pc, #480]	; (8002cd8 <HAL_I2C_Init+0x280>)
 8002af6:	fba2 2303 	umull	r2, r3, r2, r3
 8002afa:	0c9b      	lsrs	r3, r3, #18
 8002afc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	68ba      	ldr	r2, [r7, #8]
 8002b0e:	430a      	orrs	r2, r1
 8002b10:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	6a1b      	ldr	r3, [r3, #32]
 8002b18:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	4a6a      	ldr	r2, [pc, #424]	; (8002ccc <HAL_I2C_Init+0x274>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d802      	bhi.n	8002b2c <HAL_I2C_Init+0xd4>
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	3301      	adds	r3, #1
 8002b2a:	e009      	b.n	8002b40 <HAL_I2C_Init+0xe8>
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002b32:	fb02 f303 	mul.w	r3, r2, r3
 8002b36:	4a69      	ldr	r2, [pc, #420]	; (8002cdc <HAL_I2C_Init+0x284>)
 8002b38:	fba2 2303 	umull	r2, r3, r2, r3
 8002b3c:	099b      	lsrs	r3, r3, #6
 8002b3e:	3301      	adds	r3, #1
 8002b40:	687a      	ldr	r2, [r7, #4]
 8002b42:	6812      	ldr	r2, [r2, #0]
 8002b44:	430b      	orrs	r3, r1
 8002b46:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	69db      	ldr	r3, [r3, #28]
 8002b4e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002b52:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	495c      	ldr	r1, [pc, #368]	; (8002ccc <HAL_I2C_Init+0x274>)
 8002b5c:	428b      	cmp	r3, r1
 8002b5e:	d819      	bhi.n	8002b94 <HAL_I2C_Init+0x13c>
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	1e59      	subs	r1, r3, #1
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	005b      	lsls	r3, r3, #1
 8002b6a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b6e:	1c59      	adds	r1, r3, #1
 8002b70:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002b74:	400b      	ands	r3, r1
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d00a      	beq.n	8002b90 <HAL_I2C_Init+0x138>
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	1e59      	subs	r1, r3, #1
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	005b      	lsls	r3, r3, #1
 8002b84:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b88:	3301      	adds	r3, #1
 8002b8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b8e:	e051      	b.n	8002c34 <HAL_I2C_Init+0x1dc>
 8002b90:	2304      	movs	r3, #4
 8002b92:	e04f      	b.n	8002c34 <HAL_I2C_Init+0x1dc>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d111      	bne.n	8002bc0 <HAL_I2C_Init+0x168>
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	1e58      	subs	r0, r3, #1
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6859      	ldr	r1, [r3, #4]
 8002ba4:	460b      	mov	r3, r1
 8002ba6:	005b      	lsls	r3, r3, #1
 8002ba8:	440b      	add	r3, r1
 8002baa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bae:	3301      	adds	r3, #1
 8002bb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	bf0c      	ite	eq
 8002bb8:	2301      	moveq	r3, #1
 8002bba:	2300      	movne	r3, #0
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	e012      	b.n	8002be6 <HAL_I2C_Init+0x18e>
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	1e58      	subs	r0, r3, #1
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6859      	ldr	r1, [r3, #4]
 8002bc8:	460b      	mov	r3, r1
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	440b      	add	r3, r1
 8002bce:	0099      	lsls	r1, r3, #2
 8002bd0:	440b      	add	r3, r1
 8002bd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	bf0c      	ite	eq
 8002be0:	2301      	moveq	r3, #1
 8002be2:	2300      	movne	r3, #0
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d001      	beq.n	8002bee <HAL_I2C_Init+0x196>
 8002bea:	2301      	movs	r3, #1
 8002bec:	e022      	b.n	8002c34 <HAL_I2C_Init+0x1dc>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d10e      	bne.n	8002c14 <HAL_I2C_Init+0x1bc>
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	1e58      	subs	r0, r3, #1
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6859      	ldr	r1, [r3, #4]
 8002bfe:	460b      	mov	r3, r1
 8002c00:	005b      	lsls	r3, r3, #1
 8002c02:	440b      	add	r3, r1
 8002c04:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c08:	3301      	adds	r3, #1
 8002c0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c12:	e00f      	b.n	8002c34 <HAL_I2C_Init+0x1dc>
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	1e58      	subs	r0, r3, #1
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6859      	ldr	r1, [r3, #4]
 8002c1c:	460b      	mov	r3, r1
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	440b      	add	r3, r1
 8002c22:	0099      	lsls	r1, r3, #2
 8002c24:	440b      	add	r3, r1
 8002c26:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c2a:	3301      	adds	r3, #1
 8002c2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c30:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c34:	6879      	ldr	r1, [r7, #4]
 8002c36:	6809      	ldr	r1, [r1, #0]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	69da      	ldr	r2, [r3, #28]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6a1b      	ldr	r3, [r3, #32]
 8002c4e:	431a      	orrs	r2, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	430a      	orrs	r2, r1
 8002c56:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002c62:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002c66:	687a      	ldr	r2, [r7, #4]
 8002c68:	6911      	ldr	r1, [r2, #16]
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	68d2      	ldr	r2, [r2, #12]
 8002c6e:	4311      	orrs	r1, r2
 8002c70:	687a      	ldr	r2, [r7, #4]
 8002c72:	6812      	ldr	r2, [r2, #0]
 8002c74:	430b      	orrs	r3, r1
 8002c76:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	695a      	ldr	r2, [r3, #20]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	699b      	ldr	r3, [r3, #24]
 8002c8a:	431a      	orrs	r2, r3
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	430a      	orrs	r2, r1
 8002c92:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f042 0201 	orr.w	r2, r2, #1
 8002ca2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2220      	movs	r2, #32
 8002cae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002cc0:	2300      	movs	r3, #0
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3710      	adds	r7, #16
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	000186a0 	.word	0x000186a0
 8002cd0:	001e847f 	.word	0x001e847f
 8002cd4:	003d08ff 	.word	0x003d08ff
 8002cd8:	431bde83 	.word	0x431bde83
 8002cdc:	10624dd3 	.word	0x10624dd3

08002ce0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b088      	sub	sp, #32
 8002ce4:	af02      	add	r7, sp, #8
 8002ce6:	60f8      	str	r0, [r7, #12]
 8002ce8:	4608      	mov	r0, r1
 8002cea:	4611      	mov	r1, r2
 8002cec:	461a      	mov	r2, r3
 8002cee:	4603      	mov	r3, r0
 8002cf0:	817b      	strh	r3, [r7, #10]
 8002cf2:	460b      	mov	r3, r1
 8002cf4:	813b      	strh	r3, [r7, #8]
 8002cf6:	4613      	mov	r3, r2
 8002cf8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002cfa:	f7ff f8f9 	bl	8001ef0 <HAL_GetTick>
 8002cfe:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	2b20      	cmp	r3, #32
 8002d0a:	f040 80d9 	bne.w	8002ec0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	9300      	str	r3, [sp, #0]
 8002d12:	2319      	movs	r3, #25
 8002d14:	2201      	movs	r2, #1
 8002d16:	496d      	ldr	r1, [pc, #436]	; (8002ecc <HAL_I2C_Mem_Write+0x1ec>)
 8002d18:	68f8      	ldr	r0, [r7, #12]
 8002d1a:	f000 f971 	bl	8003000 <I2C_WaitOnFlagUntilTimeout>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d001      	beq.n	8002d28 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002d24:	2302      	movs	r3, #2
 8002d26:	e0cc      	b.n	8002ec2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d101      	bne.n	8002d36 <HAL_I2C_Mem_Write+0x56>
 8002d32:	2302      	movs	r3, #2
 8002d34:	e0c5      	b.n	8002ec2 <HAL_I2C_Mem_Write+0x1e2>
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2201      	movs	r2, #1
 8002d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0301 	and.w	r3, r3, #1
 8002d48:	2b01      	cmp	r3, #1
 8002d4a:	d007      	beq.n	8002d5c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	681a      	ldr	r2, [r3, #0]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f042 0201 	orr.w	r2, r2, #1
 8002d5a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d6a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2221      	movs	r2, #33	; 0x21
 8002d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2240      	movs	r2, #64	; 0x40
 8002d78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	6a3a      	ldr	r2, [r7, #32]
 8002d86:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002d8c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d92:	b29a      	uxth	r2, r3
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	4a4d      	ldr	r2, [pc, #308]	; (8002ed0 <HAL_I2C_Mem_Write+0x1f0>)
 8002d9c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d9e:	88f8      	ldrh	r0, [r7, #6]
 8002da0:	893a      	ldrh	r2, [r7, #8]
 8002da2:	8979      	ldrh	r1, [r7, #10]
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	9301      	str	r3, [sp, #4]
 8002da8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002daa:	9300      	str	r3, [sp, #0]
 8002dac:	4603      	mov	r3, r0
 8002dae:	68f8      	ldr	r0, [r7, #12]
 8002db0:	f000 f890 	bl	8002ed4 <I2C_RequestMemoryWrite>
 8002db4:	4603      	mov	r3, r0
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d052      	beq.n	8002e60 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e081      	b.n	8002ec2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dbe:	697a      	ldr	r2, [r7, #20]
 8002dc0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002dc2:	68f8      	ldr	r0, [r7, #12]
 8002dc4:	f000 fa36 	bl	8003234 <I2C_WaitOnTXEFlagUntilTimeout>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d00d      	beq.n	8002dea <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd2:	2b04      	cmp	r3, #4
 8002dd4:	d107      	bne.n	8002de6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002de4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	e06b      	b.n	8002ec2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dee:	781a      	ldrb	r2, [r3, #0]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dfa:	1c5a      	adds	r2, r3, #1
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e04:	3b01      	subs	r3, #1
 8002e06:	b29a      	uxth	r2, r3
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e10:	b29b      	uxth	r3, r3
 8002e12:	3b01      	subs	r3, #1
 8002e14:	b29a      	uxth	r2, r3
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	695b      	ldr	r3, [r3, #20]
 8002e20:	f003 0304 	and.w	r3, r3, #4
 8002e24:	2b04      	cmp	r3, #4
 8002e26:	d11b      	bne.n	8002e60 <HAL_I2C_Mem_Write+0x180>
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d017      	beq.n	8002e60 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e34:	781a      	ldrb	r2, [r3, #0]
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e40:	1c5a      	adds	r2, r3, #1
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e4a:	3b01      	subs	r3, #1
 8002e4c:	b29a      	uxth	r2, r3
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e56:	b29b      	uxth	r3, r3
 8002e58:	3b01      	subs	r3, #1
 8002e5a:	b29a      	uxth	r2, r3
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d1aa      	bne.n	8002dbe <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e68:	697a      	ldr	r2, [r7, #20]
 8002e6a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002e6c:	68f8      	ldr	r0, [r7, #12]
 8002e6e:	f000 fa29 	bl	80032c4 <I2C_WaitOnBTFFlagUntilTimeout>
 8002e72:	4603      	mov	r3, r0
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d00d      	beq.n	8002e94 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7c:	2b04      	cmp	r3, #4
 8002e7e:	d107      	bne.n	8002e90 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e8e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002e90:	2301      	movs	r3, #1
 8002e92:	e016      	b.n	8002ec2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ea2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2220      	movs	r2, #32
 8002ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	e000      	b.n	8002ec2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002ec0:	2302      	movs	r3, #2
  }
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3718      	adds	r7, #24
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	00100002 	.word	0x00100002
 8002ed0:	ffff0000 	.word	0xffff0000

08002ed4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b088      	sub	sp, #32
 8002ed8:	af02      	add	r7, sp, #8
 8002eda:	60f8      	str	r0, [r7, #12]
 8002edc:	4608      	mov	r0, r1
 8002ede:	4611      	mov	r1, r2
 8002ee0:	461a      	mov	r2, r3
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	817b      	strh	r3, [r7, #10]
 8002ee6:	460b      	mov	r3, r1
 8002ee8:	813b      	strh	r3, [r7, #8]
 8002eea:	4613      	mov	r3, r2
 8002eec:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002efc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f00:	9300      	str	r3, [sp, #0]
 8002f02:	6a3b      	ldr	r3, [r7, #32]
 8002f04:	2200      	movs	r2, #0
 8002f06:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002f0a:	68f8      	ldr	r0, [r7, #12]
 8002f0c:	f000 f878 	bl	8003000 <I2C_WaitOnFlagUntilTimeout>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d00d      	beq.n	8002f32 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f24:	d103      	bne.n	8002f2e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f2c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	e05f      	b.n	8002ff2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f32:	897b      	ldrh	r3, [r7, #10]
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	461a      	mov	r2, r3
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002f40:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f44:	6a3a      	ldr	r2, [r7, #32]
 8002f46:	492d      	ldr	r1, [pc, #180]	; (8002ffc <I2C_RequestMemoryWrite+0x128>)
 8002f48:	68f8      	ldr	r0, [r7, #12]
 8002f4a:	f000 f8d3 	bl	80030f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d001      	beq.n	8002f58 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002f54:	2301      	movs	r3, #1
 8002f56:	e04c      	b.n	8002ff2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f58:	2300      	movs	r3, #0
 8002f5a:	617b      	str	r3, [r7, #20]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	695b      	ldr	r3, [r3, #20]
 8002f62:	617b      	str	r3, [r7, #20]
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	699b      	ldr	r3, [r3, #24]
 8002f6a:	617b      	str	r3, [r7, #20]
 8002f6c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f70:	6a39      	ldr	r1, [r7, #32]
 8002f72:	68f8      	ldr	r0, [r7, #12]
 8002f74:	f000 f95e 	bl	8003234 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d00d      	beq.n	8002f9a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f82:	2b04      	cmp	r3, #4
 8002f84:	d107      	bne.n	8002f96 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f94:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e02b      	b.n	8002ff2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002f9a:	88fb      	ldrh	r3, [r7, #6]
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d105      	bne.n	8002fac <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002fa0:	893b      	ldrh	r3, [r7, #8]
 8002fa2:	b2da      	uxtb	r2, r3
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	611a      	str	r2, [r3, #16]
 8002faa:	e021      	b.n	8002ff0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002fac:	893b      	ldrh	r3, [r7, #8]
 8002fae:	0a1b      	lsrs	r3, r3, #8
 8002fb0:	b29b      	uxth	r3, r3
 8002fb2:	b2da      	uxtb	r2, r3
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fbc:	6a39      	ldr	r1, [r7, #32]
 8002fbe:	68f8      	ldr	r0, [r7, #12]
 8002fc0:	f000 f938 	bl	8003234 <I2C_WaitOnTXEFlagUntilTimeout>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d00d      	beq.n	8002fe6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fce:	2b04      	cmp	r3, #4
 8002fd0:	d107      	bne.n	8002fe2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fe0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e005      	b.n	8002ff2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002fe6:	893b      	ldrh	r3, [r7, #8]
 8002fe8:	b2da      	uxtb	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002ff0:	2300      	movs	r3, #0
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3718      	adds	r7, #24
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	00010002 	.word	0x00010002

08003000 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b084      	sub	sp, #16
 8003004:	af00      	add	r7, sp, #0
 8003006:	60f8      	str	r0, [r7, #12]
 8003008:	60b9      	str	r1, [r7, #8]
 800300a:	603b      	str	r3, [r7, #0]
 800300c:	4613      	mov	r3, r2
 800300e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003010:	e048      	b.n	80030a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003018:	d044      	beq.n	80030a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800301a:	f7fe ff69 	bl	8001ef0 <HAL_GetTick>
 800301e:	4602      	mov	r2, r0
 8003020:	69bb      	ldr	r3, [r7, #24]
 8003022:	1ad3      	subs	r3, r2, r3
 8003024:	683a      	ldr	r2, [r7, #0]
 8003026:	429a      	cmp	r2, r3
 8003028:	d302      	bcc.n	8003030 <I2C_WaitOnFlagUntilTimeout+0x30>
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d139      	bne.n	80030a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	0c1b      	lsrs	r3, r3, #16
 8003034:	b2db      	uxtb	r3, r3
 8003036:	2b01      	cmp	r3, #1
 8003038:	d10d      	bne.n	8003056 <I2C_WaitOnFlagUntilTimeout+0x56>
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	695b      	ldr	r3, [r3, #20]
 8003040:	43da      	mvns	r2, r3
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	4013      	ands	r3, r2
 8003046:	b29b      	uxth	r3, r3
 8003048:	2b00      	cmp	r3, #0
 800304a:	bf0c      	ite	eq
 800304c:	2301      	moveq	r3, #1
 800304e:	2300      	movne	r3, #0
 8003050:	b2db      	uxtb	r3, r3
 8003052:	461a      	mov	r2, r3
 8003054:	e00c      	b.n	8003070 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	699b      	ldr	r3, [r3, #24]
 800305c:	43da      	mvns	r2, r3
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	4013      	ands	r3, r2
 8003062:	b29b      	uxth	r3, r3
 8003064:	2b00      	cmp	r3, #0
 8003066:	bf0c      	ite	eq
 8003068:	2301      	moveq	r3, #1
 800306a:	2300      	movne	r3, #0
 800306c:	b2db      	uxtb	r3, r3
 800306e:	461a      	mov	r2, r3
 8003070:	79fb      	ldrb	r3, [r7, #7]
 8003072:	429a      	cmp	r2, r3
 8003074:	d116      	bne.n	80030a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2200      	movs	r2, #0
 800307a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2220      	movs	r2, #32
 8003080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2200      	movs	r2, #0
 8003088:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003090:	f043 0220 	orr.w	r2, r3, #32
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2200      	movs	r2, #0
 800309c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	e023      	b.n	80030ec <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	0c1b      	lsrs	r3, r3, #16
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d10d      	bne.n	80030ca <I2C_WaitOnFlagUntilTimeout+0xca>
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	695b      	ldr	r3, [r3, #20]
 80030b4:	43da      	mvns	r2, r3
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	4013      	ands	r3, r2
 80030ba:	b29b      	uxth	r3, r3
 80030bc:	2b00      	cmp	r3, #0
 80030be:	bf0c      	ite	eq
 80030c0:	2301      	moveq	r3, #1
 80030c2:	2300      	movne	r3, #0
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	461a      	mov	r2, r3
 80030c8:	e00c      	b.n	80030e4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	699b      	ldr	r3, [r3, #24]
 80030d0:	43da      	mvns	r2, r3
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	4013      	ands	r3, r2
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	2b00      	cmp	r3, #0
 80030da:	bf0c      	ite	eq
 80030dc:	2301      	moveq	r3, #1
 80030de:	2300      	movne	r3, #0
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	461a      	mov	r2, r3
 80030e4:	79fb      	ldrb	r3, [r7, #7]
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d093      	beq.n	8003012 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80030ea:	2300      	movs	r3, #0
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3710      	adds	r7, #16
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}

080030f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b084      	sub	sp, #16
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	60f8      	str	r0, [r7, #12]
 80030fc:	60b9      	str	r1, [r7, #8]
 80030fe:	607a      	str	r2, [r7, #4]
 8003100:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003102:	e071      	b.n	80031e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	695b      	ldr	r3, [r3, #20]
 800310a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800310e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003112:	d123      	bne.n	800315c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003122:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800312c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	2200      	movs	r2, #0
 8003132:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2220      	movs	r2, #32
 8003138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2200      	movs	r2, #0
 8003140:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003148:	f043 0204 	orr.w	r2, r3, #4
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2200      	movs	r2, #0
 8003154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	e067      	b.n	800322c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003162:	d041      	beq.n	80031e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003164:	f7fe fec4 	bl	8001ef0 <HAL_GetTick>
 8003168:	4602      	mov	r2, r0
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	429a      	cmp	r2, r3
 8003172:	d302      	bcc.n	800317a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d136      	bne.n	80031e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	0c1b      	lsrs	r3, r3, #16
 800317e:	b2db      	uxtb	r3, r3
 8003180:	2b01      	cmp	r3, #1
 8003182:	d10c      	bne.n	800319e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	695b      	ldr	r3, [r3, #20]
 800318a:	43da      	mvns	r2, r3
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	4013      	ands	r3, r2
 8003190:	b29b      	uxth	r3, r3
 8003192:	2b00      	cmp	r3, #0
 8003194:	bf14      	ite	ne
 8003196:	2301      	movne	r3, #1
 8003198:	2300      	moveq	r3, #0
 800319a:	b2db      	uxtb	r3, r3
 800319c:	e00b      	b.n	80031b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	699b      	ldr	r3, [r3, #24]
 80031a4:	43da      	mvns	r2, r3
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	4013      	ands	r3, r2
 80031aa:	b29b      	uxth	r3, r3
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	bf14      	ite	ne
 80031b0:	2301      	movne	r3, #1
 80031b2:	2300      	moveq	r3, #0
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d016      	beq.n	80031e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2200      	movs	r2, #0
 80031be:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2220      	movs	r2, #32
 80031c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d4:	f043 0220 	orr.w	r2, r3, #32
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2200      	movs	r2, #0
 80031e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	e021      	b.n	800322c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	0c1b      	lsrs	r3, r3, #16
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d10c      	bne.n	800320c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	695b      	ldr	r3, [r3, #20]
 80031f8:	43da      	mvns	r2, r3
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	4013      	ands	r3, r2
 80031fe:	b29b      	uxth	r3, r3
 8003200:	2b00      	cmp	r3, #0
 8003202:	bf14      	ite	ne
 8003204:	2301      	movne	r3, #1
 8003206:	2300      	moveq	r3, #0
 8003208:	b2db      	uxtb	r3, r3
 800320a:	e00b      	b.n	8003224 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	699b      	ldr	r3, [r3, #24]
 8003212:	43da      	mvns	r2, r3
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	4013      	ands	r3, r2
 8003218:	b29b      	uxth	r3, r3
 800321a:	2b00      	cmp	r3, #0
 800321c:	bf14      	ite	ne
 800321e:	2301      	movne	r3, #1
 8003220:	2300      	moveq	r3, #0
 8003222:	b2db      	uxtb	r3, r3
 8003224:	2b00      	cmp	r3, #0
 8003226:	f47f af6d 	bne.w	8003104 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800322a:	2300      	movs	r3, #0
}
 800322c:	4618      	mov	r0, r3
 800322e:	3710      	adds	r7, #16
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}

08003234 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b084      	sub	sp, #16
 8003238:	af00      	add	r7, sp, #0
 800323a:	60f8      	str	r0, [r7, #12]
 800323c:	60b9      	str	r1, [r7, #8]
 800323e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003240:	e034      	b.n	80032ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003242:	68f8      	ldr	r0, [r7, #12]
 8003244:	f000 f886 	bl	8003354 <I2C_IsAcknowledgeFailed>
 8003248:	4603      	mov	r3, r0
 800324a:	2b00      	cmp	r3, #0
 800324c:	d001      	beq.n	8003252 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e034      	b.n	80032bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003258:	d028      	beq.n	80032ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800325a:	f7fe fe49 	bl	8001ef0 <HAL_GetTick>
 800325e:	4602      	mov	r2, r0
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	68ba      	ldr	r2, [r7, #8]
 8003266:	429a      	cmp	r2, r3
 8003268:	d302      	bcc.n	8003270 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d11d      	bne.n	80032ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	695b      	ldr	r3, [r3, #20]
 8003276:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800327a:	2b80      	cmp	r3, #128	; 0x80
 800327c:	d016      	beq.n	80032ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2200      	movs	r2, #0
 8003282:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2220      	movs	r2, #32
 8003288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2200      	movs	r2, #0
 8003290:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003298:	f043 0220 	orr.w	r2, r3, #32
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	2200      	movs	r2, #0
 80032a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	e007      	b.n	80032bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	695b      	ldr	r3, [r3, #20]
 80032b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032b6:	2b80      	cmp	r3, #128	; 0x80
 80032b8:	d1c3      	bne.n	8003242 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80032ba:	2300      	movs	r3, #0
}
 80032bc:	4618      	mov	r0, r3
 80032be:	3710      	adds	r7, #16
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}

080032c4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	60f8      	str	r0, [r7, #12]
 80032cc:	60b9      	str	r1, [r7, #8]
 80032ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80032d0:	e034      	b.n	800333c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80032d2:	68f8      	ldr	r0, [r7, #12]
 80032d4:	f000 f83e 	bl	8003354 <I2C_IsAcknowledgeFailed>
 80032d8:	4603      	mov	r3, r0
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d001      	beq.n	80032e2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e034      	b.n	800334c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032e8:	d028      	beq.n	800333c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032ea:	f7fe fe01 	bl	8001ef0 <HAL_GetTick>
 80032ee:	4602      	mov	r2, r0
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	1ad3      	subs	r3, r2, r3
 80032f4:	68ba      	ldr	r2, [r7, #8]
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d302      	bcc.n	8003300 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d11d      	bne.n	800333c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	695b      	ldr	r3, [r3, #20]
 8003306:	f003 0304 	and.w	r3, r3, #4
 800330a:	2b04      	cmp	r3, #4
 800330c:	d016      	beq.n	800333c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2200      	movs	r2, #0
 8003312:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2220      	movs	r2, #32
 8003318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2200      	movs	r2, #0
 8003320:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003328:	f043 0220 	orr.w	r2, r3, #32
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2200      	movs	r2, #0
 8003334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	e007      	b.n	800334c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	695b      	ldr	r3, [r3, #20]
 8003342:	f003 0304 	and.w	r3, r3, #4
 8003346:	2b04      	cmp	r3, #4
 8003348:	d1c3      	bne.n	80032d2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800334a:	2300      	movs	r3, #0
}
 800334c:	4618      	mov	r0, r3
 800334e:	3710      	adds	r7, #16
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}

08003354 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003354:	b480      	push	{r7}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	695b      	ldr	r3, [r3, #20]
 8003362:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003366:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800336a:	d11b      	bne.n	80033a4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003374:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2220      	movs	r2, #32
 8003380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2200      	movs	r2, #0
 8003388:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003390:	f043 0204 	orr.w	r2, r3, #4
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2200      	movs	r2, #0
 800339c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e000      	b.n	80033a6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80033a4:	2300      	movs	r3, #0
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	370c      	adds	r7, #12
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bc80      	pop	{r7}
 80033ae:	4770      	bx	lr

080033b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b086      	sub	sp, #24
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d101      	bne.n	80033c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e272      	b.n	80038a8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f003 0301 	and.w	r3, r3, #1
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	f000 8087 	beq.w	80034de <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80033d0:	4b92      	ldr	r3, [pc, #584]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f003 030c 	and.w	r3, r3, #12
 80033d8:	2b04      	cmp	r3, #4
 80033da:	d00c      	beq.n	80033f6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80033dc:	4b8f      	ldr	r3, [pc, #572]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	f003 030c 	and.w	r3, r3, #12
 80033e4:	2b08      	cmp	r3, #8
 80033e6:	d112      	bne.n	800340e <HAL_RCC_OscConfig+0x5e>
 80033e8:	4b8c      	ldr	r3, [pc, #560]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033f4:	d10b      	bne.n	800340e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033f6:	4b89      	ldr	r3, [pc, #548]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d06c      	beq.n	80034dc <HAL_RCC_OscConfig+0x12c>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d168      	bne.n	80034dc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e24c      	b.n	80038a8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003416:	d106      	bne.n	8003426 <HAL_RCC_OscConfig+0x76>
 8003418:	4b80      	ldr	r3, [pc, #512]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a7f      	ldr	r2, [pc, #508]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 800341e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003422:	6013      	str	r3, [r2, #0]
 8003424:	e02e      	b.n	8003484 <HAL_RCC_OscConfig+0xd4>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d10c      	bne.n	8003448 <HAL_RCC_OscConfig+0x98>
 800342e:	4b7b      	ldr	r3, [pc, #492]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a7a      	ldr	r2, [pc, #488]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 8003434:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003438:	6013      	str	r3, [r2, #0]
 800343a:	4b78      	ldr	r3, [pc, #480]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a77      	ldr	r2, [pc, #476]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 8003440:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003444:	6013      	str	r3, [r2, #0]
 8003446:	e01d      	b.n	8003484 <HAL_RCC_OscConfig+0xd4>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003450:	d10c      	bne.n	800346c <HAL_RCC_OscConfig+0xbc>
 8003452:	4b72      	ldr	r3, [pc, #456]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a71      	ldr	r2, [pc, #452]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 8003458:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800345c:	6013      	str	r3, [r2, #0]
 800345e:	4b6f      	ldr	r3, [pc, #444]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a6e      	ldr	r2, [pc, #440]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 8003464:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003468:	6013      	str	r3, [r2, #0]
 800346a:	e00b      	b.n	8003484 <HAL_RCC_OscConfig+0xd4>
 800346c:	4b6b      	ldr	r3, [pc, #428]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a6a      	ldr	r2, [pc, #424]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 8003472:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003476:	6013      	str	r3, [r2, #0]
 8003478:	4b68      	ldr	r3, [pc, #416]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a67      	ldr	r2, [pc, #412]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 800347e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003482:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d013      	beq.n	80034b4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800348c:	f7fe fd30 	bl	8001ef0 <HAL_GetTick>
 8003490:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003492:	e008      	b.n	80034a6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003494:	f7fe fd2c 	bl	8001ef0 <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	2b64      	cmp	r3, #100	; 0x64
 80034a0:	d901      	bls.n	80034a6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	e200      	b.n	80038a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034a6:	4b5d      	ldr	r3, [pc, #372]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d0f0      	beq.n	8003494 <HAL_RCC_OscConfig+0xe4>
 80034b2:	e014      	b.n	80034de <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034b4:	f7fe fd1c 	bl	8001ef0 <HAL_GetTick>
 80034b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034ba:	e008      	b.n	80034ce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034bc:	f7fe fd18 	bl	8001ef0 <HAL_GetTick>
 80034c0:	4602      	mov	r2, r0
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	1ad3      	subs	r3, r2, r3
 80034c6:	2b64      	cmp	r3, #100	; 0x64
 80034c8:	d901      	bls.n	80034ce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80034ca:	2303      	movs	r3, #3
 80034cc:	e1ec      	b.n	80038a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034ce:	4b53      	ldr	r3, [pc, #332]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d1f0      	bne.n	80034bc <HAL_RCC_OscConfig+0x10c>
 80034da:	e000      	b.n	80034de <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0302 	and.w	r3, r3, #2
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d063      	beq.n	80035b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80034ea:	4b4c      	ldr	r3, [pc, #304]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	f003 030c 	and.w	r3, r3, #12
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d00b      	beq.n	800350e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80034f6:	4b49      	ldr	r3, [pc, #292]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	f003 030c 	and.w	r3, r3, #12
 80034fe:	2b08      	cmp	r3, #8
 8003500:	d11c      	bne.n	800353c <HAL_RCC_OscConfig+0x18c>
 8003502:	4b46      	ldr	r3, [pc, #280]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d116      	bne.n	800353c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800350e:	4b43      	ldr	r3, [pc, #268]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 0302 	and.w	r3, r3, #2
 8003516:	2b00      	cmp	r3, #0
 8003518:	d005      	beq.n	8003526 <HAL_RCC_OscConfig+0x176>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	691b      	ldr	r3, [r3, #16]
 800351e:	2b01      	cmp	r3, #1
 8003520:	d001      	beq.n	8003526 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e1c0      	b.n	80038a8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003526:	4b3d      	ldr	r3, [pc, #244]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	695b      	ldr	r3, [r3, #20]
 8003532:	00db      	lsls	r3, r3, #3
 8003534:	4939      	ldr	r1, [pc, #228]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 8003536:	4313      	orrs	r3, r2
 8003538:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800353a:	e03a      	b.n	80035b2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	691b      	ldr	r3, [r3, #16]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d020      	beq.n	8003586 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003544:	4b36      	ldr	r3, [pc, #216]	; (8003620 <HAL_RCC_OscConfig+0x270>)
 8003546:	2201      	movs	r2, #1
 8003548:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800354a:	f7fe fcd1 	bl	8001ef0 <HAL_GetTick>
 800354e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003550:	e008      	b.n	8003564 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003552:	f7fe fccd 	bl	8001ef0 <HAL_GetTick>
 8003556:	4602      	mov	r2, r0
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	1ad3      	subs	r3, r2, r3
 800355c:	2b02      	cmp	r3, #2
 800355e:	d901      	bls.n	8003564 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003560:	2303      	movs	r3, #3
 8003562:	e1a1      	b.n	80038a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003564:	4b2d      	ldr	r3, [pc, #180]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 0302 	and.w	r3, r3, #2
 800356c:	2b00      	cmp	r3, #0
 800356e:	d0f0      	beq.n	8003552 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003570:	4b2a      	ldr	r3, [pc, #168]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	695b      	ldr	r3, [r3, #20]
 800357c:	00db      	lsls	r3, r3, #3
 800357e:	4927      	ldr	r1, [pc, #156]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 8003580:	4313      	orrs	r3, r2
 8003582:	600b      	str	r3, [r1, #0]
 8003584:	e015      	b.n	80035b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003586:	4b26      	ldr	r3, [pc, #152]	; (8003620 <HAL_RCC_OscConfig+0x270>)
 8003588:	2200      	movs	r2, #0
 800358a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800358c:	f7fe fcb0 	bl	8001ef0 <HAL_GetTick>
 8003590:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003592:	e008      	b.n	80035a6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003594:	f7fe fcac 	bl	8001ef0 <HAL_GetTick>
 8003598:	4602      	mov	r2, r0
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	1ad3      	subs	r3, r2, r3
 800359e:	2b02      	cmp	r3, #2
 80035a0:	d901      	bls.n	80035a6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	e180      	b.n	80038a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035a6:	4b1d      	ldr	r3, [pc, #116]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 0302 	and.w	r3, r3, #2
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d1f0      	bne.n	8003594 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 0308 	and.w	r3, r3, #8
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d03a      	beq.n	8003634 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	699b      	ldr	r3, [r3, #24]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d019      	beq.n	80035fa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035c6:	4b17      	ldr	r3, [pc, #92]	; (8003624 <HAL_RCC_OscConfig+0x274>)
 80035c8:	2201      	movs	r2, #1
 80035ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035cc:	f7fe fc90 	bl	8001ef0 <HAL_GetTick>
 80035d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035d2:	e008      	b.n	80035e6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035d4:	f7fe fc8c 	bl	8001ef0 <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d901      	bls.n	80035e6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80035e2:	2303      	movs	r3, #3
 80035e4:	e160      	b.n	80038a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035e6:	4b0d      	ldr	r3, [pc, #52]	; (800361c <HAL_RCC_OscConfig+0x26c>)
 80035e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ea:	f003 0302 	and.w	r3, r3, #2
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d0f0      	beq.n	80035d4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80035f2:	2001      	movs	r0, #1
 80035f4:	f000 face 	bl	8003b94 <RCC_Delay>
 80035f8:	e01c      	b.n	8003634 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035fa:	4b0a      	ldr	r3, [pc, #40]	; (8003624 <HAL_RCC_OscConfig+0x274>)
 80035fc:	2200      	movs	r2, #0
 80035fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003600:	f7fe fc76 	bl	8001ef0 <HAL_GetTick>
 8003604:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003606:	e00f      	b.n	8003628 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003608:	f7fe fc72 	bl	8001ef0 <HAL_GetTick>
 800360c:	4602      	mov	r2, r0
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	2b02      	cmp	r3, #2
 8003614:	d908      	bls.n	8003628 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e146      	b.n	80038a8 <HAL_RCC_OscConfig+0x4f8>
 800361a:	bf00      	nop
 800361c:	40021000 	.word	0x40021000
 8003620:	42420000 	.word	0x42420000
 8003624:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003628:	4b92      	ldr	r3, [pc, #584]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 800362a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800362c:	f003 0302 	and.w	r3, r3, #2
 8003630:	2b00      	cmp	r3, #0
 8003632:	d1e9      	bne.n	8003608 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0304 	and.w	r3, r3, #4
 800363c:	2b00      	cmp	r3, #0
 800363e:	f000 80a6 	beq.w	800378e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003642:	2300      	movs	r3, #0
 8003644:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003646:	4b8b      	ldr	r3, [pc, #556]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 8003648:	69db      	ldr	r3, [r3, #28]
 800364a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800364e:	2b00      	cmp	r3, #0
 8003650:	d10d      	bne.n	800366e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003652:	4b88      	ldr	r3, [pc, #544]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 8003654:	69db      	ldr	r3, [r3, #28]
 8003656:	4a87      	ldr	r2, [pc, #540]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 8003658:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800365c:	61d3      	str	r3, [r2, #28]
 800365e:	4b85      	ldr	r3, [pc, #532]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 8003660:	69db      	ldr	r3, [r3, #28]
 8003662:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003666:	60bb      	str	r3, [r7, #8]
 8003668:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800366a:	2301      	movs	r3, #1
 800366c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800366e:	4b82      	ldr	r3, [pc, #520]	; (8003878 <HAL_RCC_OscConfig+0x4c8>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003676:	2b00      	cmp	r3, #0
 8003678:	d118      	bne.n	80036ac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800367a:	4b7f      	ldr	r3, [pc, #508]	; (8003878 <HAL_RCC_OscConfig+0x4c8>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a7e      	ldr	r2, [pc, #504]	; (8003878 <HAL_RCC_OscConfig+0x4c8>)
 8003680:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003684:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003686:	f7fe fc33 	bl	8001ef0 <HAL_GetTick>
 800368a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800368c:	e008      	b.n	80036a0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800368e:	f7fe fc2f 	bl	8001ef0 <HAL_GetTick>
 8003692:	4602      	mov	r2, r0
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	1ad3      	subs	r3, r2, r3
 8003698:	2b64      	cmp	r3, #100	; 0x64
 800369a:	d901      	bls.n	80036a0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800369c:	2303      	movs	r3, #3
 800369e:	e103      	b.n	80038a8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036a0:	4b75      	ldr	r3, [pc, #468]	; (8003878 <HAL_RCC_OscConfig+0x4c8>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d0f0      	beq.n	800368e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	68db      	ldr	r3, [r3, #12]
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d106      	bne.n	80036c2 <HAL_RCC_OscConfig+0x312>
 80036b4:	4b6f      	ldr	r3, [pc, #444]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 80036b6:	6a1b      	ldr	r3, [r3, #32]
 80036b8:	4a6e      	ldr	r2, [pc, #440]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 80036ba:	f043 0301 	orr.w	r3, r3, #1
 80036be:	6213      	str	r3, [r2, #32]
 80036c0:	e02d      	b.n	800371e <HAL_RCC_OscConfig+0x36e>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	68db      	ldr	r3, [r3, #12]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d10c      	bne.n	80036e4 <HAL_RCC_OscConfig+0x334>
 80036ca:	4b6a      	ldr	r3, [pc, #424]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 80036cc:	6a1b      	ldr	r3, [r3, #32]
 80036ce:	4a69      	ldr	r2, [pc, #420]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 80036d0:	f023 0301 	bic.w	r3, r3, #1
 80036d4:	6213      	str	r3, [r2, #32]
 80036d6:	4b67      	ldr	r3, [pc, #412]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 80036d8:	6a1b      	ldr	r3, [r3, #32]
 80036da:	4a66      	ldr	r2, [pc, #408]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 80036dc:	f023 0304 	bic.w	r3, r3, #4
 80036e0:	6213      	str	r3, [r2, #32]
 80036e2:	e01c      	b.n	800371e <HAL_RCC_OscConfig+0x36e>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	2b05      	cmp	r3, #5
 80036ea:	d10c      	bne.n	8003706 <HAL_RCC_OscConfig+0x356>
 80036ec:	4b61      	ldr	r3, [pc, #388]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 80036ee:	6a1b      	ldr	r3, [r3, #32]
 80036f0:	4a60      	ldr	r2, [pc, #384]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 80036f2:	f043 0304 	orr.w	r3, r3, #4
 80036f6:	6213      	str	r3, [r2, #32]
 80036f8:	4b5e      	ldr	r3, [pc, #376]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 80036fa:	6a1b      	ldr	r3, [r3, #32]
 80036fc:	4a5d      	ldr	r2, [pc, #372]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 80036fe:	f043 0301 	orr.w	r3, r3, #1
 8003702:	6213      	str	r3, [r2, #32]
 8003704:	e00b      	b.n	800371e <HAL_RCC_OscConfig+0x36e>
 8003706:	4b5b      	ldr	r3, [pc, #364]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 8003708:	6a1b      	ldr	r3, [r3, #32]
 800370a:	4a5a      	ldr	r2, [pc, #360]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 800370c:	f023 0301 	bic.w	r3, r3, #1
 8003710:	6213      	str	r3, [r2, #32]
 8003712:	4b58      	ldr	r3, [pc, #352]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 8003714:	6a1b      	ldr	r3, [r3, #32]
 8003716:	4a57      	ldr	r2, [pc, #348]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 8003718:	f023 0304 	bic.w	r3, r3, #4
 800371c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	68db      	ldr	r3, [r3, #12]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d015      	beq.n	8003752 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003726:	f7fe fbe3 	bl	8001ef0 <HAL_GetTick>
 800372a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800372c:	e00a      	b.n	8003744 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800372e:	f7fe fbdf 	bl	8001ef0 <HAL_GetTick>
 8003732:	4602      	mov	r2, r0
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	1ad3      	subs	r3, r2, r3
 8003738:	f241 3288 	movw	r2, #5000	; 0x1388
 800373c:	4293      	cmp	r3, r2
 800373e:	d901      	bls.n	8003744 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003740:	2303      	movs	r3, #3
 8003742:	e0b1      	b.n	80038a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003744:	4b4b      	ldr	r3, [pc, #300]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 8003746:	6a1b      	ldr	r3, [r3, #32]
 8003748:	f003 0302 	and.w	r3, r3, #2
 800374c:	2b00      	cmp	r3, #0
 800374e:	d0ee      	beq.n	800372e <HAL_RCC_OscConfig+0x37e>
 8003750:	e014      	b.n	800377c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003752:	f7fe fbcd 	bl	8001ef0 <HAL_GetTick>
 8003756:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003758:	e00a      	b.n	8003770 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800375a:	f7fe fbc9 	bl	8001ef0 <HAL_GetTick>
 800375e:	4602      	mov	r2, r0
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	1ad3      	subs	r3, r2, r3
 8003764:	f241 3288 	movw	r2, #5000	; 0x1388
 8003768:	4293      	cmp	r3, r2
 800376a:	d901      	bls.n	8003770 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800376c:	2303      	movs	r3, #3
 800376e:	e09b      	b.n	80038a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003770:	4b40      	ldr	r3, [pc, #256]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 8003772:	6a1b      	ldr	r3, [r3, #32]
 8003774:	f003 0302 	and.w	r3, r3, #2
 8003778:	2b00      	cmp	r3, #0
 800377a:	d1ee      	bne.n	800375a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800377c:	7dfb      	ldrb	r3, [r7, #23]
 800377e:	2b01      	cmp	r3, #1
 8003780:	d105      	bne.n	800378e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003782:	4b3c      	ldr	r3, [pc, #240]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 8003784:	69db      	ldr	r3, [r3, #28]
 8003786:	4a3b      	ldr	r2, [pc, #236]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 8003788:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800378c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	69db      	ldr	r3, [r3, #28]
 8003792:	2b00      	cmp	r3, #0
 8003794:	f000 8087 	beq.w	80038a6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003798:	4b36      	ldr	r3, [pc, #216]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	f003 030c 	and.w	r3, r3, #12
 80037a0:	2b08      	cmp	r3, #8
 80037a2:	d061      	beq.n	8003868 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	69db      	ldr	r3, [r3, #28]
 80037a8:	2b02      	cmp	r3, #2
 80037aa:	d146      	bne.n	800383a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037ac:	4b33      	ldr	r3, [pc, #204]	; (800387c <HAL_RCC_OscConfig+0x4cc>)
 80037ae:	2200      	movs	r2, #0
 80037b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037b2:	f7fe fb9d 	bl	8001ef0 <HAL_GetTick>
 80037b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037b8:	e008      	b.n	80037cc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037ba:	f7fe fb99 	bl	8001ef0 <HAL_GetTick>
 80037be:	4602      	mov	r2, r0
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	1ad3      	subs	r3, r2, r3
 80037c4:	2b02      	cmp	r3, #2
 80037c6:	d901      	bls.n	80037cc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80037c8:	2303      	movs	r3, #3
 80037ca:	e06d      	b.n	80038a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037cc:	4b29      	ldr	r3, [pc, #164]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d1f0      	bne.n	80037ba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6a1b      	ldr	r3, [r3, #32]
 80037dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037e0:	d108      	bne.n	80037f4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80037e2:	4b24      	ldr	r3, [pc, #144]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	4921      	ldr	r1, [pc, #132]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 80037f0:	4313      	orrs	r3, r2
 80037f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037f4:	4b1f      	ldr	r3, [pc, #124]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6a19      	ldr	r1, [r3, #32]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003804:	430b      	orrs	r3, r1
 8003806:	491b      	ldr	r1, [pc, #108]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 8003808:	4313      	orrs	r3, r2
 800380a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800380c:	4b1b      	ldr	r3, [pc, #108]	; (800387c <HAL_RCC_OscConfig+0x4cc>)
 800380e:	2201      	movs	r2, #1
 8003810:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003812:	f7fe fb6d 	bl	8001ef0 <HAL_GetTick>
 8003816:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003818:	e008      	b.n	800382c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800381a:	f7fe fb69 	bl	8001ef0 <HAL_GetTick>
 800381e:	4602      	mov	r2, r0
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	1ad3      	subs	r3, r2, r3
 8003824:	2b02      	cmp	r3, #2
 8003826:	d901      	bls.n	800382c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003828:	2303      	movs	r3, #3
 800382a:	e03d      	b.n	80038a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800382c:	4b11      	ldr	r3, [pc, #68]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003834:	2b00      	cmp	r3, #0
 8003836:	d0f0      	beq.n	800381a <HAL_RCC_OscConfig+0x46a>
 8003838:	e035      	b.n	80038a6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800383a:	4b10      	ldr	r3, [pc, #64]	; (800387c <HAL_RCC_OscConfig+0x4cc>)
 800383c:	2200      	movs	r2, #0
 800383e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003840:	f7fe fb56 	bl	8001ef0 <HAL_GetTick>
 8003844:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003846:	e008      	b.n	800385a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003848:	f7fe fb52 	bl	8001ef0 <HAL_GetTick>
 800384c:	4602      	mov	r2, r0
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	1ad3      	subs	r3, r2, r3
 8003852:	2b02      	cmp	r3, #2
 8003854:	d901      	bls.n	800385a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003856:	2303      	movs	r3, #3
 8003858:	e026      	b.n	80038a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800385a:	4b06      	ldr	r3, [pc, #24]	; (8003874 <HAL_RCC_OscConfig+0x4c4>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003862:	2b00      	cmp	r3, #0
 8003864:	d1f0      	bne.n	8003848 <HAL_RCC_OscConfig+0x498>
 8003866:	e01e      	b.n	80038a6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	69db      	ldr	r3, [r3, #28]
 800386c:	2b01      	cmp	r3, #1
 800386e:	d107      	bne.n	8003880 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	e019      	b.n	80038a8 <HAL_RCC_OscConfig+0x4f8>
 8003874:	40021000 	.word	0x40021000
 8003878:	40007000 	.word	0x40007000
 800387c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003880:	4b0b      	ldr	r3, [pc, #44]	; (80038b0 <HAL_RCC_OscConfig+0x500>)
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6a1b      	ldr	r3, [r3, #32]
 8003890:	429a      	cmp	r2, r3
 8003892:	d106      	bne.n	80038a2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800389e:	429a      	cmp	r2, r3
 80038a0:	d001      	beq.n	80038a6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e000      	b.n	80038a8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80038a6:	2300      	movs	r3, #0
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	3718      	adds	r7, #24
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}
 80038b0:	40021000 	.word	0x40021000

080038b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b084      	sub	sp, #16
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
 80038bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d101      	bne.n	80038c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	e0d0      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038c8:	4b6a      	ldr	r3, [pc, #424]	; (8003a74 <HAL_RCC_ClockConfig+0x1c0>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 0307 	and.w	r3, r3, #7
 80038d0:	683a      	ldr	r2, [r7, #0]
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d910      	bls.n	80038f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038d6:	4b67      	ldr	r3, [pc, #412]	; (8003a74 <HAL_RCC_ClockConfig+0x1c0>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f023 0207 	bic.w	r2, r3, #7
 80038de:	4965      	ldr	r1, [pc, #404]	; (8003a74 <HAL_RCC_ClockConfig+0x1c0>)
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	4313      	orrs	r3, r2
 80038e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038e6:	4b63      	ldr	r3, [pc, #396]	; (8003a74 <HAL_RCC_ClockConfig+0x1c0>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 0307 	and.w	r3, r3, #7
 80038ee:	683a      	ldr	r2, [r7, #0]
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d001      	beq.n	80038f8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e0b8      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 0302 	and.w	r3, r3, #2
 8003900:	2b00      	cmp	r3, #0
 8003902:	d020      	beq.n	8003946 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0304 	and.w	r3, r3, #4
 800390c:	2b00      	cmp	r3, #0
 800390e:	d005      	beq.n	800391c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003910:	4b59      	ldr	r3, [pc, #356]	; (8003a78 <HAL_RCC_ClockConfig+0x1c4>)
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	4a58      	ldr	r2, [pc, #352]	; (8003a78 <HAL_RCC_ClockConfig+0x1c4>)
 8003916:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800391a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 0308 	and.w	r3, r3, #8
 8003924:	2b00      	cmp	r3, #0
 8003926:	d005      	beq.n	8003934 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003928:	4b53      	ldr	r3, [pc, #332]	; (8003a78 <HAL_RCC_ClockConfig+0x1c4>)
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	4a52      	ldr	r2, [pc, #328]	; (8003a78 <HAL_RCC_ClockConfig+0x1c4>)
 800392e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003932:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003934:	4b50      	ldr	r3, [pc, #320]	; (8003a78 <HAL_RCC_ClockConfig+0x1c4>)
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	494d      	ldr	r1, [pc, #308]	; (8003a78 <HAL_RCC_ClockConfig+0x1c4>)
 8003942:	4313      	orrs	r3, r2
 8003944:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 0301 	and.w	r3, r3, #1
 800394e:	2b00      	cmp	r3, #0
 8003950:	d040      	beq.n	80039d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	2b01      	cmp	r3, #1
 8003958:	d107      	bne.n	800396a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800395a:	4b47      	ldr	r3, [pc, #284]	; (8003a78 <HAL_RCC_ClockConfig+0x1c4>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d115      	bne.n	8003992 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e07f      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	2b02      	cmp	r3, #2
 8003970:	d107      	bne.n	8003982 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003972:	4b41      	ldr	r3, [pc, #260]	; (8003a78 <HAL_RCC_ClockConfig+0x1c4>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d109      	bne.n	8003992 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e073      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003982:	4b3d      	ldr	r3, [pc, #244]	; (8003a78 <HAL_RCC_ClockConfig+0x1c4>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 0302 	and.w	r3, r3, #2
 800398a:	2b00      	cmp	r3, #0
 800398c:	d101      	bne.n	8003992 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e06b      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003992:	4b39      	ldr	r3, [pc, #228]	; (8003a78 <HAL_RCC_ClockConfig+0x1c4>)
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	f023 0203 	bic.w	r2, r3, #3
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	4936      	ldr	r1, [pc, #216]	; (8003a78 <HAL_RCC_ClockConfig+0x1c4>)
 80039a0:	4313      	orrs	r3, r2
 80039a2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039a4:	f7fe faa4 	bl	8001ef0 <HAL_GetTick>
 80039a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039aa:	e00a      	b.n	80039c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039ac:	f7fe faa0 	bl	8001ef0 <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d901      	bls.n	80039c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039be:	2303      	movs	r3, #3
 80039c0:	e053      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039c2:	4b2d      	ldr	r3, [pc, #180]	; (8003a78 <HAL_RCC_ClockConfig+0x1c4>)
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	f003 020c 	and.w	r2, r3, #12
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	429a      	cmp	r2, r3
 80039d2:	d1eb      	bne.n	80039ac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039d4:	4b27      	ldr	r3, [pc, #156]	; (8003a74 <HAL_RCC_ClockConfig+0x1c0>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0307 	and.w	r3, r3, #7
 80039dc:	683a      	ldr	r2, [r7, #0]
 80039de:	429a      	cmp	r2, r3
 80039e0:	d210      	bcs.n	8003a04 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039e2:	4b24      	ldr	r3, [pc, #144]	; (8003a74 <HAL_RCC_ClockConfig+0x1c0>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f023 0207 	bic.w	r2, r3, #7
 80039ea:	4922      	ldr	r1, [pc, #136]	; (8003a74 <HAL_RCC_ClockConfig+0x1c0>)
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	4313      	orrs	r3, r2
 80039f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039f2:	4b20      	ldr	r3, [pc, #128]	; (8003a74 <HAL_RCC_ClockConfig+0x1c0>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 0307 	and.w	r3, r3, #7
 80039fa:	683a      	ldr	r2, [r7, #0]
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d001      	beq.n	8003a04 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e032      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0304 	and.w	r3, r3, #4
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d008      	beq.n	8003a22 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a10:	4b19      	ldr	r3, [pc, #100]	; (8003a78 <HAL_RCC_ClockConfig+0x1c4>)
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	4916      	ldr	r1, [pc, #88]	; (8003a78 <HAL_RCC_ClockConfig+0x1c4>)
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0308 	and.w	r3, r3, #8
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d009      	beq.n	8003a42 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a2e:	4b12      	ldr	r3, [pc, #72]	; (8003a78 <HAL_RCC_ClockConfig+0x1c4>)
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	691b      	ldr	r3, [r3, #16]
 8003a3a:	00db      	lsls	r3, r3, #3
 8003a3c:	490e      	ldr	r1, [pc, #56]	; (8003a78 <HAL_RCC_ClockConfig+0x1c4>)
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a42:	f000 f821 	bl	8003a88 <HAL_RCC_GetSysClockFreq>
 8003a46:	4602      	mov	r2, r0
 8003a48:	4b0b      	ldr	r3, [pc, #44]	; (8003a78 <HAL_RCC_ClockConfig+0x1c4>)
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	091b      	lsrs	r3, r3, #4
 8003a4e:	f003 030f 	and.w	r3, r3, #15
 8003a52:	490a      	ldr	r1, [pc, #40]	; (8003a7c <HAL_RCC_ClockConfig+0x1c8>)
 8003a54:	5ccb      	ldrb	r3, [r1, r3]
 8003a56:	fa22 f303 	lsr.w	r3, r2, r3
 8003a5a:	4a09      	ldr	r2, [pc, #36]	; (8003a80 <HAL_RCC_ClockConfig+0x1cc>)
 8003a5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a5e:	4b09      	ldr	r3, [pc, #36]	; (8003a84 <HAL_RCC_ClockConfig+0x1d0>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4618      	mov	r0, r3
 8003a64:	f7fe fa02 	bl	8001e6c <HAL_InitTick>

  return HAL_OK;
 8003a68:	2300      	movs	r3, #0
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3710      	adds	r7, #16
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	40022000 	.word	0x40022000
 8003a78:	40021000 	.word	0x40021000
 8003a7c:	0800ac28 	.word	0x0800ac28
 8003a80:	20000000 	.word	0x20000000
 8003a84:	20000004 	.word	0x20000004

08003a88 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b087      	sub	sp, #28
 8003a8c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	60fb      	str	r3, [r7, #12]
 8003a92:	2300      	movs	r3, #0
 8003a94:	60bb      	str	r3, [r7, #8]
 8003a96:	2300      	movs	r3, #0
 8003a98:	617b      	str	r3, [r7, #20]
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003aa2:	4b1e      	ldr	r3, [pc, #120]	; (8003b1c <HAL_RCC_GetSysClockFreq+0x94>)
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	f003 030c 	and.w	r3, r3, #12
 8003aae:	2b04      	cmp	r3, #4
 8003ab0:	d002      	beq.n	8003ab8 <HAL_RCC_GetSysClockFreq+0x30>
 8003ab2:	2b08      	cmp	r3, #8
 8003ab4:	d003      	beq.n	8003abe <HAL_RCC_GetSysClockFreq+0x36>
 8003ab6:	e027      	b.n	8003b08 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003ab8:	4b19      	ldr	r3, [pc, #100]	; (8003b20 <HAL_RCC_GetSysClockFreq+0x98>)
 8003aba:	613b      	str	r3, [r7, #16]
      break;
 8003abc:	e027      	b.n	8003b0e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	0c9b      	lsrs	r3, r3, #18
 8003ac2:	f003 030f 	and.w	r3, r3, #15
 8003ac6:	4a17      	ldr	r2, [pc, #92]	; (8003b24 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003ac8:	5cd3      	ldrb	r3, [r2, r3]
 8003aca:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d010      	beq.n	8003af8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003ad6:	4b11      	ldr	r3, [pc, #68]	; (8003b1c <HAL_RCC_GetSysClockFreq+0x94>)
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	0c5b      	lsrs	r3, r3, #17
 8003adc:	f003 0301 	and.w	r3, r3, #1
 8003ae0:	4a11      	ldr	r2, [pc, #68]	; (8003b28 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003ae2:	5cd3      	ldrb	r3, [r2, r3]
 8003ae4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4a0d      	ldr	r2, [pc, #52]	; (8003b20 <HAL_RCC_GetSysClockFreq+0x98>)
 8003aea:	fb03 f202 	mul.w	r2, r3, r2
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003af4:	617b      	str	r3, [r7, #20]
 8003af6:	e004      	b.n	8003b02 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	4a0c      	ldr	r2, [pc, #48]	; (8003b2c <HAL_RCC_GetSysClockFreq+0xa4>)
 8003afc:	fb02 f303 	mul.w	r3, r2, r3
 8003b00:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	613b      	str	r3, [r7, #16]
      break;
 8003b06:	e002      	b.n	8003b0e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b08:	4b05      	ldr	r3, [pc, #20]	; (8003b20 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b0a:	613b      	str	r3, [r7, #16]
      break;
 8003b0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b0e:	693b      	ldr	r3, [r7, #16]
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	371c      	adds	r7, #28
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bc80      	pop	{r7}
 8003b18:	4770      	bx	lr
 8003b1a:	bf00      	nop
 8003b1c:	40021000 	.word	0x40021000
 8003b20:	007a1200 	.word	0x007a1200
 8003b24:	0800ac40 	.word	0x0800ac40
 8003b28:	0800ac50 	.word	0x0800ac50
 8003b2c:	003d0900 	.word	0x003d0900

08003b30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b30:	b480      	push	{r7}
 8003b32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b34:	4b02      	ldr	r3, [pc, #8]	; (8003b40 <HAL_RCC_GetHCLKFreq+0x10>)
 8003b36:	681b      	ldr	r3, [r3, #0]
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bc80      	pop	{r7}
 8003b3e:	4770      	bx	lr
 8003b40:	20000000 	.word	0x20000000

08003b44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b48:	f7ff fff2 	bl	8003b30 <HAL_RCC_GetHCLKFreq>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	4b05      	ldr	r3, [pc, #20]	; (8003b64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	0a1b      	lsrs	r3, r3, #8
 8003b54:	f003 0307 	and.w	r3, r3, #7
 8003b58:	4903      	ldr	r1, [pc, #12]	; (8003b68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b5a:	5ccb      	ldrb	r3, [r1, r3]
 8003b5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	40021000 	.word	0x40021000
 8003b68:	0800ac38 	.word	0x0800ac38

08003b6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003b70:	f7ff ffde 	bl	8003b30 <HAL_RCC_GetHCLKFreq>
 8003b74:	4602      	mov	r2, r0
 8003b76:	4b05      	ldr	r3, [pc, #20]	; (8003b8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	0adb      	lsrs	r3, r3, #11
 8003b7c:	f003 0307 	and.w	r3, r3, #7
 8003b80:	4903      	ldr	r1, [pc, #12]	; (8003b90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b82:	5ccb      	ldrb	r3, [r1, r3]
 8003b84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	40021000 	.word	0x40021000
 8003b90:	0800ac38 	.word	0x0800ac38

08003b94 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b085      	sub	sp, #20
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003b9c:	4b0a      	ldr	r3, [pc, #40]	; (8003bc8 <RCC_Delay+0x34>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a0a      	ldr	r2, [pc, #40]	; (8003bcc <RCC_Delay+0x38>)
 8003ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ba6:	0a5b      	lsrs	r3, r3, #9
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	fb02 f303 	mul.w	r3, r2, r3
 8003bae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003bb0:	bf00      	nop
  }
  while (Delay --);
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	1e5a      	subs	r2, r3, #1
 8003bb6:	60fa      	str	r2, [r7, #12]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d1f9      	bne.n	8003bb0 <RCC_Delay+0x1c>
}
 8003bbc:	bf00      	nop
 8003bbe:	bf00      	nop
 8003bc0:	3714      	adds	r7, #20
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bc80      	pop	{r7}
 8003bc6:	4770      	bx	lr
 8003bc8:	20000000 	.word	0x20000000
 8003bcc:	10624dd3 	.word	0x10624dd3

08003bd0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b086      	sub	sp, #24
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	613b      	str	r3, [r7, #16]
 8003bdc:	2300      	movs	r3, #0
 8003bde:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f003 0301 	and.w	r3, r3, #1
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d07d      	beq.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003bec:	2300      	movs	r3, #0
 8003bee:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bf0:	4b4f      	ldr	r3, [pc, #316]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bf2:	69db      	ldr	r3, [r3, #28]
 8003bf4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d10d      	bne.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bfc:	4b4c      	ldr	r3, [pc, #304]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bfe:	69db      	ldr	r3, [r3, #28]
 8003c00:	4a4b      	ldr	r2, [pc, #300]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c06:	61d3      	str	r3, [r2, #28]
 8003c08:	4b49      	ldr	r3, [pc, #292]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c0a:	69db      	ldr	r3, [r3, #28]
 8003c0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c10:	60bb      	str	r3, [r7, #8]
 8003c12:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c14:	2301      	movs	r3, #1
 8003c16:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c18:	4b46      	ldr	r3, [pc, #280]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d118      	bne.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c24:	4b43      	ldr	r3, [pc, #268]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a42      	ldr	r2, [pc, #264]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c2e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c30:	f7fe f95e 	bl	8001ef0 <HAL_GetTick>
 8003c34:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c36:	e008      	b.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c38:	f7fe f95a 	bl	8001ef0 <HAL_GetTick>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	2b64      	cmp	r3, #100	; 0x64
 8003c44:	d901      	bls.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e06d      	b.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c4a:	4b3a      	ldr	r3, [pc, #232]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d0f0      	beq.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003c56:	4b36      	ldr	r3, [pc, #216]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c58:	6a1b      	ldr	r3, [r3, #32]
 8003c5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c5e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d02e      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c6e:	68fa      	ldr	r2, [r7, #12]
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d027      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c74:	4b2e      	ldr	r3, [pc, #184]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c76:	6a1b      	ldr	r3, [r3, #32]
 8003c78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c7c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003c7e:	4b2e      	ldr	r3, [pc, #184]	; (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c80:	2201      	movs	r2, #1
 8003c82:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c84:	4b2c      	ldr	r3, [pc, #176]	; (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c86:	2200      	movs	r2, #0
 8003c88:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003c8a:	4a29      	ldr	r2, [pc, #164]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	f003 0301 	and.w	r3, r3, #1
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d014      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c9a:	f7fe f929 	bl	8001ef0 <HAL_GetTick>
 8003c9e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ca0:	e00a      	b.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ca2:	f7fe f925 	bl	8001ef0 <HAL_GetTick>
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	1ad3      	subs	r3, r2, r3
 8003cac:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d901      	bls.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003cb4:	2303      	movs	r3, #3
 8003cb6:	e036      	b.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cb8:	4b1d      	ldr	r3, [pc, #116]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cba:	6a1b      	ldr	r3, [r3, #32]
 8003cbc:	f003 0302 	and.w	r3, r3, #2
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d0ee      	beq.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003cc4:	4b1a      	ldr	r3, [pc, #104]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cc6:	6a1b      	ldr	r3, [r3, #32]
 8003cc8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	4917      	ldr	r1, [pc, #92]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003cd6:	7dfb      	ldrb	r3, [r7, #23]
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d105      	bne.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cdc:	4b14      	ldr	r3, [pc, #80]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cde:	69db      	ldr	r3, [r3, #28]
 8003ce0:	4a13      	ldr	r2, [pc, #76]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ce2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ce6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f003 0302 	and.w	r3, r3, #2
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d008      	beq.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003cf4:	4b0e      	ldr	r3, [pc, #56]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	490b      	ldr	r1, [pc, #44]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d02:	4313      	orrs	r3, r2
 8003d04:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 0310 	and.w	r3, r3, #16
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d008      	beq.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d12:	4b07      	ldr	r3, [pc, #28]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	68db      	ldr	r3, [r3, #12]
 8003d1e:	4904      	ldr	r1, [pc, #16]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d20:	4313      	orrs	r3, r2
 8003d22:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003d24:	2300      	movs	r3, #0
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3718      	adds	r7, #24
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	40021000 	.word	0x40021000
 8003d34:	40007000 	.word	0x40007000
 8003d38:	42420440 	.word	0x42420440

08003d3c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b082      	sub	sp, #8
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d101      	bne.n	8003d4e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e076      	b.n	8003e3c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d108      	bne.n	8003d68 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d5e:	d009      	beq.n	8003d74 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2200      	movs	r2, #0
 8003d64:	61da      	str	r2, [r3, #28]
 8003d66:	e005      	b.n	8003d74 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2200      	movs	r2, #0
 8003d78:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d106      	bne.n	8003d94 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f7fd fe5c 	bl	8001a4c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2202      	movs	r2, #2
 8003d98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003daa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003dbc:	431a      	orrs	r2, r3
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	68db      	ldr	r3, [r3, #12]
 8003dc2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003dc6:	431a      	orrs	r2, r3
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	691b      	ldr	r3, [r3, #16]
 8003dcc:	f003 0302 	and.w	r3, r3, #2
 8003dd0:	431a      	orrs	r2, r3
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	695b      	ldr	r3, [r3, #20]
 8003dd6:	f003 0301 	and.w	r3, r3, #1
 8003dda:	431a      	orrs	r2, r3
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	699b      	ldr	r3, [r3, #24]
 8003de0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003de4:	431a      	orrs	r2, r3
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	69db      	ldr	r3, [r3, #28]
 8003dea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003dee:	431a      	orrs	r2, r3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6a1b      	ldr	r3, [r3, #32]
 8003df4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003df8:	ea42 0103 	orr.w	r1, r2, r3
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e00:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	430a      	orrs	r2, r1
 8003e0a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	699b      	ldr	r3, [r3, #24]
 8003e10:	0c1a      	lsrs	r2, r3, #16
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f002 0204 	and.w	r2, r2, #4
 8003e1a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	69da      	ldr	r2, [r3, #28]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e2a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2201      	movs	r2, #1
 8003e36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003e3a:	2300      	movs	r3, #0
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	3708      	adds	r7, #8
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}

08003e44 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b088      	sub	sp, #32
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	60f8      	str	r0, [r7, #12]
 8003e4c:	60b9      	str	r1, [r7, #8]
 8003e4e:	603b      	str	r3, [r7, #0]
 8003e50:	4613      	mov	r3, r2
 8003e52:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003e54:	2300      	movs	r3, #0
 8003e56:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d101      	bne.n	8003e66 <HAL_SPI_Transmit+0x22>
 8003e62:	2302      	movs	r3, #2
 8003e64:	e12d      	b.n	80040c2 <HAL_SPI_Transmit+0x27e>
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e6e:	f7fe f83f 	bl	8001ef0 <HAL_GetTick>
 8003e72:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003e74:	88fb      	ldrh	r3, [r7, #6]
 8003e76:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d002      	beq.n	8003e8a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003e84:	2302      	movs	r3, #2
 8003e86:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003e88:	e116      	b.n	80040b8 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d002      	beq.n	8003e96 <HAL_SPI_Transmit+0x52>
 8003e90:	88fb      	ldrh	r3, [r7, #6]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d102      	bne.n	8003e9c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003e9a:	e10d      	b.n	80040b8 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2203      	movs	r2, #3
 8003ea0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	68ba      	ldr	r2, [r7, #8]
 8003eae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	88fa      	ldrh	r2, [r7, #6]
 8003eb4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	88fa      	ldrh	r2, [r7, #6]
 8003eba:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ee2:	d10f      	bne.n	8003f04 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ef2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f02:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f0e:	2b40      	cmp	r3, #64	; 0x40
 8003f10:	d007      	beq.n	8003f22 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f20:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	68db      	ldr	r3, [r3, #12]
 8003f26:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f2a:	d14f      	bne.n	8003fcc <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d002      	beq.n	8003f3a <HAL_SPI_Transmit+0xf6>
 8003f34:	8afb      	ldrh	r3, [r7, #22]
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d142      	bne.n	8003fc0 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f3e:	881a      	ldrh	r2, [r3, #0]
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f4a:	1c9a      	adds	r2, r3, #2
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f54:	b29b      	uxth	r3, r3
 8003f56:	3b01      	subs	r3, #1
 8003f58:	b29a      	uxth	r2, r3
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003f5e:	e02f      	b.n	8003fc0 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	f003 0302 	and.w	r3, r3, #2
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	d112      	bne.n	8003f94 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f72:	881a      	ldrh	r2, [r3, #0]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f7e:	1c9a      	adds	r2, r3, #2
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f88:	b29b      	uxth	r3, r3
 8003f8a:	3b01      	subs	r3, #1
 8003f8c:	b29a      	uxth	r2, r3
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	86da      	strh	r2, [r3, #54]	; 0x36
 8003f92:	e015      	b.n	8003fc0 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f94:	f7fd ffac 	bl	8001ef0 <HAL_GetTick>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	69bb      	ldr	r3, [r7, #24]
 8003f9c:	1ad3      	subs	r3, r2, r3
 8003f9e:	683a      	ldr	r2, [r7, #0]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d803      	bhi.n	8003fac <HAL_SPI_Transmit+0x168>
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003faa:	d102      	bne.n	8003fb2 <HAL_SPI_Transmit+0x16e>
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d106      	bne.n	8003fc0 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8003fb2:	2303      	movs	r3, #3
 8003fb4:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2201      	movs	r2, #1
 8003fba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003fbe:	e07b      	b.n	80040b8 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003fc4:	b29b      	uxth	r3, r3
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d1ca      	bne.n	8003f60 <HAL_SPI_Transmit+0x11c>
 8003fca:	e050      	b.n	800406e <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d002      	beq.n	8003fda <HAL_SPI_Transmit+0x196>
 8003fd4:	8afb      	ldrh	r3, [r7, #22]
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d144      	bne.n	8004064 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	330c      	adds	r3, #12
 8003fe4:	7812      	ldrb	r2, [r2, #0]
 8003fe6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fec:	1c5a      	adds	r2, r3, #1
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	3b01      	subs	r3, #1
 8003ffa:	b29a      	uxth	r2, r3
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004000:	e030      	b.n	8004064 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	f003 0302 	and.w	r3, r3, #2
 800400c:	2b02      	cmp	r3, #2
 800400e:	d113      	bne.n	8004038 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	330c      	adds	r3, #12
 800401a:	7812      	ldrb	r2, [r2, #0]
 800401c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004022:	1c5a      	adds	r2, r3, #1
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800402c:	b29b      	uxth	r3, r3
 800402e:	3b01      	subs	r3, #1
 8004030:	b29a      	uxth	r2, r3
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	86da      	strh	r2, [r3, #54]	; 0x36
 8004036:	e015      	b.n	8004064 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004038:	f7fd ff5a 	bl	8001ef0 <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	69bb      	ldr	r3, [r7, #24]
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	683a      	ldr	r2, [r7, #0]
 8004044:	429a      	cmp	r2, r3
 8004046:	d803      	bhi.n	8004050 <HAL_SPI_Transmit+0x20c>
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800404e:	d102      	bne.n	8004056 <HAL_SPI_Transmit+0x212>
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d106      	bne.n	8004064 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8004056:	2303      	movs	r3, #3
 8004058:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2201      	movs	r2, #1
 800405e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004062:	e029      	b.n	80040b8 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004068:	b29b      	uxth	r3, r3
 800406a:	2b00      	cmp	r3, #0
 800406c:	d1c9      	bne.n	8004002 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800406e:	69ba      	ldr	r2, [r7, #24]
 8004070:	6839      	ldr	r1, [r7, #0]
 8004072:	68f8      	ldr	r0, [r7, #12]
 8004074:	f000 fbcc 	bl	8004810 <SPI_EndRxTxTransaction>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d002      	beq.n	8004084 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2220      	movs	r2, #32
 8004082:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d10a      	bne.n	80040a2 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800408c:	2300      	movs	r3, #0
 800408e:	613b      	str	r3, [r7, #16]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	68db      	ldr	r3, [r3, #12]
 8004096:	613b      	str	r3, [r7, #16]
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	613b      	str	r3, [r7, #16]
 80040a0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d002      	beq.n	80040b0 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	77fb      	strb	r3, [r7, #31]
 80040ae:	e003      	b.n	80040b8 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80040c0:	7ffb      	ldrb	r3, [r7, #31]
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3720      	adds	r7, #32
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}

080040ca <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040ca:	b580      	push	{r7, lr}
 80040cc:	b088      	sub	sp, #32
 80040ce:	af02      	add	r7, sp, #8
 80040d0:	60f8      	str	r0, [r7, #12]
 80040d2:	60b9      	str	r1, [r7, #8]
 80040d4:	603b      	str	r3, [r7, #0]
 80040d6:	4613      	mov	r3, r2
 80040d8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80040da:	2300      	movs	r3, #0
 80040dc:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	2b01      	cmp	r3, #1
 80040e8:	d002      	beq.n	80040f0 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80040ea:	2302      	movs	r3, #2
 80040ec:	75fb      	strb	r3, [r7, #23]
    goto error;
 80040ee:	e0fb      	b.n	80042e8 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80040f8:	d112      	bne.n	8004120 <HAL_SPI_Receive+0x56>
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d10e      	bne.n	8004120 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2204      	movs	r2, #4
 8004106:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800410a:	88fa      	ldrh	r2, [r7, #6]
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	9300      	str	r3, [sp, #0]
 8004110:	4613      	mov	r3, r2
 8004112:	68ba      	ldr	r2, [r7, #8]
 8004114:	68b9      	ldr	r1, [r7, #8]
 8004116:	68f8      	ldr	r0, [r7, #12]
 8004118:	f000 f8ef 	bl	80042fa <HAL_SPI_TransmitReceive>
 800411c:	4603      	mov	r3, r0
 800411e:	e0e8      	b.n	80042f2 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004126:	2b01      	cmp	r3, #1
 8004128:	d101      	bne.n	800412e <HAL_SPI_Receive+0x64>
 800412a:	2302      	movs	r3, #2
 800412c:	e0e1      	b.n	80042f2 <HAL_SPI_Receive+0x228>
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004136:	f7fd fedb 	bl	8001ef0 <HAL_GetTick>
 800413a:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d002      	beq.n	8004148 <HAL_SPI_Receive+0x7e>
 8004142:	88fb      	ldrh	r3, [r7, #6]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d102      	bne.n	800414e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800414c:	e0cc      	b.n	80042e8 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	2204      	movs	r2, #4
 8004152:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2200      	movs	r2, #0
 800415a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	68ba      	ldr	r2, [r7, #8]
 8004160:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	88fa      	ldrh	r2, [r7, #6]
 8004166:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	88fa      	ldrh	r2, [r7, #6]
 800416c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2200      	movs	r2, #0
 8004172:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2200      	movs	r2, #0
 8004178:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2200      	movs	r2, #0
 800417e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2200      	movs	r2, #0
 8004184:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2200      	movs	r2, #0
 800418a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004194:	d10f      	bne.n	80041b6 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041a4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80041b4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041c0:	2b40      	cmp	r3, #64	; 0x40
 80041c2:	d007      	beq.n	80041d4 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80041d2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d16a      	bne.n	80042b2 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80041dc:	e032      	b.n	8004244 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	f003 0301 	and.w	r3, r3, #1
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d115      	bne.n	8004218 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f103 020c 	add.w	r2, r3, #12
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041f8:	7812      	ldrb	r2, [r2, #0]
 80041fa:	b2d2      	uxtb	r2, r2
 80041fc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004202:	1c5a      	adds	r2, r3, #1
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800420c:	b29b      	uxth	r3, r3
 800420e:	3b01      	subs	r3, #1
 8004210:	b29a      	uxth	r2, r3
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004216:	e015      	b.n	8004244 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004218:	f7fd fe6a 	bl	8001ef0 <HAL_GetTick>
 800421c:	4602      	mov	r2, r0
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	683a      	ldr	r2, [r7, #0]
 8004224:	429a      	cmp	r2, r3
 8004226:	d803      	bhi.n	8004230 <HAL_SPI_Receive+0x166>
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800422e:	d102      	bne.n	8004236 <HAL_SPI_Receive+0x16c>
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d106      	bne.n	8004244 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2201      	movs	r2, #1
 800423e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004242:	e051      	b.n	80042e8 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004248:	b29b      	uxth	r3, r3
 800424a:	2b00      	cmp	r3, #0
 800424c:	d1c7      	bne.n	80041de <HAL_SPI_Receive+0x114>
 800424e:	e035      	b.n	80042bc <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	689b      	ldr	r3, [r3, #8]
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	2b01      	cmp	r3, #1
 800425c:	d113      	bne.n	8004286 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	68da      	ldr	r2, [r3, #12]
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004268:	b292      	uxth	r2, r2
 800426a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004270:	1c9a      	adds	r2, r3, #2
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800427a:	b29b      	uxth	r3, r3
 800427c:	3b01      	subs	r3, #1
 800427e:	b29a      	uxth	r2, r3
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004284:	e015      	b.n	80042b2 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004286:	f7fd fe33 	bl	8001ef0 <HAL_GetTick>
 800428a:	4602      	mov	r2, r0
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	1ad3      	subs	r3, r2, r3
 8004290:	683a      	ldr	r2, [r7, #0]
 8004292:	429a      	cmp	r2, r3
 8004294:	d803      	bhi.n	800429e <HAL_SPI_Receive+0x1d4>
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800429c:	d102      	bne.n	80042a4 <HAL_SPI_Receive+0x1da>
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d106      	bne.n	80042b2 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 80042a4:	2303      	movs	r3, #3
 80042a6:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2201      	movs	r2, #1
 80042ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80042b0:	e01a      	b.n	80042e8 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042b6:	b29b      	uxth	r3, r3
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d1c9      	bne.n	8004250 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80042bc:	693a      	ldr	r2, [r7, #16]
 80042be:	6839      	ldr	r1, [r7, #0]
 80042c0:	68f8      	ldr	r0, [r7, #12]
 80042c2:	f000 fa53 	bl	800476c <SPI_EndRxTransaction>
 80042c6:	4603      	mov	r3, r0
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d002      	beq.n	80042d2 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2220      	movs	r2, #32
 80042d0:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d002      	beq.n	80042e0 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	75fb      	strb	r3, [r7, #23]
 80042de:	e003      	b.n	80042e8 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2201      	movs	r2, #1
 80042e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2200      	movs	r2, #0
 80042ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80042f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3718      	adds	r7, #24
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}

080042fa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80042fa:	b580      	push	{r7, lr}
 80042fc:	b08c      	sub	sp, #48	; 0x30
 80042fe:	af00      	add	r7, sp, #0
 8004300:	60f8      	str	r0, [r7, #12]
 8004302:	60b9      	str	r1, [r7, #8]
 8004304:	607a      	str	r2, [r7, #4]
 8004306:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004308:	2301      	movs	r3, #1
 800430a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800430c:	2300      	movs	r3, #0
 800430e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004318:	2b01      	cmp	r3, #1
 800431a:	d101      	bne.n	8004320 <HAL_SPI_TransmitReceive+0x26>
 800431c:	2302      	movs	r3, #2
 800431e:	e198      	b.n	8004652 <HAL_SPI_TransmitReceive+0x358>
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2201      	movs	r2, #1
 8004324:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004328:	f7fd fde2 	bl	8001ef0 <HAL_GetTick>
 800432c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004334:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800433e:	887b      	ldrh	r3, [r7, #2]
 8004340:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004342:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004346:	2b01      	cmp	r3, #1
 8004348:	d00f      	beq.n	800436a <HAL_SPI_TransmitReceive+0x70>
 800434a:	69fb      	ldr	r3, [r7, #28]
 800434c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004350:	d107      	bne.n	8004362 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	689b      	ldr	r3, [r3, #8]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d103      	bne.n	8004362 <HAL_SPI_TransmitReceive+0x68>
 800435a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800435e:	2b04      	cmp	r3, #4
 8004360:	d003      	beq.n	800436a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004362:	2302      	movs	r3, #2
 8004364:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004368:	e16d      	b.n	8004646 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d005      	beq.n	800437c <HAL_SPI_TransmitReceive+0x82>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d002      	beq.n	800437c <HAL_SPI_TransmitReceive+0x82>
 8004376:	887b      	ldrh	r3, [r7, #2]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d103      	bne.n	8004384 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800437c:	2301      	movs	r3, #1
 800437e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004382:	e160      	b.n	8004646 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800438a:	b2db      	uxtb	r3, r3
 800438c:	2b04      	cmp	r3, #4
 800438e:	d003      	beq.n	8004398 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2205      	movs	r2, #5
 8004394:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2200      	movs	r2, #0
 800439c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	687a      	ldr	r2, [r7, #4]
 80043a2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	887a      	ldrh	r2, [r7, #2]
 80043a8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	887a      	ldrh	r2, [r7, #2]
 80043ae:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	68ba      	ldr	r2, [r7, #8]
 80043b4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	887a      	ldrh	r2, [r7, #2]
 80043ba:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	887a      	ldrh	r2, [r7, #2]
 80043c0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2200      	movs	r2, #0
 80043c6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2200      	movs	r2, #0
 80043cc:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043d8:	2b40      	cmp	r3, #64	; 0x40
 80043da:	d007      	beq.n	80043ec <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	68db      	ldr	r3, [r3, #12]
 80043f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043f4:	d17c      	bne.n	80044f0 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d002      	beq.n	8004404 <HAL_SPI_TransmitReceive+0x10a>
 80043fe:	8b7b      	ldrh	r3, [r7, #26]
 8004400:	2b01      	cmp	r3, #1
 8004402:	d16a      	bne.n	80044da <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004408:	881a      	ldrh	r2, [r3, #0]
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004414:	1c9a      	adds	r2, r3, #2
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800441e:	b29b      	uxth	r3, r3
 8004420:	3b01      	subs	r3, #1
 8004422:	b29a      	uxth	r2, r3
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004428:	e057      	b.n	80044da <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	f003 0302 	and.w	r3, r3, #2
 8004434:	2b02      	cmp	r3, #2
 8004436:	d11b      	bne.n	8004470 <HAL_SPI_TransmitReceive+0x176>
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800443c:	b29b      	uxth	r3, r3
 800443e:	2b00      	cmp	r3, #0
 8004440:	d016      	beq.n	8004470 <HAL_SPI_TransmitReceive+0x176>
 8004442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004444:	2b01      	cmp	r3, #1
 8004446:	d113      	bne.n	8004470 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800444c:	881a      	ldrh	r2, [r3, #0]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004458:	1c9a      	adds	r2, r3, #2
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004462:	b29b      	uxth	r3, r3
 8004464:	3b01      	subs	r3, #1
 8004466:	b29a      	uxth	r2, r3
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800446c:	2300      	movs	r3, #0
 800446e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	f003 0301 	and.w	r3, r3, #1
 800447a:	2b01      	cmp	r3, #1
 800447c:	d119      	bne.n	80044b2 <HAL_SPI_TransmitReceive+0x1b8>
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004482:	b29b      	uxth	r3, r3
 8004484:	2b00      	cmp	r3, #0
 8004486:	d014      	beq.n	80044b2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	68da      	ldr	r2, [r3, #12]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004492:	b292      	uxth	r2, r2
 8004494:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800449a:	1c9a      	adds	r2, r3, #2
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	3b01      	subs	r3, #1
 80044a8:	b29a      	uxth	r2, r3
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80044ae:	2301      	movs	r3, #1
 80044b0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80044b2:	f7fd fd1d 	bl	8001ef0 <HAL_GetTick>
 80044b6:	4602      	mov	r2, r0
 80044b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ba:	1ad3      	subs	r3, r2, r3
 80044bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80044be:	429a      	cmp	r2, r3
 80044c0:	d80b      	bhi.n	80044da <HAL_SPI_TransmitReceive+0x1e0>
 80044c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044c8:	d007      	beq.n	80044da <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80044ca:	2303      	movs	r3, #3
 80044cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	2201      	movs	r2, #1
 80044d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80044d8:	e0b5      	b.n	8004646 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044de:	b29b      	uxth	r3, r3
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d1a2      	bne.n	800442a <HAL_SPI_TransmitReceive+0x130>
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d19d      	bne.n	800442a <HAL_SPI_TransmitReceive+0x130>
 80044ee:	e080      	b.n	80045f2 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d002      	beq.n	80044fe <HAL_SPI_TransmitReceive+0x204>
 80044f8:	8b7b      	ldrh	r3, [r7, #26]
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d16f      	bne.n	80045de <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	330c      	adds	r3, #12
 8004508:	7812      	ldrb	r2, [r2, #0]
 800450a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004510:	1c5a      	adds	r2, r3, #1
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800451a:	b29b      	uxth	r3, r3
 800451c:	3b01      	subs	r3, #1
 800451e:	b29a      	uxth	r2, r3
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004524:	e05b      	b.n	80045de <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	f003 0302 	and.w	r3, r3, #2
 8004530:	2b02      	cmp	r3, #2
 8004532:	d11c      	bne.n	800456e <HAL_SPI_TransmitReceive+0x274>
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004538:	b29b      	uxth	r3, r3
 800453a:	2b00      	cmp	r3, #0
 800453c:	d017      	beq.n	800456e <HAL_SPI_TransmitReceive+0x274>
 800453e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004540:	2b01      	cmp	r3, #1
 8004542:	d114      	bne.n	800456e <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	330c      	adds	r3, #12
 800454e:	7812      	ldrb	r2, [r2, #0]
 8004550:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004556:	1c5a      	adds	r2, r3, #1
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004560:	b29b      	uxth	r3, r3
 8004562:	3b01      	subs	r3, #1
 8004564:	b29a      	uxth	r2, r3
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800456a:	2300      	movs	r3, #0
 800456c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	689b      	ldr	r3, [r3, #8]
 8004574:	f003 0301 	and.w	r3, r3, #1
 8004578:	2b01      	cmp	r3, #1
 800457a:	d119      	bne.n	80045b0 <HAL_SPI_TransmitReceive+0x2b6>
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004580:	b29b      	uxth	r3, r3
 8004582:	2b00      	cmp	r3, #0
 8004584:	d014      	beq.n	80045b0 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	68da      	ldr	r2, [r3, #12]
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004590:	b2d2      	uxtb	r2, r2
 8004592:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004598:	1c5a      	adds	r2, r3, #1
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045a2:	b29b      	uxth	r3, r3
 80045a4:	3b01      	subs	r3, #1
 80045a6:	b29a      	uxth	r2, r3
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80045ac:	2301      	movs	r3, #1
 80045ae:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80045b0:	f7fd fc9e 	bl	8001ef0 <HAL_GetTick>
 80045b4:	4602      	mov	r2, r0
 80045b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80045bc:	429a      	cmp	r2, r3
 80045be:	d803      	bhi.n	80045c8 <HAL_SPI_TransmitReceive+0x2ce>
 80045c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045c6:	d102      	bne.n	80045ce <HAL_SPI_TransmitReceive+0x2d4>
 80045c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d107      	bne.n	80045de <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80045ce:	2303      	movs	r3, #3
 80045d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2201      	movs	r2, #1
 80045d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80045dc:	e033      	b.n	8004646 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d19e      	bne.n	8004526 <HAL_SPI_TransmitReceive+0x22c>
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045ec:	b29b      	uxth	r3, r3
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d199      	bne.n	8004526 <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80045f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045f4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80045f6:	68f8      	ldr	r0, [r7, #12]
 80045f8:	f000 f90a 	bl	8004810 <SPI_EndRxTxTransaction>
 80045fc:	4603      	mov	r3, r0
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d006      	beq.n	8004610 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2220      	movs	r2, #32
 800460c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800460e:	e01a      	b.n	8004646 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d10a      	bne.n	800462e <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004618:	2300      	movs	r3, #0
 800461a:	617b      	str	r3, [r7, #20]
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	68db      	ldr	r3, [r3, #12]
 8004622:	617b      	str	r3, [r7, #20]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	617b      	str	r3, [r7, #20]
 800462c:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004632:	2b00      	cmp	r3, #0
 8004634:	d003      	beq.n	800463e <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800463c:	e003      	b.n	8004646 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	2201      	movs	r2, #1
 8004642:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	2200      	movs	r2, #0
 800464a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800464e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004652:	4618      	mov	r0, r3
 8004654:	3730      	adds	r7, #48	; 0x30
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
	...

0800465c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b088      	sub	sp, #32
 8004660:	af00      	add	r7, sp, #0
 8004662:	60f8      	str	r0, [r7, #12]
 8004664:	60b9      	str	r1, [r7, #8]
 8004666:	603b      	str	r3, [r7, #0]
 8004668:	4613      	mov	r3, r2
 800466a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800466c:	f7fd fc40 	bl	8001ef0 <HAL_GetTick>
 8004670:	4602      	mov	r2, r0
 8004672:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004674:	1a9b      	subs	r3, r3, r2
 8004676:	683a      	ldr	r2, [r7, #0]
 8004678:	4413      	add	r3, r2
 800467a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800467c:	f7fd fc38 	bl	8001ef0 <HAL_GetTick>
 8004680:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004682:	4b39      	ldr	r3, [pc, #228]	; (8004768 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	015b      	lsls	r3, r3, #5
 8004688:	0d1b      	lsrs	r3, r3, #20
 800468a:	69fa      	ldr	r2, [r7, #28]
 800468c:	fb02 f303 	mul.w	r3, r2, r3
 8004690:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004692:	e054      	b.n	800473e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800469a:	d050      	beq.n	800473e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800469c:	f7fd fc28 	bl	8001ef0 <HAL_GetTick>
 80046a0:	4602      	mov	r2, r0
 80046a2:	69bb      	ldr	r3, [r7, #24]
 80046a4:	1ad3      	subs	r3, r2, r3
 80046a6:	69fa      	ldr	r2, [r7, #28]
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d902      	bls.n	80046b2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80046ac:	69fb      	ldr	r3, [r7, #28]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d13d      	bne.n	800472e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	685a      	ldr	r2, [r3, #4]
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80046c0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046ca:	d111      	bne.n	80046f0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046d4:	d004      	beq.n	80046e0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046de:	d107      	bne.n	80046f0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046ee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046f8:	d10f      	bne.n	800471a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	681a      	ldr	r2, [r3, #0]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004708:	601a      	str	r2, [r3, #0]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004718:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2201      	movs	r2, #1
 800471e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2200      	movs	r2, #0
 8004726:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800472a:	2303      	movs	r3, #3
 800472c:	e017      	b.n	800475e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d101      	bne.n	8004738 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004734:	2300      	movs	r3, #0
 8004736:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	3b01      	subs	r3, #1
 800473c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	689a      	ldr	r2, [r3, #8]
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	4013      	ands	r3, r2
 8004748:	68ba      	ldr	r2, [r7, #8]
 800474a:	429a      	cmp	r2, r3
 800474c:	bf0c      	ite	eq
 800474e:	2301      	moveq	r3, #1
 8004750:	2300      	movne	r3, #0
 8004752:	b2db      	uxtb	r3, r3
 8004754:	461a      	mov	r2, r3
 8004756:	79fb      	ldrb	r3, [r7, #7]
 8004758:	429a      	cmp	r2, r3
 800475a:	d19b      	bne.n	8004694 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800475c:	2300      	movs	r3, #0
}
 800475e:	4618      	mov	r0, r3
 8004760:	3720      	adds	r7, #32
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}
 8004766:	bf00      	nop
 8004768:	20000000 	.word	0x20000000

0800476c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b086      	sub	sp, #24
 8004770:	af02      	add	r7, sp, #8
 8004772:	60f8      	str	r0, [r7, #12]
 8004774:	60b9      	str	r1, [r7, #8]
 8004776:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004780:	d111      	bne.n	80047a6 <SPI_EndRxTransaction+0x3a>
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800478a:	d004      	beq.n	8004796 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	689b      	ldr	r3, [r3, #8]
 8004790:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004794:	d107      	bne.n	80047a6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047a4:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80047ae:	d117      	bne.n	80047e0 <SPI_EndRxTransaction+0x74>
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	689b      	ldr	r3, [r3, #8]
 80047b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047b8:	d112      	bne.n	80047e0 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	9300      	str	r3, [sp, #0]
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	2200      	movs	r2, #0
 80047c2:	2101      	movs	r1, #1
 80047c4:	68f8      	ldr	r0, [r7, #12]
 80047c6:	f7ff ff49 	bl	800465c <SPI_WaitFlagStateUntilTimeout>
 80047ca:	4603      	mov	r3, r0
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d01a      	beq.n	8004806 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047d4:	f043 0220 	orr.w	r2, r3, #32
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80047dc:	2303      	movs	r3, #3
 80047de:	e013      	b.n	8004808 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	9300      	str	r3, [sp, #0]
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	2200      	movs	r2, #0
 80047e8:	2180      	movs	r1, #128	; 0x80
 80047ea:	68f8      	ldr	r0, [r7, #12]
 80047ec:	f7ff ff36 	bl	800465c <SPI_WaitFlagStateUntilTimeout>
 80047f0:	4603      	mov	r3, r0
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d007      	beq.n	8004806 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047fa:	f043 0220 	orr.w	r2, r3, #32
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004802:	2303      	movs	r3, #3
 8004804:	e000      	b.n	8004808 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004806:	2300      	movs	r3, #0
}
 8004808:	4618      	mov	r0, r3
 800480a:	3710      	adds	r7, #16
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}

08004810 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b086      	sub	sp, #24
 8004814:	af02      	add	r7, sp, #8
 8004816:	60f8      	str	r0, [r7, #12]
 8004818:	60b9      	str	r1, [r7, #8]
 800481a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	9300      	str	r3, [sp, #0]
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	2200      	movs	r2, #0
 8004824:	2180      	movs	r1, #128	; 0x80
 8004826:	68f8      	ldr	r0, [r7, #12]
 8004828:	f7ff ff18 	bl	800465c <SPI_WaitFlagStateUntilTimeout>
 800482c:	4603      	mov	r3, r0
 800482e:	2b00      	cmp	r3, #0
 8004830:	d007      	beq.n	8004842 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004836:	f043 0220 	orr.w	r2, r3, #32
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800483e:	2303      	movs	r3, #3
 8004840:	e000      	b.n	8004844 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004842:	2300      	movs	r3, #0
}
 8004844:	4618      	mov	r0, r3
 8004846:	3710      	adds	r7, #16
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}

0800484c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b082      	sub	sp, #8
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d101      	bne.n	800485e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e041      	b.n	80048e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004864:	b2db      	uxtb	r3, r3
 8004866:	2b00      	cmp	r3, #0
 8004868:	d106      	bne.n	8004878 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2200      	movs	r2, #0
 800486e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f7fd f934 	bl	8001ae0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2202      	movs	r2, #2
 800487c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	3304      	adds	r3, #4
 8004888:	4619      	mov	r1, r3
 800488a:	4610      	mov	r0, r2
 800488c:	f000 fa20 	bl	8004cd0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2201      	movs	r2, #1
 800489c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2201      	movs	r2, #1
 80048ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2201      	movs	r2, #1
 80048b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2201      	movs	r2, #1
 80048bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2201      	movs	r2, #1
 80048c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2201      	movs	r2, #1
 80048cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2201      	movs	r2, #1
 80048d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80048e0:	2300      	movs	r3, #0
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	3708      	adds	r7, #8
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}

080048ea <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80048ea:	b580      	push	{r7, lr}
 80048ec:	b082      	sub	sp, #8
 80048ee:	af00      	add	r7, sp, #0
 80048f0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	691b      	ldr	r3, [r3, #16]
 80048f8:	f003 0302 	and.w	r3, r3, #2
 80048fc:	2b02      	cmp	r3, #2
 80048fe:	d122      	bne.n	8004946 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	68db      	ldr	r3, [r3, #12]
 8004906:	f003 0302 	and.w	r3, r3, #2
 800490a:	2b02      	cmp	r3, #2
 800490c:	d11b      	bne.n	8004946 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f06f 0202 	mvn.w	r2, #2
 8004916:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	699b      	ldr	r3, [r3, #24]
 8004924:	f003 0303 	and.w	r3, r3, #3
 8004928:	2b00      	cmp	r3, #0
 800492a:	d003      	beq.n	8004934 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800492c:	6878      	ldr	r0, [r7, #4]
 800492e:	f000 f9b4 	bl	8004c9a <HAL_TIM_IC_CaptureCallback>
 8004932:	e005      	b.n	8004940 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004934:	6878      	ldr	r0, [r7, #4]
 8004936:	f000 f9a7 	bl	8004c88 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f000 f9b6 	bl	8004cac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	691b      	ldr	r3, [r3, #16]
 800494c:	f003 0304 	and.w	r3, r3, #4
 8004950:	2b04      	cmp	r3, #4
 8004952:	d122      	bne.n	800499a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	68db      	ldr	r3, [r3, #12]
 800495a:	f003 0304 	and.w	r3, r3, #4
 800495e:	2b04      	cmp	r3, #4
 8004960:	d11b      	bne.n	800499a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f06f 0204 	mvn.w	r2, #4
 800496a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2202      	movs	r2, #2
 8004970:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	699b      	ldr	r3, [r3, #24]
 8004978:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800497c:	2b00      	cmp	r3, #0
 800497e:	d003      	beq.n	8004988 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	f000 f98a 	bl	8004c9a <HAL_TIM_IC_CaptureCallback>
 8004986:	e005      	b.n	8004994 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004988:	6878      	ldr	r0, [r7, #4]
 800498a:	f000 f97d 	bl	8004c88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800498e:	6878      	ldr	r0, [r7, #4]
 8004990:	f000 f98c 	bl	8004cac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2200      	movs	r2, #0
 8004998:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	691b      	ldr	r3, [r3, #16]
 80049a0:	f003 0308 	and.w	r3, r3, #8
 80049a4:	2b08      	cmp	r3, #8
 80049a6:	d122      	bne.n	80049ee <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	68db      	ldr	r3, [r3, #12]
 80049ae:	f003 0308 	and.w	r3, r3, #8
 80049b2:	2b08      	cmp	r3, #8
 80049b4:	d11b      	bne.n	80049ee <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f06f 0208 	mvn.w	r2, #8
 80049be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2204      	movs	r2, #4
 80049c4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	69db      	ldr	r3, [r3, #28]
 80049cc:	f003 0303 	and.w	r3, r3, #3
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d003      	beq.n	80049dc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049d4:	6878      	ldr	r0, [r7, #4]
 80049d6:	f000 f960 	bl	8004c9a <HAL_TIM_IC_CaptureCallback>
 80049da:	e005      	b.n	80049e8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	f000 f953 	bl	8004c88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f000 f962 	bl	8004cac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2200      	movs	r2, #0
 80049ec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	691b      	ldr	r3, [r3, #16]
 80049f4:	f003 0310 	and.w	r3, r3, #16
 80049f8:	2b10      	cmp	r3, #16
 80049fa:	d122      	bne.n	8004a42 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	68db      	ldr	r3, [r3, #12]
 8004a02:	f003 0310 	and.w	r3, r3, #16
 8004a06:	2b10      	cmp	r3, #16
 8004a08:	d11b      	bne.n	8004a42 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f06f 0210 	mvn.w	r2, #16
 8004a12:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2208      	movs	r2, #8
 8004a18:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	69db      	ldr	r3, [r3, #28]
 8004a20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d003      	beq.n	8004a30 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f000 f936 	bl	8004c9a <HAL_TIM_IC_CaptureCallback>
 8004a2e:	e005      	b.n	8004a3c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a30:	6878      	ldr	r0, [r7, #4]
 8004a32:	f000 f929 	bl	8004c88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	f000 f938 	bl	8004cac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	691b      	ldr	r3, [r3, #16]
 8004a48:	f003 0301 	and.w	r3, r3, #1
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d10e      	bne.n	8004a6e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	68db      	ldr	r3, [r3, #12]
 8004a56:	f003 0301 	and.w	r3, r3, #1
 8004a5a:	2b01      	cmp	r3, #1
 8004a5c:	d107      	bne.n	8004a6e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f06f 0201 	mvn.w	r2, #1
 8004a66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a68:	6878      	ldr	r0, [r7, #4]
 8004a6a:	f7fc ff23 	bl	80018b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	691b      	ldr	r3, [r3, #16]
 8004a74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a78:	2b80      	cmp	r3, #128	; 0x80
 8004a7a:	d10e      	bne.n	8004a9a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	68db      	ldr	r3, [r3, #12]
 8004a82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a86:	2b80      	cmp	r3, #128	; 0x80
 8004a88:	d107      	bne.n	8004a9a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004a92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f000 fa7a 	bl	8004f8e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	691b      	ldr	r3, [r3, #16]
 8004aa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aa4:	2b40      	cmp	r3, #64	; 0x40
 8004aa6:	d10e      	bne.n	8004ac6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ab2:	2b40      	cmp	r3, #64	; 0x40
 8004ab4:	d107      	bne.n	8004ac6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004abe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	f000 f8fc 	bl	8004cbe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	691b      	ldr	r3, [r3, #16]
 8004acc:	f003 0320 	and.w	r3, r3, #32
 8004ad0:	2b20      	cmp	r3, #32
 8004ad2:	d10e      	bne.n	8004af2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	68db      	ldr	r3, [r3, #12]
 8004ada:	f003 0320 	and.w	r3, r3, #32
 8004ade:	2b20      	cmp	r3, #32
 8004ae0:	d107      	bne.n	8004af2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f06f 0220 	mvn.w	r2, #32
 8004aea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004aec:	6878      	ldr	r0, [r7, #4]
 8004aee:	f000 fa45 	bl	8004f7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004af2:	bf00      	nop
 8004af4:	3708      	adds	r7, #8
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}

08004afa <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004afa:	b580      	push	{r7, lr}
 8004afc:	b084      	sub	sp, #16
 8004afe:	af00      	add	r7, sp, #0
 8004b00:	6078      	str	r0, [r7, #4]
 8004b02:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b04:	2300      	movs	r3, #0
 8004b06:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d101      	bne.n	8004b16 <HAL_TIM_ConfigClockSource+0x1c>
 8004b12:	2302      	movs	r3, #2
 8004b14:	e0b4      	b.n	8004c80 <HAL_TIM_ConfigClockSource+0x186>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2201      	movs	r2, #1
 8004b1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2202      	movs	r2, #2
 8004b22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004b34:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b3c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	68ba      	ldr	r2, [r7, #8]
 8004b44:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b4e:	d03e      	beq.n	8004bce <HAL_TIM_ConfigClockSource+0xd4>
 8004b50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b54:	f200 8087 	bhi.w	8004c66 <HAL_TIM_ConfigClockSource+0x16c>
 8004b58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b5c:	f000 8086 	beq.w	8004c6c <HAL_TIM_ConfigClockSource+0x172>
 8004b60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b64:	d87f      	bhi.n	8004c66 <HAL_TIM_ConfigClockSource+0x16c>
 8004b66:	2b70      	cmp	r3, #112	; 0x70
 8004b68:	d01a      	beq.n	8004ba0 <HAL_TIM_ConfigClockSource+0xa6>
 8004b6a:	2b70      	cmp	r3, #112	; 0x70
 8004b6c:	d87b      	bhi.n	8004c66 <HAL_TIM_ConfigClockSource+0x16c>
 8004b6e:	2b60      	cmp	r3, #96	; 0x60
 8004b70:	d050      	beq.n	8004c14 <HAL_TIM_ConfigClockSource+0x11a>
 8004b72:	2b60      	cmp	r3, #96	; 0x60
 8004b74:	d877      	bhi.n	8004c66 <HAL_TIM_ConfigClockSource+0x16c>
 8004b76:	2b50      	cmp	r3, #80	; 0x50
 8004b78:	d03c      	beq.n	8004bf4 <HAL_TIM_ConfigClockSource+0xfa>
 8004b7a:	2b50      	cmp	r3, #80	; 0x50
 8004b7c:	d873      	bhi.n	8004c66 <HAL_TIM_ConfigClockSource+0x16c>
 8004b7e:	2b40      	cmp	r3, #64	; 0x40
 8004b80:	d058      	beq.n	8004c34 <HAL_TIM_ConfigClockSource+0x13a>
 8004b82:	2b40      	cmp	r3, #64	; 0x40
 8004b84:	d86f      	bhi.n	8004c66 <HAL_TIM_ConfigClockSource+0x16c>
 8004b86:	2b30      	cmp	r3, #48	; 0x30
 8004b88:	d064      	beq.n	8004c54 <HAL_TIM_ConfigClockSource+0x15a>
 8004b8a:	2b30      	cmp	r3, #48	; 0x30
 8004b8c:	d86b      	bhi.n	8004c66 <HAL_TIM_ConfigClockSource+0x16c>
 8004b8e:	2b20      	cmp	r3, #32
 8004b90:	d060      	beq.n	8004c54 <HAL_TIM_ConfigClockSource+0x15a>
 8004b92:	2b20      	cmp	r3, #32
 8004b94:	d867      	bhi.n	8004c66 <HAL_TIM_ConfigClockSource+0x16c>
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d05c      	beq.n	8004c54 <HAL_TIM_ConfigClockSource+0x15a>
 8004b9a:	2b10      	cmp	r3, #16
 8004b9c:	d05a      	beq.n	8004c54 <HAL_TIM_ConfigClockSource+0x15a>
 8004b9e:	e062      	b.n	8004c66 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004bb0:	f000 f967 	bl	8004e82 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004bc2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	68ba      	ldr	r2, [r7, #8]
 8004bca:	609a      	str	r2, [r3, #8]
      break;
 8004bcc:	e04f      	b.n	8004c6e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004bde:	f000 f950 	bl	8004e82 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	689a      	ldr	r2, [r3, #8]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004bf0:	609a      	str	r2, [r3, #8]
      break;
 8004bf2:	e03c      	b.n	8004c6e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c00:	461a      	mov	r2, r3
 8004c02:	f000 f8c7 	bl	8004d94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	2150      	movs	r1, #80	; 0x50
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f000 f91e 	bl	8004e4e <TIM_ITRx_SetConfig>
      break;
 8004c12:	e02c      	b.n	8004c6e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c20:	461a      	mov	r2, r3
 8004c22:	f000 f8e5 	bl	8004df0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	2160      	movs	r1, #96	; 0x60
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f000 f90e 	bl	8004e4e <TIM_ITRx_SetConfig>
      break;
 8004c32:	e01c      	b.n	8004c6e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c40:	461a      	mov	r2, r3
 8004c42:	f000 f8a7 	bl	8004d94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	2140      	movs	r1, #64	; 0x40
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	f000 f8fe 	bl	8004e4e <TIM_ITRx_SetConfig>
      break;
 8004c52:	e00c      	b.n	8004c6e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4619      	mov	r1, r3
 8004c5e:	4610      	mov	r0, r2
 8004c60:	f000 f8f5 	bl	8004e4e <TIM_ITRx_SetConfig>
      break;
 8004c64:	e003      	b.n	8004c6e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	73fb      	strb	r3, [r7, #15]
      break;
 8004c6a:	e000      	b.n	8004c6e <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004c6c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2201      	movs	r2, #1
 8004c72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004c7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	3710      	adds	r7, #16
 8004c84:	46bd      	mov	sp, r7
 8004c86:	bd80      	pop	{r7, pc}

08004c88 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b083      	sub	sp, #12
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c90:	bf00      	nop
 8004c92:	370c      	adds	r7, #12
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bc80      	pop	{r7}
 8004c98:	4770      	bx	lr

08004c9a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c9a:	b480      	push	{r7}
 8004c9c:	b083      	sub	sp, #12
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004ca2:	bf00      	nop
 8004ca4:	370c      	adds	r7, #12
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bc80      	pop	{r7}
 8004caa:	4770      	bx	lr

08004cac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004cb4:	bf00      	nop
 8004cb6:	370c      	adds	r7, #12
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bc80      	pop	{r7}
 8004cbc:	4770      	bx	lr

08004cbe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004cbe:	b480      	push	{r7}
 8004cc0:	b083      	sub	sp, #12
 8004cc2:	af00      	add	r7, sp, #0
 8004cc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004cc6:	bf00      	nop
 8004cc8:	370c      	adds	r7, #12
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bc80      	pop	{r7}
 8004cce:	4770      	bx	lr

08004cd0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b085      	sub	sp, #20
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	4a29      	ldr	r2, [pc, #164]	; (8004d88 <TIM_Base_SetConfig+0xb8>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d00b      	beq.n	8004d00 <TIM_Base_SetConfig+0x30>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cee:	d007      	beq.n	8004d00 <TIM_Base_SetConfig+0x30>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	4a26      	ldr	r2, [pc, #152]	; (8004d8c <TIM_Base_SetConfig+0xbc>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d003      	beq.n	8004d00 <TIM_Base_SetConfig+0x30>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4a25      	ldr	r2, [pc, #148]	; (8004d90 <TIM_Base_SetConfig+0xc0>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d108      	bne.n	8004d12 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	68fa      	ldr	r2, [r7, #12]
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	4a1c      	ldr	r2, [pc, #112]	; (8004d88 <TIM_Base_SetConfig+0xb8>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d00b      	beq.n	8004d32 <TIM_Base_SetConfig+0x62>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d20:	d007      	beq.n	8004d32 <TIM_Base_SetConfig+0x62>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	4a19      	ldr	r2, [pc, #100]	; (8004d8c <TIM_Base_SetConfig+0xbc>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d003      	beq.n	8004d32 <TIM_Base_SetConfig+0x62>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	4a18      	ldr	r2, [pc, #96]	; (8004d90 <TIM_Base_SetConfig+0xc0>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d108      	bne.n	8004d44 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	68db      	ldr	r3, [r3, #12]
 8004d3e:	68fa      	ldr	r2, [r7, #12]
 8004d40:	4313      	orrs	r3, r2
 8004d42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	695b      	ldr	r3, [r3, #20]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	68fa      	ldr	r2, [r7, #12]
 8004d56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	689a      	ldr	r2, [r3, #8]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	681a      	ldr	r2, [r3, #0]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	4a07      	ldr	r2, [pc, #28]	; (8004d88 <TIM_Base_SetConfig+0xb8>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d103      	bne.n	8004d78 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	691a      	ldr	r2, [r3, #16]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	615a      	str	r2, [r3, #20]
}
 8004d7e:	bf00      	nop
 8004d80:	3714      	adds	r7, #20
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bc80      	pop	{r7}
 8004d86:	4770      	bx	lr
 8004d88:	40012c00 	.word	0x40012c00
 8004d8c:	40000400 	.word	0x40000400
 8004d90:	40000800 	.word	0x40000800

08004d94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b087      	sub	sp, #28
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	60f8      	str	r0, [r7, #12]
 8004d9c:	60b9      	str	r1, [r7, #8]
 8004d9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6a1b      	ldr	r3, [r3, #32]
 8004da4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6a1b      	ldr	r3, [r3, #32]
 8004daa:	f023 0201 	bic.w	r2, r3, #1
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	699b      	ldr	r3, [r3, #24]
 8004db6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004dbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	011b      	lsls	r3, r3, #4
 8004dc4:	693a      	ldr	r2, [r7, #16]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	f023 030a 	bic.w	r3, r3, #10
 8004dd0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004dd2:	697a      	ldr	r2, [r7, #20]
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	693a      	ldr	r2, [r7, #16]
 8004dde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	697a      	ldr	r2, [r7, #20]
 8004de4:	621a      	str	r2, [r3, #32]
}
 8004de6:	bf00      	nop
 8004de8:	371c      	adds	r7, #28
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bc80      	pop	{r7}
 8004dee:	4770      	bx	lr

08004df0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b087      	sub	sp, #28
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	60f8      	str	r0, [r7, #12]
 8004df8:	60b9      	str	r1, [r7, #8]
 8004dfa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	6a1b      	ldr	r3, [r3, #32]
 8004e00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	6a1b      	ldr	r3, [r3, #32]
 8004e06:	f023 0210 	bic.w	r2, r3, #16
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	699b      	ldr	r3, [r3, #24]
 8004e12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	031b      	lsls	r3, r3, #12
 8004e20:	693a      	ldr	r2, [r7, #16]
 8004e22:	4313      	orrs	r3, r2
 8004e24:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e2c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	011b      	lsls	r3, r3, #4
 8004e32:	697a      	ldr	r2, [r7, #20]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	693a      	ldr	r2, [r7, #16]
 8004e3c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	697a      	ldr	r2, [r7, #20]
 8004e42:	621a      	str	r2, [r3, #32]
}
 8004e44:	bf00      	nop
 8004e46:	371c      	adds	r7, #28
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bc80      	pop	{r7}
 8004e4c:	4770      	bx	lr

08004e4e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e4e:	b480      	push	{r7}
 8004e50:	b085      	sub	sp, #20
 8004e52:	af00      	add	r7, sp, #0
 8004e54:	6078      	str	r0, [r7, #4]
 8004e56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e64:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e66:	683a      	ldr	r2, [r7, #0]
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	f043 0307 	orr.w	r3, r3, #7
 8004e70:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	68fa      	ldr	r2, [r7, #12]
 8004e76:	609a      	str	r2, [r3, #8]
}
 8004e78:	bf00      	nop
 8004e7a:	3714      	adds	r7, #20
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bc80      	pop	{r7}
 8004e80:	4770      	bx	lr

08004e82 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e82:	b480      	push	{r7}
 8004e84:	b087      	sub	sp, #28
 8004e86:	af00      	add	r7, sp, #0
 8004e88:	60f8      	str	r0, [r7, #12]
 8004e8a:	60b9      	str	r1, [r7, #8]
 8004e8c:	607a      	str	r2, [r7, #4]
 8004e8e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	689b      	ldr	r3, [r3, #8]
 8004e94:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e9c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	021a      	lsls	r2, r3, #8
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	431a      	orrs	r2, r3
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	697a      	ldr	r2, [r7, #20]
 8004eac:	4313      	orrs	r3, r2
 8004eae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	697a      	ldr	r2, [r7, #20]
 8004eb4:	609a      	str	r2, [r3, #8]
}
 8004eb6:	bf00      	nop
 8004eb8:	371c      	adds	r7, #28
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bc80      	pop	{r7}
 8004ebe:	4770      	bx	lr

08004ec0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b085      	sub	sp, #20
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
 8004ec8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ed0:	2b01      	cmp	r3, #1
 8004ed2:	d101      	bne.n	8004ed8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ed4:	2302      	movs	r3, #2
 8004ed6:	e046      	b.n	8004f66 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2201      	movs	r2, #1
 8004edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2202      	movs	r2, #2
 8004ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004efe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	68fa      	ldr	r2, [r7, #12]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	68fa      	ldr	r2, [r7, #12]
 8004f10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a16      	ldr	r2, [pc, #88]	; (8004f70 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d00e      	beq.n	8004f3a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f24:	d009      	beq.n	8004f3a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a12      	ldr	r2, [pc, #72]	; (8004f74 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d004      	beq.n	8004f3a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a10      	ldr	r2, [pc, #64]	; (8004f78 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d10c      	bne.n	8004f54 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f40:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	68ba      	ldr	r2, [r7, #8]
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	68ba      	ldr	r2, [r7, #8]
 8004f52:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3714      	adds	r7, #20
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bc80      	pop	{r7}
 8004f6e:	4770      	bx	lr
 8004f70:	40012c00 	.word	0x40012c00
 8004f74:	40000400 	.word	0x40000400
 8004f78:	40000800 	.word	0x40000800

08004f7c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f84:	bf00      	nop
 8004f86:	370c      	adds	r7, #12
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bc80      	pop	{r7}
 8004f8c:	4770      	bx	lr

08004f8e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f8e:	b480      	push	{r7}
 8004f90:	b083      	sub	sp, #12
 8004f92:	af00      	add	r7, sp, #0
 8004f94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f96:	bf00      	nop
 8004f98:	370c      	adds	r7, #12
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bc80      	pop	{r7}
 8004f9e:	4770      	bx	lr

08004fa0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b082      	sub	sp, #8
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d101      	bne.n	8004fb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e042      	b.n	8005038 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004fb8:	b2db      	uxtb	r3, r3
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d106      	bne.n	8004fcc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f7fc fdb0 	bl	8001b2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2224      	movs	r2, #36	; 0x24
 8004fd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	68da      	ldr	r2, [r3, #12]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004fe2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	f000 fdfb 	bl	8005be0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	691a      	ldr	r2, [r3, #16]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004ff8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	695a      	ldr	r2, [r3, #20]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005008:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	68da      	ldr	r2, [r3, #12]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005018:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2200      	movs	r2, #0
 800501e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2220      	movs	r2, #32
 8005024:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2220      	movs	r2, #32
 800502c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005036:	2300      	movs	r3, #0
}
 8005038:	4618      	mov	r0, r3
 800503a:	3708      	adds	r7, #8
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}

08005040 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b08a      	sub	sp, #40	; 0x28
 8005044:	af02      	add	r7, sp, #8
 8005046:	60f8      	str	r0, [r7, #12]
 8005048:	60b9      	str	r1, [r7, #8]
 800504a:	603b      	str	r3, [r7, #0]
 800504c:	4613      	mov	r3, r2
 800504e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005050:	2300      	movs	r3, #0
 8005052:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800505a:	b2db      	uxtb	r3, r3
 800505c:	2b20      	cmp	r3, #32
 800505e:	d16d      	bne.n	800513c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d002      	beq.n	800506c <HAL_UART_Transmit+0x2c>
 8005066:	88fb      	ldrh	r3, [r7, #6]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d101      	bne.n	8005070 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800506c:	2301      	movs	r3, #1
 800506e:	e066      	b.n	800513e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2200      	movs	r2, #0
 8005074:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2221      	movs	r2, #33	; 0x21
 800507a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800507e:	f7fc ff37 	bl	8001ef0 <HAL_GetTick>
 8005082:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	88fa      	ldrh	r2, [r7, #6]
 8005088:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	88fa      	ldrh	r2, [r7, #6]
 800508e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	689b      	ldr	r3, [r3, #8]
 8005094:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005098:	d108      	bne.n	80050ac <HAL_UART_Transmit+0x6c>
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	691b      	ldr	r3, [r3, #16]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d104      	bne.n	80050ac <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80050a2:	2300      	movs	r3, #0
 80050a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	61bb      	str	r3, [r7, #24]
 80050aa:	e003      	b.n	80050b4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80050b0:	2300      	movs	r3, #0
 80050b2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80050b4:	e02a      	b.n	800510c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	9300      	str	r3, [sp, #0]
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	2200      	movs	r2, #0
 80050be:	2180      	movs	r1, #128	; 0x80
 80050c0:	68f8      	ldr	r0, [r7, #12]
 80050c2:	f000 fb4a 	bl	800575a <UART_WaitOnFlagUntilTimeout>
 80050c6:	4603      	mov	r3, r0
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d001      	beq.n	80050d0 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80050cc:	2303      	movs	r3, #3
 80050ce:	e036      	b.n	800513e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80050d0:	69fb      	ldr	r3, [r7, #28]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d10b      	bne.n	80050ee <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	881b      	ldrh	r3, [r3, #0]
 80050da:	461a      	mov	r2, r3
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050e4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80050e6:	69bb      	ldr	r3, [r7, #24]
 80050e8:	3302      	adds	r3, #2
 80050ea:	61bb      	str	r3, [r7, #24]
 80050ec:	e007      	b.n	80050fe <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80050ee:	69fb      	ldr	r3, [r7, #28]
 80050f0:	781a      	ldrb	r2, [r3, #0]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80050f8:	69fb      	ldr	r3, [r7, #28]
 80050fa:	3301      	adds	r3, #1
 80050fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005102:	b29b      	uxth	r3, r3
 8005104:	3b01      	subs	r3, #1
 8005106:	b29a      	uxth	r2, r3
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005110:	b29b      	uxth	r3, r3
 8005112:	2b00      	cmp	r3, #0
 8005114:	d1cf      	bne.n	80050b6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	9300      	str	r3, [sp, #0]
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	2200      	movs	r2, #0
 800511e:	2140      	movs	r1, #64	; 0x40
 8005120:	68f8      	ldr	r0, [r7, #12]
 8005122:	f000 fb1a 	bl	800575a <UART_WaitOnFlagUntilTimeout>
 8005126:	4603      	mov	r3, r0
 8005128:	2b00      	cmp	r3, #0
 800512a:	d001      	beq.n	8005130 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 800512c:	2303      	movs	r3, #3
 800512e:	e006      	b.n	800513e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2220      	movs	r2, #32
 8005134:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8005138:	2300      	movs	r3, #0
 800513a:	e000      	b.n	800513e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800513c:	2302      	movs	r3, #2
  }
}
 800513e:	4618      	mov	r0, r3
 8005140:	3720      	adds	r7, #32
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}

08005146 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005146:	b580      	push	{r7, lr}
 8005148:	b08c      	sub	sp, #48	; 0x30
 800514a:	af00      	add	r7, sp, #0
 800514c:	60f8      	str	r0, [r7, #12]
 800514e:	60b9      	str	r1, [r7, #8]
 8005150:	4613      	mov	r3, r2
 8005152:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800515a:	b2db      	uxtb	r3, r3
 800515c:	2b20      	cmp	r3, #32
 800515e:	d14a      	bne.n	80051f6 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d002      	beq.n	800516c <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8005166:	88fb      	ldrh	r3, [r7, #6]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d101      	bne.n	8005170 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	e043      	b.n	80051f8 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2201      	movs	r2, #1
 8005174:	631a      	str	r2, [r3, #48]	; 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2200      	movs	r2, #0
 800517a:	635a      	str	r2, [r3, #52]	; 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 800517c:	88fb      	ldrh	r3, [r7, #6]
 800517e:	461a      	mov	r2, r3
 8005180:	68b9      	ldr	r1, [r7, #8]
 8005182:	68f8      	ldr	r0, [r7, #12]
 8005184:	f000 fb57 	bl	8005836 <UART_Start_Receive_IT>
 8005188:	4603      	mov	r3, r0
 800518a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800518e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005192:	2b00      	cmp	r3, #0
 8005194:	d12c      	bne.n	80051f0 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800519a:	2b01      	cmp	r3, #1
 800519c:	d125      	bne.n	80051ea <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800519e:	2300      	movs	r3, #0
 80051a0:	613b      	str	r3, [r7, #16]
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	613b      	str	r3, [r7, #16]
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	613b      	str	r3, [r7, #16]
 80051b2:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	330c      	adds	r3, #12
 80051ba:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051bc:	69bb      	ldr	r3, [r7, #24]
 80051be:	e853 3f00 	ldrex	r3, [r3]
 80051c2:	617b      	str	r3, [r7, #20]
   return(result);
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	f043 0310 	orr.w	r3, r3, #16
 80051ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	330c      	adds	r3, #12
 80051d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051d4:	627a      	str	r2, [r7, #36]	; 0x24
 80051d6:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051d8:	6a39      	ldr	r1, [r7, #32]
 80051da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051dc:	e841 2300 	strex	r3, r2, [r1]
 80051e0:	61fb      	str	r3, [r7, #28]
   return(result);
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d1e5      	bne.n	80051b4 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 80051e8:	e002      	b.n	80051f0 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 80051f0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80051f4:	e000      	b.n	80051f8 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 80051f6:	2302      	movs	r3, #2
  }
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	3730      	adds	r7, #48	; 0x30
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}

08005200 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b0ba      	sub	sp, #232	; 0xe8
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	68db      	ldr	r3, [r3, #12]
 8005218:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	695b      	ldr	r3, [r3, #20]
 8005222:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005226:	2300      	movs	r3, #0
 8005228:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800522c:	2300      	movs	r3, #0
 800522e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005232:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005236:	f003 030f 	and.w	r3, r3, #15
 800523a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800523e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005242:	2b00      	cmp	r3, #0
 8005244:	d10f      	bne.n	8005266 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005246:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800524a:	f003 0320 	and.w	r3, r3, #32
 800524e:	2b00      	cmp	r3, #0
 8005250:	d009      	beq.n	8005266 <HAL_UART_IRQHandler+0x66>
 8005252:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005256:	f003 0320 	and.w	r3, r3, #32
 800525a:	2b00      	cmp	r3, #0
 800525c:	d003      	beq.n	8005266 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f000 fbff 	bl	8005a62 <UART_Receive_IT>
      return;
 8005264:	e25b      	b.n	800571e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005266:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800526a:	2b00      	cmp	r3, #0
 800526c:	f000 80de 	beq.w	800542c <HAL_UART_IRQHandler+0x22c>
 8005270:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005274:	f003 0301 	and.w	r3, r3, #1
 8005278:	2b00      	cmp	r3, #0
 800527a:	d106      	bne.n	800528a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800527c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005280:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005284:	2b00      	cmp	r3, #0
 8005286:	f000 80d1 	beq.w	800542c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800528a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800528e:	f003 0301 	and.w	r3, r3, #1
 8005292:	2b00      	cmp	r3, #0
 8005294:	d00b      	beq.n	80052ae <HAL_UART_IRQHandler+0xae>
 8005296:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800529a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d005      	beq.n	80052ae <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052a6:	f043 0201 	orr.w	r2, r3, #1
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052b2:	f003 0304 	and.w	r3, r3, #4
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d00b      	beq.n	80052d2 <HAL_UART_IRQHandler+0xd2>
 80052ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80052be:	f003 0301 	and.w	r3, r3, #1
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d005      	beq.n	80052d2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052ca:	f043 0202 	orr.w	r2, r3, #2
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052d6:	f003 0302 	and.w	r3, r3, #2
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d00b      	beq.n	80052f6 <HAL_UART_IRQHandler+0xf6>
 80052de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80052e2:	f003 0301 	and.w	r3, r3, #1
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d005      	beq.n	80052f6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052ee:	f043 0204 	orr.w	r2, r3, #4
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80052f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052fa:	f003 0308 	and.w	r3, r3, #8
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d011      	beq.n	8005326 <HAL_UART_IRQHandler+0x126>
 8005302:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005306:	f003 0320 	and.w	r3, r3, #32
 800530a:	2b00      	cmp	r3, #0
 800530c:	d105      	bne.n	800531a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800530e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005312:	f003 0301 	and.w	r3, r3, #1
 8005316:	2b00      	cmp	r3, #0
 8005318:	d005      	beq.n	8005326 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800531e:	f043 0208 	orr.w	r2, r3, #8
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800532a:	2b00      	cmp	r3, #0
 800532c:	f000 81f2 	beq.w	8005714 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005330:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005334:	f003 0320 	and.w	r3, r3, #32
 8005338:	2b00      	cmp	r3, #0
 800533a:	d008      	beq.n	800534e <HAL_UART_IRQHandler+0x14e>
 800533c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005340:	f003 0320 	and.w	r3, r3, #32
 8005344:	2b00      	cmp	r3, #0
 8005346:	d002      	beq.n	800534e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005348:	6878      	ldr	r0, [r7, #4]
 800534a:	f000 fb8a 	bl	8005a62 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	695b      	ldr	r3, [r3, #20]
 8005354:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005358:	2b00      	cmp	r3, #0
 800535a:	bf14      	ite	ne
 800535c:	2301      	movne	r3, #1
 800535e:	2300      	moveq	r3, #0
 8005360:	b2db      	uxtb	r3, r3
 8005362:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800536a:	f003 0308 	and.w	r3, r3, #8
 800536e:	2b00      	cmp	r3, #0
 8005370:	d103      	bne.n	800537a <HAL_UART_IRQHandler+0x17a>
 8005372:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005376:	2b00      	cmp	r3, #0
 8005378:	d04f      	beq.n	800541a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	f000 fa94 	bl	80058a8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	695b      	ldr	r3, [r3, #20]
 8005386:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800538a:	2b00      	cmp	r3, #0
 800538c:	d041      	beq.n	8005412 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	3314      	adds	r3, #20
 8005394:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005398:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800539c:	e853 3f00 	ldrex	r3, [r3]
 80053a0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80053a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80053a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	3314      	adds	r3, #20
 80053b6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80053ba:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80053be:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053c2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80053c6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80053ca:	e841 2300 	strex	r3, r2, [r1]
 80053ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80053d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d1d9      	bne.n	800538e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d013      	beq.n	800540a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053e6:	4a7e      	ldr	r2, [pc, #504]	; (80055e0 <HAL_UART_IRQHandler+0x3e0>)
 80053e8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053ee:	4618      	mov	r0, r3
 80053f0:	f7fd f906 	bl	8002600 <HAL_DMA_Abort_IT>
 80053f4:	4603      	mov	r3, r0
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d016      	beq.n	8005428 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005400:	687a      	ldr	r2, [r7, #4]
 8005402:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005404:	4610      	mov	r0, r2
 8005406:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005408:	e00e      	b.n	8005428 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	f000 f99c 	bl	8005748 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005410:	e00a      	b.n	8005428 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f000 f998 	bl	8005748 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005418:	e006      	b.n	8005428 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f000 f994 	bl	8005748 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2200      	movs	r2, #0
 8005424:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8005426:	e175      	b.n	8005714 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005428:	bf00      	nop
    return;
 800542a:	e173      	b.n	8005714 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005430:	2b01      	cmp	r3, #1
 8005432:	f040 814f 	bne.w	80056d4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005436:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800543a:	f003 0310 	and.w	r3, r3, #16
 800543e:	2b00      	cmp	r3, #0
 8005440:	f000 8148 	beq.w	80056d4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005444:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005448:	f003 0310 	and.w	r3, r3, #16
 800544c:	2b00      	cmp	r3, #0
 800544e:	f000 8141 	beq.w	80056d4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005452:	2300      	movs	r3, #0
 8005454:	60bb      	str	r3, [r7, #8]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	60bb      	str	r3, [r7, #8]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	60bb      	str	r3, [r7, #8]
 8005466:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	695b      	ldr	r3, [r3, #20]
 800546e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005472:	2b00      	cmp	r3, #0
 8005474:	f000 80b6 	beq.w	80055e4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005484:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005488:	2b00      	cmp	r3, #0
 800548a:	f000 8145 	beq.w	8005718 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005492:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005496:	429a      	cmp	r2, r3
 8005498:	f080 813e 	bcs.w	8005718 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80054a2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054a8:	699b      	ldr	r3, [r3, #24]
 80054aa:	2b20      	cmp	r3, #32
 80054ac:	f000 8088 	beq.w	80055c0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	330c      	adds	r3, #12
 80054b6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ba:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80054be:	e853 3f00 	ldrex	r3, [r3]
 80054c2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80054c6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80054ca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80054ce:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	330c      	adds	r3, #12
 80054d8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80054dc:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80054e0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80054e8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80054ec:	e841 2300 	strex	r3, r2, [r1]
 80054f0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80054f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d1d9      	bne.n	80054b0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	3314      	adds	r3, #20
 8005502:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005504:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005506:	e853 3f00 	ldrex	r3, [r3]
 800550a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800550c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800550e:	f023 0301 	bic.w	r3, r3, #1
 8005512:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	3314      	adds	r3, #20
 800551c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005520:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005524:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005526:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005528:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800552c:	e841 2300 	strex	r3, r2, [r1]
 8005530:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005532:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005534:	2b00      	cmp	r3, #0
 8005536:	d1e1      	bne.n	80054fc <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	3314      	adds	r3, #20
 800553e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005540:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005542:	e853 3f00 	ldrex	r3, [r3]
 8005546:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005548:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800554a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800554e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	3314      	adds	r3, #20
 8005558:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800555c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800555e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005560:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005562:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005564:	e841 2300 	strex	r3, r2, [r1]
 8005568:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800556a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800556c:	2b00      	cmp	r3, #0
 800556e:	d1e3      	bne.n	8005538 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2220      	movs	r2, #32
 8005574:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2200      	movs	r2, #0
 800557c:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	330c      	adds	r3, #12
 8005584:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005586:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005588:	e853 3f00 	ldrex	r3, [r3]
 800558c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800558e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005590:	f023 0310 	bic.w	r3, r3, #16
 8005594:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	330c      	adds	r3, #12
 800559e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80055a2:	65ba      	str	r2, [r7, #88]	; 0x58
 80055a4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80055a8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80055aa:	e841 2300 	strex	r3, r2, [r1]
 80055ae:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80055b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d1e3      	bne.n	800557e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055ba:	4618      	mov	r0, r3
 80055bc:	f7fc ffe5 	bl	800258a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2202      	movs	r2, #2
 80055c4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80055ce:	b29b      	uxth	r3, r3
 80055d0:	1ad3      	subs	r3, r2, r3
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	4619      	mov	r1, r3
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f7fc f8ec 	bl	80017b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80055dc:	e09c      	b.n	8005718 <HAL_UART_IRQHandler+0x518>
 80055de:	bf00      	nop
 80055e0:	0800596d 	.word	0x0800596d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80055ec:	b29b      	uxth	r3, r3
 80055ee:	1ad3      	subs	r3, r2, r3
 80055f0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80055f8:	b29b      	uxth	r3, r3
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	f000 808e 	beq.w	800571c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005600:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005604:	2b00      	cmp	r3, #0
 8005606:	f000 8089 	beq.w	800571c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	330c      	adds	r3, #12
 8005610:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005612:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005614:	e853 3f00 	ldrex	r3, [r3]
 8005618:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800561a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800561c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005620:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	330c      	adds	r3, #12
 800562a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800562e:	647a      	str	r2, [r7, #68]	; 0x44
 8005630:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005632:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005634:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005636:	e841 2300 	strex	r3, r2, [r1]
 800563a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800563c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800563e:	2b00      	cmp	r3, #0
 8005640:	d1e3      	bne.n	800560a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	3314      	adds	r3, #20
 8005648:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800564a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800564c:	e853 3f00 	ldrex	r3, [r3]
 8005650:	623b      	str	r3, [r7, #32]
   return(result);
 8005652:	6a3b      	ldr	r3, [r7, #32]
 8005654:	f023 0301 	bic.w	r3, r3, #1
 8005658:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	3314      	adds	r3, #20
 8005662:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005666:	633a      	str	r2, [r7, #48]	; 0x30
 8005668:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800566a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800566c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800566e:	e841 2300 	strex	r3, r2, [r1]
 8005672:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005676:	2b00      	cmp	r3, #0
 8005678:	d1e3      	bne.n	8005642 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2220      	movs	r2, #32
 800567e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2200      	movs	r2, #0
 8005686:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	330c      	adds	r3, #12
 800568e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005690:	693b      	ldr	r3, [r7, #16]
 8005692:	e853 3f00 	ldrex	r3, [r3]
 8005696:	60fb      	str	r3, [r7, #12]
   return(result);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f023 0310 	bic.w	r3, r3, #16
 800569e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	330c      	adds	r3, #12
 80056a8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80056ac:	61fa      	str	r2, [r7, #28]
 80056ae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b0:	69b9      	ldr	r1, [r7, #24]
 80056b2:	69fa      	ldr	r2, [r7, #28]
 80056b4:	e841 2300 	strex	r3, r2, [r1]
 80056b8:	617b      	str	r3, [r7, #20]
   return(result);
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d1e3      	bne.n	8005688 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2202      	movs	r2, #2
 80056c4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80056c6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80056ca:	4619      	mov	r1, r3
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f7fc f871 	bl	80017b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80056d2:	e023      	b.n	800571c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80056d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d009      	beq.n	80056f4 <HAL_UART_IRQHandler+0x4f4>
 80056e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d003      	beq.n	80056f4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f000 f951 	bl	8005994 <UART_Transmit_IT>
    return;
 80056f2:	e014      	b.n	800571e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80056f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d00e      	beq.n	800571e <HAL_UART_IRQHandler+0x51e>
 8005700:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005704:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005708:	2b00      	cmp	r3, #0
 800570a:	d008      	beq.n	800571e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f000 f990 	bl	8005a32 <UART_EndTransmit_IT>
    return;
 8005712:	e004      	b.n	800571e <HAL_UART_IRQHandler+0x51e>
    return;
 8005714:	bf00      	nop
 8005716:	e002      	b.n	800571e <HAL_UART_IRQHandler+0x51e>
      return;
 8005718:	bf00      	nop
 800571a:	e000      	b.n	800571e <HAL_UART_IRQHandler+0x51e>
      return;
 800571c:	bf00      	nop
  }
}
 800571e:	37e8      	adds	r7, #232	; 0xe8
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}

08005724 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005724:	b480      	push	{r7}
 8005726:	b083      	sub	sp, #12
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800572c:	bf00      	nop
 800572e:	370c      	adds	r7, #12
 8005730:	46bd      	mov	sp, r7
 8005732:	bc80      	pop	{r7}
 8005734:	4770      	bx	lr

08005736 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005736:	b480      	push	{r7}
 8005738:	b083      	sub	sp, #12
 800573a:	af00      	add	r7, sp, #0
 800573c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800573e:	bf00      	nop
 8005740:	370c      	adds	r7, #12
 8005742:	46bd      	mov	sp, r7
 8005744:	bc80      	pop	{r7}
 8005746:	4770      	bx	lr

08005748 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005748:	b480      	push	{r7}
 800574a:	b083      	sub	sp, #12
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005750:	bf00      	nop
 8005752:	370c      	adds	r7, #12
 8005754:	46bd      	mov	sp, r7
 8005756:	bc80      	pop	{r7}
 8005758:	4770      	bx	lr

0800575a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800575a:	b580      	push	{r7, lr}
 800575c:	b090      	sub	sp, #64	; 0x40
 800575e:	af00      	add	r7, sp, #0
 8005760:	60f8      	str	r0, [r7, #12]
 8005762:	60b9      	str	r1, [r7, #8]
 8005764:	603b      	str	r3, [r7, #0]
 8005766:	4613      	mov	r3, r2
 8005768:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800576a:	e050      	b.n	800580e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800576c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800576e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005772:	d04c      	beq.n	800580e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005774:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005776:	2b00      	cmp	r3, #0
 8005778:	d007      	beq.n	800578a <UART_WaitOnFlagUntilTimeout+0x30>
 800577a:	f7fc fbb9 	bl	8001ef0 <HAL_GetTick>
 800577e:	4602      	mov	r2, r0
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	1ad3      	subs	r3, r2, r3
 8005784:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005786:	429a      	cmp	r2, r3
 8005788:	d241      	bcs.n	800580e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	330c      	adds	r3, #12
 8005790:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005794:	e853 3f00 	ldrex	r3, [r3]
 8005798:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800579a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800579c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80057a0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	330c      	adds	r3, #12
 80057a8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80057aa:	637a      	str	r2, [r7, #52]	; 0x34
 80057ac:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ae:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80057b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80057b2:	e841 2300 	strex	r3, r2, [r1]
 80057b6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80057b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d1e5      	bne.n	800578a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	3314      	adds	r3, #20
 80057c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	e853 3f00 	ldrex	r3, [r3]
 80057cc:	613b      	str	r3, [r7, #16]
   return(result);
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	f023 0301 	bic.w	r3, r3, #1
 80057d4:	63bb      	str	r3, [r7, #56]	; 0x38
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	3314      	adds	r3, #20
 80057dc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80057de:	623a      	str	r2, [r7, #32]
 80057e0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057e2:	69f9      	ldr	r1, [r7, #28]
 80057e4:	6a3a      	ldr	r2, [r7, #32]
 80057e6:	e841 2300 	strex	r3, r2, [r1]
 80057ea:	61bb      	str	r3, [r7, #24]
   return(result);
 80057ec:	69bb      	ldr	r3, [r7, #24]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d1e5      	bne.n	80057be <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2220      	movs	r2, #32
 80057f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	2220      	movs	r2, #32
 80057fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2200      	movs	r2, #0
 8005806:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800580a:	2303      	movs	r3, #3
 800580c:	e00f      	b.n	800582e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	681a      	ldr	r2, [r3, #0]
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	4013      	ands	r3, r2
 8005818:	68ba      	ldr	r2, [r7, #8]
 800581a:	429a      	cmp	r2, r3
 800581c:	bf0c      	ite	eq
 800581e:	2301      	moveq	r3, #1
 8005820:	2300      	movne	r3, #0
 8005822:	b2db      	uxtb	r3, r3
 8005824:	461a      	mov	r2, r3
 8005826:	79fb      	ldrb	r3, [r7, #7]
 8005828:	429a      	cmp	r2, r3
 800582a:	d09f      	beq.n	800576c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800582c:	2300      	movs	r3, #0
}
 800582e:	4618      	mov	r0, r3
 8005830:	3740      	adds	r7, #64	; 0x40
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}

08005836 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005836:	b480      	push	{r7}
 8005838:	b085      	sub	sp, #20
 800583a:	af00      	add	r7, sp, #0
 800583c:	60f8      	str	r0, [r7, #12]
 800583e:	60b9      	str	r1, [r7, #8]
 8005840:	4613      	mov	r3, r2
 8005842:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	68ba      	ldr	r2, [r7, #8]
 8005848:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	88fa      	ldrh	r2, [r7, #6]
 800584e:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	88fa      	ldrh	r2, [r7, #6]
 8005854:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2200      	movs	r2, #0
 800585a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	2222      	movs	r2, #34	; 0x22
 8005860:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	691b      	ldr	r3, [r3, #16]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d007      	beq.n	800587c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	68da      	ldr	r2, [r3, #12]
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800587a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	695a      	ldr	r2, [r3, #20]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f042 0201 	orr.w	r2, r2, #1
 800588a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	68da      	ldr	r2, [r3, #12]
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f042 0220 	orr.w	r2, r2, #32
 800589a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800589c:	2300      	movs	r3, #0
}
 800589e:	4618      	mov	r0, r3
 80058a0:	3714      	adds	r7, #20
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bc80      	pop	{r7}
 80058a6:	4770      	bx	lr

080058a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b095      	sub	sp, #84	; 0x54
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	330c      	adds	r3, #12
 80058b6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058ba:	e853 3f00 	ldrex	r3, [r3]
 80058be:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80058c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058c2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80058c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	330c      	adds	r3, #12
 80058ce:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80058d0:	643a      	str	r2, [r7, #64]	; 0x40
 80058d2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058d4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80058d6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80058d8:	e841 2300 	strex	r3, r2, [r1]
 80058dc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80058de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d1e5      	bne.n	80058b0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	3314      	adds	r3, #20
 80058ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ec:	6a3b      	ldr	r3, [r7, #32]
 80058ee:	e853 3f00 	ldrex	r3, [r3]
 80058f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80058f4:	69fb      	ldr	r3, [r7, #28]
 80058f6:	f023 0301 	bic.w	r3, r3, #1
 80058fa:	64bb      	str	r3, [r7, #72]	; 0x48
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	3314      	adds	r3, #20
 8005902:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005904:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005906:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005908:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800590a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800590c:	e841 2300 	strex	r3, r2, [r1]
 8005910:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005914:	2b00      	cmp	r3, #0
 8005916:	d1e5      	bne.n	80058e4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800591c:	2b01      	cmp	r3, #1
 800591e:	d119      	bne.n	8005954 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	330c      	adds	r3, #12
 8005926:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	e853 3f00 	ldrex	r3, [r3]
 800592e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	f023 0310 	bic.w	r3, r3, #16
 8005936:	647b      	str	r3, [r7, #68]	; 0x44
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	330c      	adds	r3, #12
 800593e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005940:	61ba      	str	r2, [r7, #24]
 8005942:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005944:	6979      	ldr	r1, [r7, #20]
 8005946:	69ba      	ldr	r2, [r7, #24]
 8005948:	e841 2300 	strex	r3, r2, [r1]
 800594c:	613b      	str	r3, [r7, #16]
   return(result);
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d1e5      	bne.n	8005920 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2220      	movs	r2, #32
 8005958:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2200      	movs	r2, #0
 8005960:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005962:	bf00      	nop
 8005964:	3754      	adds	r7, #84	; 0x54
 8005966:	46bd      	mov	sp, r7
 8005968:	bc80      	pop	{r7}
 800596a:	4770      	bx	lr

0800596c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b084      	sub	sp, #16
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005978:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2200      	movs	r2, #0
 800597e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2200      	movs	r2, #0
 8005984:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005986:	68f8      	ldr	r0, [r7, #12]
 8005988:	f7ff fede 	bl	8005748 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800598c:	bf00      	nop
 800598e:	3710      	adds	r7, #16
 8005990:	46bd      	mov	sp, r7
 8005992:	bd80      	pop	{r7, pc}

08005994 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005994:	b480      	push	{r7}
 8005996:	b085      	sub	sp, #20
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80059a2:	b2db      	uxtb	r3, r3
 80059a4:	2b21      	cmp	r3, #33	; 0x21
 80059a6:	d13e      	bne.n	8005a26 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059b0:	d114      	bne.n	80059dc <UART_Transmit_IT+0x48>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	691b      	ldr	r3, [r3, #16]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d110      	bne.n	80059dc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6a1b      	ldr	r3, [r3, #32]
 80059be:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	881b      	ldrh	r3, [r3, #0]
 80059c4:	461a      	mov	r2, r3
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80059ce:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6a1b      	ldr	r3, [r3, #32]
 80059d4:	1c9a      	adds	r2, r3, #2
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	621a      	str	r2, [r3, #32]
 80059da:	e008      	b.n	80059ee <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6a1b      	ldr	r3, [r3, #32]
 80059e0:	1c59      	adds	r1, r3, #1
 80059e2:	687a      	ldr	r2, [r7, #4]
 80059e4:	6211      	str	r1, [r2, #32]
 80059e6:	781a      	ldrb	r2, [r3, #0]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80059f2:	b29b      	uxth	r3, r3
 80059f4:	3b01      	subs	r3, #1
 80059f6:	b29b      	uxth	r3, r3
 80059f8:	687a      	ldr	r2, [r7, #4]
 80059fa:	4619      	mov	r1, r3
 80059fc:	84d1      	strh	r1, [r2, #38]	; 0x26
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d10f      	bne.n	8005a22 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	68da      	ldr	r2, [r3, #12]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a10:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	68da      	ldr	r2, [r3, #12]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a20:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005a22:	2300      	movs	r3, #0
 8005a24:	e000      	b.n	8005a28 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005a26:	2302      	movs	r3, #2
  }
}
 8005a28:	4618      	mov	r0, r3
 8005a2a:	3714      	adds	r7, #20
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bc80      	pop	{r7}
 8005a30:	4770      	bx	lr

08005a32 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005a32:	b580      	push	{r7, lr}
 8005a34:	b082      	sub	sp, #8
 8005a36:	af00      	add	r7, sp, #0
 8005a38:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	68da      	ldr	r2, [r3, #12]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a48:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2220      	movs	r2, #32
 8005a4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f7ff fe66 	bl	8005724 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005a58:	2300      	movs	r3, #0
}
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	3708      	adds	r7, #8
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd80      	pop	{r7, pc}

08005a62 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005a62:	b580      	push	{r7, lr}
 8005a64:	b08c      	sub	sp, #48	; 0x30
 8005a66:	af00      	add	r7, sp, #0
 8005a68:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005a70:	b2db      	uxtb	r3, r3
 8005a72:	2b22      	cmp	r3, #34	; 0x22
 8005a74:	f040 80ae 	bne.w	8005bd4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a80:	d117      	bne.n	8005ab2 <UART_Receive_IT+0x50>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	691b      	ldr	r3, [r3, #16]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d113      	bne.n	8005ab2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a92:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	b29b      	uxth	r3, r3
 8005a9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005aa0:	b29a      	uxth	r2, r3
 8005aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aa4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aaa:	1c9a      	adds	r2, r3, #2
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	629a      	str	r2, [r3, #40]	; 0x28
 8005ab0:	e026      	b.n	8005b00 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ac4:	d007      	beq.n	8005ad6 <UART_Receive_IT+0x74>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	689b      	ldr	r3, [r3, #8]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d10a      	bne.n	8005ae4 <UART_Receive_IT+0x82>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	691b      	ldr	r3, [r3, #16]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d106      	bne.n	8005ae4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	b2da      	uxtb	r2, r3
 8005ade:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ae0:	701a      	strb	r2, [r3, #0]
 8005ae2:	e008      	b.n	8005af6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005af0:	b2da      	uxtb	r2, r3
 8005af2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005af4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005afa:	1c5a      	adds	r2, r3, #1
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b04:	b29b      	uxth	r3, r3
 8005b06:	3b01      	subs	r3, #1
 8005b08:	b29b      	uxth	r3, r3
 8005b0a:	687a      	ldr	r2, [r7, #4]
 8005b0c:	4619      	mov	r1, r3
 8005b0e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d15d      	bne.n	8005bd0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	68da      	ldr	r2, [r3, #12]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f022 0220 	bic.w	r2, r2, #32
 8005b22:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	68da      	ldr	r2, [r3, #12]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005b32:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	695a      	ldr	r2, [r3, #20]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f022 0201 	bic.w	r2, r2, #1
 8005b42:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2220      	movs	r2, #32
 8005b48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	d135      	bne.n	8005bc6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	330c      	adds	r3, #12
 8005b66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	e853 3f00 	ldrex	r3, [r3]
 8005b6e:	613b      	str	r3, [r7, #16]
   return(result);
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	f023 0310 	bic.w	r3, r3, #16
 8005b76:	627b      	str	r3, [r7, #36]	; 0x24
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	330c      	adds	r3, #12
 8005b7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b80:	623a      	str	r2, [r7, #32]
 8005b82:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b84:	69f9      	ldr	r1, [r7, #28]
 8005b86:	6a3a      	ldr	r2, [r7, #32]
 8005b88:	e841 2300 	strex	r3, r2, [r1]
 8005b8c:	61bb      	str	r3, [r7, #24]
   return(result);
 8005b8e:	69bb      	ldr	r3, [r7, #24]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d1e5      	bne.n	8005b60 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f003 0310 	and.w	r3, r3, #16
 8005b9e:	2b10      	cmp	r3, #16
 8005ba0:	d10a      	bne.n	8005bb8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	60fb      	str	r3, [r7, #12]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	60fb      	str	r3, [r7, #12]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	685b      	ldr	r3, [r3, #4]
 8005bb4:	60fb      	str	r3, [r7, #12]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005bbc:	4619      	mov	r1, r3
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	f7fb fdf8 	bl	80017b4 <HAL_UARTEx_RxEventCallback>
 8005bc4:	e002      	b.n	8005bcc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f7ff fdb5 	bl	8005736 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005bcc:	2300      	movs	r3, #0
 8005bce:	e002      	b.n	8005bd6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	e000      	b.n	8005bd6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005bd4:	2302      	movs	r3, #2
  }
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3730      	adds	r7, #48	; 0x30
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}
	...

08005be0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b084      	sub	sp, #16
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	691b      	ldr	r3, [r3, #16]
 8005bee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	68da      	ldr	r2, [r3, #12]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	430a      	orrs	r2, r1
 8005bfc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	689a      	ldr	r2, [r3, #8]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	691b      	ldr	r3, [r3, #16]
 8005c06:	431a      	orrs	r2, r3
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	695b      	ldr	r3, [r3, #20]
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	68db      	ldr	r3, [r3, #12]
 8005c16:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005c1a:	f023 030c 	bic.w	r3, r3, #12
 8005c1e:	687a      	ldr	r2, [r7, #4]
 8005c20:	6812      	ldr	r2, [r2, #0]
 8005c22:	68b9      	ldr	r1, [r7, #8]
 8005c24:	430b      	orrs	r3, r1
 8005c26:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	695b      	ldr	r3, [r3, #20]
 8005c2e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	699a      	ldr	r2, [r3, #24]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	430a      	orrs	r2, r1
 8005c3c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a2c      	ldr	r2, [pc, #176]	; (8005cf4 <UART_SetConfig+0x114>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d103      	bne.n	8005c50 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005c48:	f7fd ff90 	bl	8003b6c <HAL_RCC_GetPCLK2Freq>
 8005c4c:	60f8      	str	r0, [r7, #12]
 8005c4e:	e002      	b.n	8005c56 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005c50:	f7fd ff78 	bl	8003b44 <HAL_RCC_GetPCLK1Freq>
 8005c54:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005c56:	68fa      	ldr	r2, [r7, #12]
 8005c58:	4613      	mov	r3, r2
 8005c5a:	009b      	lsls	r3, r3, #2
 8005c5c:	4413      	add	r3, r2
 8005c5e:	009a      	lsls	r2, r3, #2
 8005c60:	441a      	add	r2, r3
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	009b      	lsls	r3, r3, #2
 8005c68:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c6c:	4a22      	ldr	r2, [pc, #136]	; (8005cf8 <UART_SetConfig+0x118>)
 8005c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c72:	095b      	lsrs	r3, r3, #5
 8005c74:	0119      	lsls	r1, r3, #4
 8005c76:	68fa      	ldr	r2, [r7, #12]
 8005c78:	4613      	mov	r3, r2
 8005c7a:	009b      	lsls	r3, r3, #2
 8005c7c:	4413      	add	r3, r2
 8005c7e:	009a      	lsls	r2, r3, #2
 8005c80:	441a      	add	r2, r3
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	009b      	lsls	r3, r3, #2
 8005c88:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c8c:	4b1a      	ldr	r3, [pc, #104]	; (8005cf8 <UART_SetConfig+0x118>)
 8005c8e:	fba3 0302 	umull	r0, r3, r3, r2
 8005c92:	095b      	lsrs	r3, r3, #5
 8005c94:	2064      	movs	r0, #100	; 0x64
 8005c96:	fb00 f303 	mul.w	r3, r0, r3
 8005c9a:	1ad3      	subs	r3, r2, r3
 8005c9c:	011b      	lsls	r3, r3, #4
 8005c9e:	3332      	adds	r3, #50	; 0x32
 8005ca0:	4a15      	ldr	r2, [pc, #84]	; (8005cf8 <UART_SetConfig+0x118>)
 8005ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ca6:	095b      	lsrs	r3, r3, #5
 8005ca8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005cac:	4419      	add	r1, r3
 8005cae:	68fa      	ldr	r2, [r7, #12]
 8005cb0:	4613      	mov	r3, r2
 8005cb2:	009b      	lsls	r3, r3, #2
 8005cb4:	4413      	add	r3, r2
 8005cb6:	009a      	lsls	r2, r3, #2
 8005cb8:	441a      	add	r2, r3
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	009b      	lsls	r3, r3, #2
 8005cc0:	fbb2 f2f3 	udiv	r2, r2, r3
 8005cc4:	4b0c      	ldr	r3, [pc, #48]	; (8005cf8 <UART_SetConfig+0x118>)
 8005cc6:	fba3 0302 	umull	r0, r3, r3, r2
 8005cca:	095b      	lsrs	r3, r3, #5
 8005ccc:	2064      	movs	r0, #100	; 0x64
 8005cce:	fb00 f303 	mul.w	r3, r0, r3
 8005cd2:	1ad3      	subs	r3, r2, r3
 8005cd4:	011b      	lsls	r3, r3, #4
 8005cd6:	3332      	adds	r3, #50	; 0x32
 8005cd8:	4a07      	ldr	r2, [pc, #28]	; (8005cf8 <UART_SetConfig+0x118>)
 8005cda:	fba2 2303 	umull	r2, r3, r2, r3
 8005cde:	095b      	lsrs	r3, r3, #5
 8005ce0:	f003 020f 	and.w	r2, r3, #15
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	440a      	add	r2, r1
 8005cea:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005cec:	bf00      	nop
 8005cee:	3710      	adds	r7, #16
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}
 8005cf4:	40013800 	.word	0x40013800
 8005cf8:	51eb851f 	.word	0x51eb851f
 8005cfc:	00000000 	.word	0x00000000

08005d00 <AWG_Load_Waveform>:
#include "math.h"

#define MaxDepth 2048 // max AWG samples

void AWG_Load_Waveform(AWG_setup_struct AWG1)
{
 8005d00:	b084      	sub	sp, #16
 8005d02:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005d06:	b086      	sub	sp, #24
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8005d0e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	LOLA_enable_features(AWG_EN, 0); // disable AWG
 8005d12:	2100      	movs	r1, #0
 8005d14:	2002      	movs	r0, #2
 8005d16:	f000 fb63 	bl	80063e0 <LOLA_enable_features>

	uint8_t byte[4];
	int16_t data;

	uint16_t depth = trimInt((int)round(DACmaxFreq/AWG1.Freq), 1, (MaxDepth-1));
 8005d1a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005d1e:	a1b0      	add	r1, pc, #704	; (adr r1, 8005fe0 <AWG_Load_Waveform+0x2e0>)
 8005d20:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005d24:	f7fa fd02 	bl	800072c <__aeabi_ddiv>
 8005d28:	4602      	mov	r2, r0
 8005d2a:	460b      	mov	r3, r1
 8005d2c:	4610      	mov	r0, r2
 8005d2e:	4619      	mov	r1, r3
 8005d30:	f004 f946 	bl	8009fc0 <round>
 8005d34:	4602      	mov	r2, r0
 8005d36:	460b      	mov	r3, r1
 8005d38:	4610      	mov	r0, r2
 8005d3a:	4619      	mov	r1, r3
 8005d3c:	f7fa fe7c 	bl	8000a38 <__aeabi_d2iz>
 8005d40:	4603      	mov	r3, r0
 8005d42:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005d46:	2101      	movs	r1, #1
 8005d48:	4618      	mov	r0, r3
 8005d4a:	f001 f987 	bl	800705c <trimInt>
 8005d4e:	4603      	mov	r3, r0
 8005d50:	827b      	strh	r3, [r7, #18]


	uint16_t DepthPos = trimInt((int)round(depth*AWG1.DutyCycle/100), 1, (MaxDepth-1));
 8005d52:	8a7b      	ldrh	r3, [r7, #18]
 8005d54:	4618      	mov	r0, r3
 8005d56:	f7fa ffc1 	bl	8000cdc <__aeabi_i2f>
 8005d5a:	4602      	mov	r2, r0
 8005d5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d5e:	4619      	mov	r1, r3
 8005d60:	4610      	mov	r0, r2
 8005d62:	f7fb f80f 	bl	8000d84 <__aeabi_fmul>
 8005d66:	4603      	mov	r3, r0
 8005d68:	49a1      	ldr	r1, [pc, #644]	; (8005ff0 <AWG_Load_Waveform+0x2f0>)
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	f7fb f8be 	bl	8000eec <__aeabi_fdiv>
 8005d70:	4603      	mov	r3, r0
 8005d72:	4618      	mov	r0, r3
 8005d74:	f7fa fb58 	bl	8000428 <__aeabi_f2d>
 8005d78:	4602      	mov	r2, r0
 8005d7a:	460b      	mov	r3, r1
 8005d7c:	4610      	mov	r0, r2
 8005d7e:	4619      	mov	r1, r3
 8005d80:	f004 f91e 	bl	8009fc0 <round>
 8005d84:	4602      	mov	r2, r0
 8005d86:	460b      	mov	r3, r1
 8005d88:	4610      	mov	r0, r2
 8005d8a:	4619      	mov	r1, r3
 8005d8c:	f7fa fe54 	bl	8000a38 <__aeabi_d2iz>
 8005d90:	4603      	mov	r3, r0
 8005d92:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005d96:	2101      	movs	r1, #1
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f001 f95f 	bl	800705c <trimInt>
 8005d9e:	4603      	mov	r3, r0
 8005da0:	823b      	strh	r3, [r7, #16]
	uint16_t DepthNeg = trimInt((int)(depth-DepthPos), 1, (MaxDepth-1));
 8005da2:	8a7a      	ldrh	r2, [r7, #18]
 8005da4:	8a3b      	ldrh	r3, [r7, #16]
 8005da6:	1ad3      	subs	r3, r2, r3
 8005da8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005dac:	2101      	movs	r1, #1
 8005dae:	4618      	mov	r0, r3
 8005db0:	f001 f954 	bl	800705c <trimInt>
 8005db4:	4603      	mov	r3, r0
 8005db6:	81fb      	strh	r3, [r7, #14]

	// setting sample count
	byte[0] = 0;
 8005db8:	2300      	movs	r3, #0
 8005dba:	703b      	strb	r3, [r7, #0]
	byte[1] = (uint8_t)((depth>>8)&0x00ff);
 8005dbc:	8a7b      	ldrh	r3, [r7, #18]
 8005dbe:	0a1b      	lsrs	r3, r3, #8
 8005dc0:	b29b      	uxth	r3, r3
 8005dc2:	b2db      	uxtb	r3, r3
 8005dc4:	707b      	strb	r3, [r7, #1]
	byte[2] = (uint8_t)(depth&0x00ff);
 8005dc6:	8a7b      	ldrh	r3, [r7, #18]
 8005dc8:	b2db      	uxtb	r3, r3
 8005dca:	70bb      	strb	r3, [r7, #2]
	byte[3] = (uint8_t)AWG_MAXADRESS;
 8005dcc:	2306      	movs	r3, #6
 8005dce:	70fb      	strb	r3, [r7, #3]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 8005dd0:	4639      	mov	r1, r7
 8005dd2:	2364      	movs	r3, #100	; 0x64
 8005dd4:	2204      	movs	r2, #4
 8005dd6:	4887      	ldr	r0, [pc, #540]	; (8005ff4 <AWG_Load_Waveform+0x2f4>)
 8005dd8:	f7fe f834 	bl	8003e44 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8005ddc:	2200      	movs	r2, #0
 8005dde:	2110      	movs	r1, #16
 8005de0:	4885      	ldr	r0, [pc, #532]	; (8005ff8 <AWG_Load_Waveform+0x2f8>)
 8005de2:	f7fc fe20 	bl	8002a26 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8005de6:	2201      	movs	r2, #1
 8005de8:	2110      	movs	r1, #16
 8005dea:	4883      	ldr	r0, [pc, #524]	; (8005ff8 <AWG_Load_Waveform+0x2f8>)
 8005dec:	f7fc fe1b 	bl	8002a26 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8005df0:	2200      	movs	r2, #0
 8005df2:	2110      	movs	r1, #16
 8005df4:	4880      	ldr	r0, [pc, #512]	; (8005ff8 <AWG_Load_Waveform+0x2f8>)
 8005df6:	f7fc fe16 	bl	8002a26 <HAL_GPIO_WritePin>

	//Setting up clock
	uint32_t D = (uint32_t)round(MCLKfreq/(depth*AWG1.Freq));
 8005dfa:	8a7b      	ldrh	r3, [r7, #18]
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f7fa fb01 	bl	8000404 <__aeabi_i2d>
 8005e02:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005e06:	f7fa fb67 	bl	80004d8 <__aeabi_dmul>
 8005e0a:	4602      	mov	r2, r0
 8005e0c:	460b      	mov	r3, r1
 8005e0e:	a176      	add	r1, pc, #472	; (adr r1, 8005fe8 <AWG_Load_Waveform+0x2e8>)
 8005e10:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e14:	f7fa fc8a 	bl	800072c <__aeabi_ddiv>
 8005e18:	4602      	mov	r2, r0
 8005e1a:	460b      	mov	r3, r1
 8005e1c:	4610      	mov	r0, r2
 8005e1e:	4619      	mov	r1, r3
 8005e20:	f004 f8ce 	bl	8009fc0 <round>
 8005e24:	4602      	mov	r2, r0
 8005e26:	460b      	mov	r3, r1
 8005e28:	4610      	mov	r0, r2
 8005e2a:	4619      	mov	r1, r3
 8005e2c:	f7fa fe2c 	bl	8000a88 <__aeabi_d2uiz>
 8005e30:	4603      	mov	r3, r0
 8005e32:	60bb      	str	r3, [r7, #8]

	data = D;
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	82fb      	strh	r3, [r7, #22]

	byte[0] = (uint8_t)((data>>16)&0x00ff);
 8005e38:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005e3c:	141b      	asrs	r3, r3, #16
 8005e3e:	b2db      	uxtb	r3, r3
 8005e40:	703b      	strb	r3, [r7, #0]
	byte[1] = (uint8_t)((data>>8)&0x00ff);
 8005e42:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005e46:	121b      	asrs	r3, r3, #8
 8005e48:	b21b      	sxth	r3, r3
 8005e4a:	b2db      	uxtb	r3, r3
 8005e4c:	707b      	strb	r3, [r7, #1]
	byte[2] = (uint8_t)(data&0x00ff);
 8005e4e:	8afb      	ldrh	r3, [r7, #22]
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	70bb      	strb	r3, [r7, #2]
	byte[3] = (uint8_t)AWG_D;
 8005e54:	2302      	movs	r3, #2
 8005e56:	70fb      	strb	r3, [r7, #3]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 8005e58:	4639      	mov	r1, r7
 8005e5a:	2364      	movs	r3, #100	; 0x64
 8005e5c:	2204      	movs	r2, #4
 8005e5e:	4865      	ldr	r0, [pc, #404]	; (8005ff4 <AWG_Load_Waveform+0x2f4>)
 8005e60:	f7fd fff0 	bl	8003e44 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8005e64:	2201      	movs	r2, #1
 8005e66:	2110      	movs	r1, #16
 8005e68:	4863      	ldr	r0, [pc, #396]	; (8005ff8 <AWG_Load_Waveform+0x2f8>)
 8005e6a:	f7fc fddc 	bl	8002a26 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8005e6e:	2200      	movs	r2, #0
 8005e70:	2110      	movs	r1, #16
 8005e72:	4861      	ldr	r0, [pc, #388]	; (8005ff8 <AWG_Load_Waveform+0x2f8>)
 8005e74:	f7fc fdd7 	bl	8002a26 <HAL_GPIO_WritePin>

	// loading waveform
	float relativeDACcode = 2047*AWG1.Upp/(2*MAX_AMPLITUDE); // multiply any number from -1 to 1 and you will get direct code for DAC
 8005e78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e7a:	4960      	ldr	r1, [pc, #384]	; (8005ffc <AWG_Load_Waveform+0x2fc>)
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	f7fa ff81 	bl	8000d84 <__aeabi_fmul>
 8005e82:	4603      	mov	r3, r0
 8005e84:	461c      	mov	r4, r3
 8005e86:	4b5e      	ldr	r3, [pc, #376]	; (8006000 <AWG_Load_Waveform+0x300>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4619      	mov	r1, r3
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	f7fa fe71 	bl	8000b74 <__addsf3>
 8005e92:	4603      	mov	r3, r0
 8005e94:	4619      	mov	r1, r3
 8005e96:	4620      	mov	r0, r4
 8005e98:	f7fb f828 	bl	8000eec <__aeabi_fdiv>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	607b      	str	r3, [r7, #4]

	for(int16_t addr = 0; addr < depth; addr++)
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	82bb      	strh	r3, [r7, #20]
 8005ea4:	e16b      	b.n	800617e <AWG_Load_Waveform+0x47e>
	{

		switch(AWG1.waveform)
 8005ea6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005eaa:	2b03      	cmp	r3, #3
 8005eac:	f200 8133 	bhi.w	8006116 <AWG_Load_Waveform+0x416>
 8005eb0:	a201      	add	r2, pc, #4	; (adr r2, 8005eb8 <AWG_Load_Waveform+0x1b8>)
 8005eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eb6:	bf00      	nop
 8005eb8:	08005ec9 	.word	0x08005ec9
 8005ebc:	08005f5d 	.word	0x08005f5d
 8005ec0:	08006093 	.word	0x08006093
 8005ec4:	08006117 	.word	0x08006117
		{
			case Square: data = (int16_t)round((addr>=(depth*AWG1.DutyCycle/100))*relativeDACcode-(relativeDACcode/2.0)); break;
 8005ec8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005ecc:	4618      	mov	r0, r3
 8005ece:	f7fa ff05 	bl	8000cdc <__aeabi_i2f>
 8005ed2:	4604      	mov	r4, r0
 8005ed4:	8a7b      	ldrh	r3, [r7, #18]
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f7fa ff00 	bl	8000cdc <__aeabi_i2f>
 8005edc:	4602      	mov	r2, r0
 8005ede:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ee0:	4619      	mov	r1, r3
 8005ee2:	4610      	mov	r0, r2
 8005ee4:	f7fa ff4e 	bl	8000d84 <__aeabi_fmul>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	4941      	ldr	r1, [pc, #260]	; (8005ff0 <AWG_Load_Waveform+0x2f0>)
 8005eec:	4618      	mov	r0, r3
 8005eee:	f7fa fffd 	bl	8000eec <__aeabi_fdiv>
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	4619      	mov	r1, r3
 8005ef6:	4620      	mov	r0, r4
 8005ef8:	f7fb f8f6 	bl	80010e8 <__aeabi_fcmpge>
 8005efc:	4603      	mov	r3, r0
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d002      	beq.n	8005f08 <AWG_Load_Waveform+0x208>
 8005f02:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8005f06:	e001      	b.n	8005f0c <AWG_Load_Waveform+0x20c>
 8005f08:	f04f 0300 	mov.w	r3, #0
 8005f0c:	6879      	ldr	r1, [r7, #4]
 8005f0e:	4618      	mov	r0, r3
 8005f10:	f7fa ff38 	bl	8000d84 <__aeabi_fmul>
 8005f14:	4603      	mov	r3, r0
 8005f16:	4618      	mov	r0, r3
 8005f18:	f7fa fa86 	bl	8000428 <__aeabi_f2d>
 8005f1c:	4604      	mov	r4, r0
 8005f1e:	460d      	mov	r5, r1
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f7fa fa81 	bl	8000428 <__aeabi_f2d>
 8005f26:	f04f 0200 	mov.w	r2, #0
 8005f2a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005f2e:	f7fa fbfd 	bl	800072c <__aeabi_ddiv>
 8005f32:	4602      	mov	r2, r0
 8005f34:	460b      	mov	r3, r1
 8005f36:	4620      	mov	r0, r4
 8005f38:	4629      	mov	r1, r5
 8005f3a:	f7fa f915 	bl	8000168 <__aeabi_dsub>
 8005f3e:	4602      	mov	r2, r0
 8005f40:	460b      	mov	r3, r1
 8005f42:	4610      	mov	r0, r2
 8005f44:	4619      	mov	r1, r3
 8005f46:	f004 f83b 	bl	8009fc0 <round>
 8005f4a:	4602      	mov	r2, r0
 8005f4c:	460b      	mov	r3, r1
 8005f4e:	4610      	mov	r0, r2
 8005f50:	4619      	mov	r1, r3
 8005f52:	f7fa fd71 	bl	8000a38 <__aeabi_d2iz>
 8005f56:	4603      	mov	r3, r0
 8005f58:	82fb      	strh	r3, [r7, #22]
 8005f5a:	e0dc      	b.n	8006116 <AWG_Load_Waveform+0x416>

			case Triangle:	if(addr <= DepthPos) data = (int16_t)round(relativeDACcode*addr/(DepthPos*1.0)-(relativeDACcode/2.0)); // rising edge
 8005f5c:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8005f60:	8a3b      	ldrh	r3, [r7, #16]
 8005f62:	429a      	cmp	r2, r3
 8005f64:	dc4e      	bgt.n	8006004 <AWG_Load_Waveform+0x304>
 8005f66:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f7fa feb6 	bl	8000cdc <__aeabi_i2f>
 8005f70:	4603      	mov	r3, r0
 8005f72:	6879      	ldr	r1, [r7, #4]
 8005f74:	4618      	mov	r0, r3
 8005f76:	f7fa ff05 	bl	8000d84 <__aeabi_fmul>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	f7fa fa53 	bl	8000428 <__aeabi_f2d>
 8005f82:	4604      	mov	r4, r0
 8005f84:	460d      	mov	r5, r1
 8005f86:	8a3b      	ldrh	r3, [r7, #16]
 8005f88:	4618      	mov	r0, r3
 8005f8a:	f7fa fa3b 	bl	8000404 <__aeabi_i2d>
 8005f8e:	4602      	mov	r2, r0
 8005f90:	460b      	mov	r3, r1
 8005f92:	4620      	mov	r0, r4
 8005f94:	4629      	mov	r1, r5
 8005f96:	f7fa fbc9 	bl	800072c <__aeabi_ddiv>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	460b      	mov	r3, r1
 8005f9e:	4614      	mov	r4, r2
 8005fa0:	461d      	mov	r5, r3
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f7fa fa40 	bl	8000428 <__aeabi_f2d>
 8005fa8:	f04f 0200 	mov.w	r2, #0
 8005fac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005fb0:	f7fa fbbc 	bl	800072c <__aeabi_ddiv>
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	460b      	mov	r3, r1
 8005fb8:	4620      	mov	r0, r4
 8005fba:	4629      	mov	r1, r5
 8005fbc:	f7fa f8d4 	bl	8000168 <__aeabi_dsub>
 8005fc0:	4602      	mov	r2, r0
 8005fc2:	460b      	mov	r3, r1
 8005fc4:	4610      	mov	r0, r2
 8005fc6:	4619      	mov	r1, r3
 8005fc8:	f003 fffa 	bl	8009fc0 <round>
 8005fcc:	4602      	mov	r2, r0
 8005fce:	460b      	mov	r3, r1
 8005fd0:	4610      	mov	r0, r2
 8005fd2:	4619      	mov	r1, r3
 8005fd4:	f7fa fd30 	bl	8000a38 <__aeabi_d2iz>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	82fb      	strh	r3, [r7, #22]
							else data = (int16_t)round(relativeDACcode*(1-(addr-DepthPos)/(DepthNeg*1.0))-(relativeDACcode/2.0)); break; // falling edge
 8005fdc:	e09b      	b.n	8006116 <AWG_Load_Waveform+0x416>
 8005fde:	bf00      	nop
 8005fe0:	00000000 	.word	0x00000000
 8005fe4:	417312d0 	.word	0x417312d0
 8005fe8:	00000000 	.word	0x00000000
 8005fec:	41b0b076 	.word	0x41b0b076
 8005ff0:	42c80000 	.word	0x42c80000
 8005ff4:	20000290 	.word	0x20000290
 8005ff8:	40010800 	.word	0x40010800
 8005ffc:	44ffe000 	.word	0x44ffe000
 8006000:	200003c4 	.word	0x200003c4
 8006004:	6878      	ldr	r0, [r7, #4]
 8006006:	f7fa fa0f 	bl	8000428 <__aeabi_f2d>
 800600a:	4604      	mov	r4, r0
 800600c:	460d      	mov	r5, r1
 800600e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8006012:	8a3b      	ldrh	r3, [r7, #16]
 8006014:	1ad3      	subs	r3, r2, r3
 8006016:	4618      	mov	r0, r3
 8006018:	f7fa f9f4 	bl	8000404 <__aeabi_i2d>
 800601c:	4680      	mov	r8, r0
 800601e:	4689      	mov	r9, r1
 8006020:	89fb      	ldrh	r3, [r7, #14]
 8006022:	4618      	mov	r0, r3
 8006024:	f7fa f9ee 	bl	8000404 <__aeabi_i2d>
 8006028:	4602      	mov	r2, r0
 800602a:	460b      	mov	r3, r1
 800602c:	4640      	mov	r0, r8
 800602e:	4649      	mov	r1, r9
 8006030:	f7fa fb7c 	bl	800072c <__aeabi_ddiv>
 8006034:	4602      	mov	r2, r0
 8006036:	460b      	mov	r3, r1
 8006038:	f04f 0000 	mov.w	r0, #0
 800603c:	495a      	ldr	r1, [pc, #360]	; (80061a8 <AWG_Load_Waveform+0x4a8>)
 800603e:	f7fa f893 	bl	8000168 <__aeabi_dsub>
 8006042:	4602      	mov	r2, r0
 8006044:	460b      	mov	r3, r1
 8006046:	4620      	mov	r0, r4
 8006048:	4629      	mov	r1, r5
 800604a:	f7fa fa45 	bl	80004d8 <__aeabi_dmul>
 800604e:	4602      	mov	r2, r0
 8006050:	460b      	mov	r3, r1
 8006052:	4614      	mov	r4, r2
 8006054:	461d      	mov	r5, r3
 8006056:	6878      	ldr	r0, [r7, #4]
 8006058:	f7fa f9e6 	bl	8000428 <__aeabi_f2d>
 800605c:	f04f 0200 	mov.w	r2, #0
 8006060:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006064:	f7fa fb62 	bl	800072c <__aeabi_ddiv>
 8006068:	4602      	mov	r2, r0
 800606a:	460b      	mov	r3, r1
 800606c:	4620      	mov	r0, r4
 800606e:	4629      	mov	r1, r5
 8006070:	f7fa f87a 	bl	8000168 <__aeabi_dsub>
 8006074:	4602      	mov	r2, r0
 8006076:	460b      	mov	r3, r1
 8006078:	4610      	mov	r0, r2
 800607a:	4619      	mov	r1, r3
 800607c:	f003 ffa0 	bl	8009fc0 <round>
 8006080:	4602      	mov	r2, r0
 8006082:	460b      	mov	r3, r1
 8006084:	4610      	mov	r0, r2
 8006086:	4619      	mov	r1, r3
 8006088:	f7fa fcd6 	bl	8000a38 <__aeabi_d2iz>
 800608c:	4603      	mov	r3, r0
 800608e:	82fb      	strh	r3, [r7, #22]
 8006090:	e041      	b.n	8006116 <AWG_Load_Waveform+0x416>

			case Sine: data = (int16_t)round(relativeDACcode*sinf((addr*3.14159*2)/(1.0*depth))); break;
 8006092:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006096:	4618      	mov	r0, r3
 8006098:	f7fa f9b4 	bl	8000404 <__aeabi_i2d>
 800609c:	a340      	add	r3, pc, #256	; (adr r3, 80061a0 <AWG_Load_Waveform+0x4a0>)
 800609e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060a2:	f7fa fa19 	bl	80004d8 <__aeabi_dmul>
 80060a6:	4602      	mov	r2, r0
 80060a8:	460b      	mov	r3, r1
 80060aa:	4610      	mov	r0, r2
 80060ac:	4619      	mov	r1, r3
 80060ae:	4602      	mov	r2, r0
 80060b0:	460b      	mov	r3, r1
 80060b2:	f7fa f85b 	bl	800016c <__adddf3>
 80060b6:	4602      	mov	r2, r0
 80060b8:	460b      	mov	r3, r1
 80060ba:	4614      	mov	r4, r2
 80060bc:	461d      	mov	r5, r3
 80060be:	8a7b      	ldrh	r3, [r7, #18]
 80060c0:	4618      	mov	r0, r3
 80060c2:	f7fa f99f 	bl	8000404 <__aeabi_i2d>
 80060c6:	4602      	mov	r2, r0
 80060c8:	460b      	mov	r3, r1
 80060ca:	4620      	mov	r0, r4
 80060cc:	4629      	mov	r1, r5
 80060ce:	f7fa fb2d 	bl	800072c <__aeabi_ddiv>
 80060d2:	4602      	mov	r2, r0
 80060d4:	460b      	mov	r3, r1
 80060d6:	4610      	mov	r0, r2
 80060d8:	4619      	mov	r1, r3
 80060da:	f7fa fcf5 	bl	8000ac8 <__aeabi_d2f>
 80060de:	4603      	mov	r3, r0
 80060e0:	4618      	mov	r0, r3
 80060e2:	f003 ff33 	bl	8009f4c <sinf>
 80060e6:	4603      	mov	r3, r0
 80060e8:	6879      	ldr	r1, [r7, #4]
 80060ea:	4618      	mov	r0, r3
 80060ec:	f7fa fe4a 	bl	8000d84 <__aeabi_fmul>
 80060f0:	4603      	mov	r3, r0
 80060f2:	4618      	mov	r0, r3
 80060f4:	f7fa f998 	bl	8000428 <__aeabi_f2d>
 80060f8:	4602      	mov	r2, r0
 80060fa:	460b      	mov	r3, r1
 80060fc:	4610      	mov	r0, r2
 80060fe:	4619      	mov	r1, r3
 8006100:	f003 ff5e 	bl	8009fc0 <round>
 8006104:	4602      	mov	r2, r0
 8006106:	460b      	mov	r3, r1
 8006108:	4610      	mov	r0, r2
 800610a:	4619      	mov	r1, r3
 800610c:	f7fa fc94 	bl	8000a38 <__aeabi_d2iz>
 8006110:	4603      	mov	r3, r0
 8006112:	82fb      	strh	r3, [r7, #22]
 8006114:	bf00      	nop

			case Func: break;
		}

		byte[0] = (int8_t)((addr>>4)&0x00ff);
 8006116:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800611a:	111b      	asrs	r3, r3, #4
 800611c:	b21b      	sxth	r3, r3
 800611e:	b2db      	uxtb	r3, r3
 8006120:	703b      	strb	r3, [r7, #0]
		byte[1] = (int8_t)(((data>>8)&0x000f)|((addr<<4)&0x00f0));
 8006122:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8006126:	121b      	asrs	r3, r3, #8
 8006128:	b21b      	sxth	r3, r3
 800612a:	b25b      	sxtb	r3, r3
 800612c:	f003 030f 	and.w	r3, r3, #15
 8006130:	b25a      	sxtb	r2, r3
 8006132:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006136:	011b      	lsls	r3, r3, #4
 8006138:	b25b      	sxtb	r3, r3
 800613a:	f023 030f 	bic.w	r3, r3, #15
 800613e:	b25b      	sxtb	r3, r3
 8006140:	4313      	orrs	r3, r2
 8006142:	b25b      	sxtb	r3, r3
 8006144:	b2db      	uxtb	r3, r3
 8006146:	707b      	strb	r3, [r7, #1]
		byte[2] = (int8_t)(data&0x00ff);
 8006148:	8afb      	ldrh	r3, [r7, #22]
 800614a:	b2db      	uxtb	r3, r3
 800614c:	70bb      	strb	r3, [r7, #2]
		byte[3] = (int8_t)AWG_DATA;
 800614e:	2305      	movs	r3, #5
 8006150:	70fb      	strb	r3, [r7, #3]

		HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 8006152:	4639      	mov	r1, r7
 8006154:	2364      	movs	r3, #100	; 0x64
 8006156:	2204      	movs	r2, #4
 8006158:	4814      	ldr	r0, [pc, #80]	; (80061ac <AWG_Load_Waveform+0x4ac>)
 800615a:	f7fd fe73 	bl	8003e44 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 800615e:	2201      	movs	r2, #1
 8006160:	2110      	movs	r1, #16
 8006162:	4813      	ldr	r0, [pc, #76]	; (80061b0 <AWG_Load_Waveform+0x4b0>)
 8006164:	f7fc fc5f 	bl	8002a26 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006168:	2200      	movs	r2, #0
 800616a:	2110      	movs	r1, #16
 800616c:	4810      	ldr	r0, [pc, #64]	; (80061b0 <AWG_Load_Waveform+0x4b0>)
 800616e:	f7fc fc5a 	bl	8002a26 <HAL_GPIO_WritePin>
	for(int16_t addr = 0; addr < depth; addr++)
 8006172:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006176:	b29b      	uxth	r3, r3
 8006178:	3301      	adds	r3, #1
 800617a:	b29b      	uxth	r3, r3
 800617c:	82bb      	strh	r3, [r7, #20]
 800617e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8006182:	8a7b      	ldrh	r3, [r7, #18]
 8006184:	429a      	cmp	r2, r3
 8006186:	f6ff ae8e 	blt.w	8005ea6 <AWG_Load_Waveform+0x1a6>
	}
		LOLA_enable_features(AWG_EN, 1); // enable AWG
 800618a:	2101      	movs	r1, #1
 800618c:	2002      	movs	r0, #2
 800618e:	f000 f927 	bl	80063e0 <LOLA_enable_features>
}
 8006192:	bf00      	nop
 8006194:	3718      	adds	r7, #24
 8006196:	46bd      	mov	sp, r7
 8006198:	e8bd 43b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, lr}
 800619c:	b004      	add	sp, #16
 800619e:	4770      	bx	lr
 80061a0:	f01b866e 	.word	0xf01b866e
 80061a4:	400921f9 	.word	0x400921f9
 80061a8:	3ff00000 	.word	0x3ff00000
 80061ac:	20000290 	.word	0x20000290
 80061b0:	40010800 	.word	0x40010800

080061b4 <LOLA_CFG_SEL>:
#include "board.h"
#include "ProgRef.h"


void LOLA_CFG_SEL(InitType t)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b082      	sub	sp, #8
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	4603      	mov	r3, r0
 80061bc:	71fb      	strb	r3, [r7, #7]
	switch(t)
 80061be:	79fb      	ldrb	r3, [r7, #7]
 80061c0:	2b05      	cmp	r3, #5
 80061c2:	f200 8081 	bhi.w	80062c8 <LOLA_CFG_SEL+0x114>
 80061c6:	a201      	add	r2, pc, #4	; (adr r2, 80061cc <LOLA_CFG_SEL+0x18>)
 80061c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061cc:	080061e5 	.word	0x080061e5
 80061d0:	0800620b 	.word	0x0800620b
 80061d4:	08006231 	.word	0x08006231
 80061d8:	08006257 	.word	0x08006257
 80061dc:	0800627d 	.word	0x0800627d
 80061e0:	080062a3 	.word	0x080062a3
		{
			// reference: http://dangerousprototypes.com/docs/Xilinx_Spartan_3_FPGA_quick_start#Boot_configuration
			case Master_Serial:
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 0);
 80061e4:	2200      	movs	r2, #0
 80061e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80061ea:	4843      	ldr	r0, [pc, #268]	; (80062f8 <LOLA_CFG_SEL+0x144>)
 80061ec:	f7fc fc1b 	bl	8002a26 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 0);
 80061f0:	2200      	movs	r2, #0
 80061f2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80061f6:	4840      	ldr	r0, [pc, #256]	; (80062f8 <LOLA_CFG_SEL+0x144>)
 80061f8:	f7fc fc15 	bl	8002a26 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 0);
 80061fc:	2200      	movs	r2, #0
 80061fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006202:	483d      	ldr	r0, [pc, #244]	; (80062f8 <LOLA_CFG_SEL+0x144>)
 8006204:	f7fc fc0f 	bl	8002a26 <HAL_GPIO_WritePin>
			break;
 8006208:	e071      	b.n	80062ee <LOLA_CFG_SEL+0x13a>

			case SPI_FLASH:	// SPI FLASH
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 0);
 800620a:	2200      	movs	r2, #0
 800620c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006210:	4839      	ldr	r0, [pc, #228]	; (80062f8 <LOLA_CFG_SEL+0x144>)
 8006212:	f7fc fc08 	bl	8002a26 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 0);
 8006216:	2200      	movs	r2, #0
 8006218:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800621c:	4836      	ldr	r0, [pc, #216]	; (80062f8 <LOLA_CFG_SEL+0x144>)
 800621e:	f7fc fc02 	bl	8002a26 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 1);
 8006222:	2201      	movs	r2, #1
 8006224:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006228:	4833      	ldr	r0, [pc, #204]	; (80062f8 <LOLA_CFG_SEL+0x144>)
 800622a:	f7fc fbfc 	bl	8002a26 <HAL_GPIO_WritePin>
			break;
 800622e:	e05e      	b.n	80062ee <LOLA_CFG_SEL+0x13a>

			case BPI_Up:
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 0);
 8006230:	2200      	movs	r2, #0
 8006232:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006236:	4830      	ldr	r0, [pc, #192]	; (80062f8 <LOLA_CFG_SEL+0x144>)
 8006238:	f7fc fbf5 	bl	8002a26 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 1);
 800623c:	2201      	movs	r2, #1
 800623e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006242:	482d      	ldr	r0, [pc, #180]	; (80062f8 <LOLA_CFG_SEL+0x144>)
 8006244:	f7fc fbef 	bl	8002a26 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 0);
 8006248:	2200      	movs	r2, #0
 800624a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800624e:	482a      	ldr	r0, [pc, #168]	; (80062f8 <LOLA_CFG_SEL+0x144>)
 8006250:	f7fc fbe9 	bl	8002a26 <HAL_GPIO_WritePin>
			break;
 8006254:	e04b      	b.n	80062ee <LOLA_CFG_SEL+0x13a>

			case BPI_Down:
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 0);
 8006256:	2200      	movs	r2, #0
 8006258:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800625c:	4826      	ldr	r0, [pc, #152]	; (80062f8 <LOLA_CFG_SEL+0x144>)
 800625e:	f7fc fbe2 	bl	8002a26 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 1);
 8006262:	2201      	movs	r2, #1
 8006264:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006268:	4823      	ldr	r0, [pc, #140]	; (80062f8 <LOLA_CFG_SEL+0x144>)
 800626a:	f7fc fbdc 	bl	8002a26 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 1);
 800626e:	2201      	movs	r2, #1
 8006270:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006274:	4820      	ldr	r0, [pc, #128]	; (80062f8 <LOLA_CFG_SEL+0x144>)
 8006276:	f7fc fbd6 	bl	8002a26 <HAL_GPIO_WritePin>
			break;
 800627a:	e038      	b.n	80062ee <LOLA_CFG_SEL+0x13a>

			case Slave_parallel:
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 1);
 800627c:	2201      	movs	r2, #1
 800627e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006282:	481d      	ldr	r0, [pc, #116]	; (80062f8 <LOLA_CFG_SEL+0x144>)
 8006284:	f7fc fbcf 	bl	8002a26 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 1);
 8006288:	2201      	movs	r2, #1
 800628a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800628e:	481a      	ldr	r0, [pc, #104]	; (80062f8 <LOLA_CFG_SEL+0x144>)
 8006290:	f7fc fbc9 	bl	8002a26 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 0);
 8006294:	2200      	movs	r2, #0
 8006296:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800629a:	4817      	ldr	r0, [pc, #92]	; (80062f8 <LOLA_CFG_SEL+0x144>)
 800629c:	f7fc fbc3 	bl	8002a26 <HAL_GPIO_WritePin>
			break;
 80062a0:	e025      	b.n	80062ee <LOLA_CFG_SEL+0x13a>

			case Slave_Serial:
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 1);
 80062a2:	2201      	movs	r2, #1
 80062a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80062a8:	4813      	ldr	r0, [pc, #76]	; (80062f8 <LOLA_CFG_SEL+0x144>)
 80062aa:	f7fc fbbc 	bl	8002a26 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 1);
 80062ae:	2201      	movs	r2, #1
 80062b0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80062b4:	4810      	ldr	r0, [pc, #64]	; (80062f8 <LOLA_CFG_SEL+0x144>)
 80062b6:	f7fc fbb6 	bl	8002a26 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 1);
 80062ba:	2201      	movs	r2, #1
 80062bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80062c0:	480d      	ldr	r0, [pc, #52]	; (80062f8 <LOLA_CFG_SEL+0x144>)
 80062c2:	f7fc fbb0 	bl	8002a26 <HAL_GPIO_WritePin>
			break;
 80062c6:	e012      	b.n	80062ee <LOLA_CFG_SEL+0x13a>

			default: // JTAG on default
				HAL_GPIO_WritePin(M2_GPIO_Port, M2_Pin, 1);
 80062c8:	2201      	movs	r2, #1
 80062ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80062ce:	480a      	ldr	r0, [pc, #40]	; (80062f8 <LOLA_CFG_SEL+0x144>)
 80062d0:	f7fc fba9 	bl	8002a26 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_GPIO_Port, M1_Pin, 0);
 80062d4:	2200      	movs	r2, #0
 80062d6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80062da:	4807      	ldr	r0, [pc, #28]	; (80062f8 <LOLA_CFG_SEL+0x144>)
 80062dc:	f7fc fba3 	bl	8002a26 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M0_GPIO_Port, M0_Pin, 1);
 80062e0:	2201      	movs	r2, #1
 80062e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80062e6:	4804      	ldr	r0, [pc, #16]	; (80062f8 <LOLA_CFG_SEL+0x144>)
 80062e8:	f7fc fb9d 	bl	8002a26 <HAL_GPIO_WritePin>
			break;
 80062ec:	bf00      	nop
		}
}
 80062ee:	bf00      	nop
 80062f0:	3708      	adds	r7, #8
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}
 80062f6:	bf00      	nop
 80062f8:	40010c00 	.word	0x40010c00

080062fc <LOLA_Init>:

uint8_t LOLA_Init(LOLAconfig_struct LOLAconfig) // waits forever if maxatempts > 10000
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b084      	sub	sp, #16
 8006300:	af00      	add	r7, sp, #0
 8006302:	463b      	mov	r3, r7
 8006304:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t AttemptsLeft;
	uint16_t FID = 0;
 8006308:	2300      	movs	r3, #0
 800630a:	817b      	strh	r3, [r7, #10]
	uint16_t TrialsLeft = LOLAconfig.Trials;
 800630c:	887b      	ldrh	r3, [r7, #2]
 800630e:	81bb      	strh	r3, [r7, #12]

	LOLAconfig.Status = NO_FIRMWARE;
 8006310:	2300      	movs	r3, #0
 8006312:	703b      	strb	r3, [r7, #0]

	do{

		LOLA_Reset();
 8006314:	f000 f854 	bl	80063c0 <LOLA_Reset>

		HAL_Delay(100);
 8006318:	2064      	movs	r0, #100	; 0x64
 800631a:	f7fb fdf3 	bl	8001f04 <HAL_Delay>

		LOLA_CFG_SEL(LOLAconfig.Config);
 800631e:	787b      	ldrb	r3, [r7, #1]
 8006320:	4618      	mov	r0, r3
 8006322:	f7ff ff47 	bl	80061b4 <LOLA_CFG_SEL>

		AttemptsLeft = 20;
 8006326:	2314      	movs	r3, #20
 8006328:	81fb      	strh	r3, [r7, #14]

		if(LOLAconfig.Config == JTAG)	// unlimited timer for manual JTAG configuration
 800632a:	787b      	ldrb	r3, [r7, #1]
 800632c:	2b06      	cmp	r3, #6
 800632e:	d10f      	bne.n	8006350 <LOLA_Init+0x54>
			while(HAL_GPIO_ReadPin(INITB_GPIO_Port, INITB_Pin)){}
 8006330:	bf00      	nop
 8006332:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006336:	4821      	ldr	r0, [pc, #132]	; (80063bc <LOLA_Init+0xc0>)
 8006338:	f7fc fb5e 	bl	80029f8 <HAL_GPIO_ReadPin>
 800633c:	4603      	mov	r3, r0
 800633e:	2b00      	cmp	r3, #0
 8006340:	d1f7      	bne.n	8006332 <LOLA_Init+0x36>
 8006342:	e010      	b.n	8006366 <LOLA_Init+0x6a>
		else
			while(HAL_GPIO_ReadPin(INITB_GPIO_Port, INITB_Pin) && AttemptsLeft > 0)
			{
				AttemptsLeft--;
 8006344:	89fb      	ldrh	r3, [r7, #14]
 8006346:	3b01      	subs	r3, #1
 8006348:	81fb      	strh	r3, [r7, #14]
				HAL_Delay(100);
 800634a:	2064      	movs	r0, #100	; 0x64
 800634c:	f7fb fdda 	bl	8001f04 <HAL_Delay>
			while(HAL_GPIO_ReadPin(INITB_GPIO_Port, INITB_Pin) && AttemptsLeft > 0)
 8006350:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006354:	4819      	ldr	r0, [pc, #100]	; (80063bc <LOLA_Init+0xc0>)
 8006356:	f7fc fb4f 	bl	80029f8 <HAL_GPIO_ReadPin>
 800635a:	4603      	mov	r3, r0
 800635c:	2b00      	cmp	r3, #0
 800635e:	d002      	beq.n	8006366 <LOLA_Init+0x6a>
 8006360:	89fb      	ldrh	r3, [r7, #14]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d1ee      	bne.n	8006344 <LOLA_Init+0x48>
			}

		if(AttemptsLeft > 0)
 8006366:	89fb      	ldrh	r3, [r7, #14]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d012      	beq.n	8006392 <LOLA_Init+0x96>
		{
			HAL_Delay(1000);
 800636c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006370:	f7fb fdc8 	bl	8001f04 <HAL_Delay>
			FID = LOLA_GET_FIRMWAREID();
 8006374:	f000 f892 	bl	800649c <LOLA_GET_FIRMWAREID>
 8006378:	4603      	mov	r3, r0
 800637a:	817b      	strh	r3, [r7, #10]

			if(LOLAconfig.compatibleFirmwareID = FID) LOLAconfig.Status = FIRMWARE_OK;
 800637c:	897b      	ldrh	r3, [r7, #10]
 800637e:	80bb      	strh	r3, [r7, #4]
 8006380:	88bb      	ldrh	r3, [r7, #4]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d002      	beq.n	800638c <LOLA_Init+0x90>
 8006386:	2302      	movs	r3, #2
 8006388:	703b      	strb	r3, [r7, #0]
 800638a:	e004      	b.n	8006396 <LOLA_Init+0x9a>
			else LOLAconfig.Status = INVALID_FIRMWARE;
 800638c:	2301      	movs	r3, #1
 800638e:	703b      	strb	r3, [r7, #0]
 8006390:	e001      	b.n	8006396 <LOLA_Init+0x9a>
		}
		else LOLAconfig.Status = NO_FIRMWARE;
 8006392:	2300      	movs	r3, #0
 8006394:	703b      	strb	r3, [r7, #0]

		TrialsLeft--;
 8006396:	89bb      	ldrh	r3, [r7, #12]
 8006398:	3b01      	subs	r3, #1
 800639a:	81bb      	strh	r3, [r7, #12]

	}while(TrialsLeft > 0 && LOLAconfig.Status != FIRMWARE_OK);
 800639c:	89bb      	ldrh	r3, [r7, #12]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d002      	beq.n	80063a8 <LOLA_Init+0xac>
 80063a2:	783b      	ldrb	r3, [r7, #0]
 80063a4:	2b02      	cmp	r3, #2
 80063a6:	d1b5      	bne.n	8006314 <LOLA_Init+0x18>

	if(LOLAconfig.Status == FIRMWARE_OK) return 1;	// sucesfull configuration
 80063a8:	783b      	ldrb	r3, [r7, #0]
 80063aa:	2b02      	cmp	r3, #2
 80063ac:	d101      	bne.n	80063b2 <LOLA_Init+0xb6>
 80063ae:	2301      	movs	r3, #1
 80063b0:	e000      	b.n	80063b4 <LOLA_Init+0xb8>
	else return 0; // timer ran out
 80063b2:	2300      	movs	r3, #0
}
 80063b4:	4618      	mov	r0, r3
 80063b6:	3710      	adds	r7, #16
 80063b8:	46bd      	mov	sp, r7
 80063ba:	bd80      	pop	{r7, pc}
 80063bc:	40010800 	.word	0x40010800

080063c0 <LOLA_Reset>:

void LOLA_Reset()
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PROGB_GPIO_Port, PROGB_Pin, 0);
 80063c4:	2200      	movs	r2, #0
 80063c6:	2108      	movs	r1, #8
 80063c8:	4804      	ldr	r0, [pc, #16]	; (80063dc <LOLA_Reset+0x1c>)
 80063ca:	f7fc fb2c 	bl	8002a26 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PROGB_GPIO_Port, PROGB_Pin, 1);
 80063ce:	2201      	movs	r2, #1
 80063d0:	2108      	movs	r1, #8
 80063d2:	4802      	ldr	r0, [pc, #8]	; (80063dc <LOLA_Reset+0x1c>)
 80063d4:	f7fc fb27 	bl	8002a26 <HAL_GPIO_WritePin>
}
 80063d8:	bf00      	nop
 80063da:	bd80      	pop	{r7, pc}
 80063dc:	40010800 	.word	0x40010800

080063e0 <LOLA_enable_features>:
}*/

uint16_t enablersReg = 0;

void LOLA_enable_features(LOLAfeatures LOLAfeatures1, uint8_t ENABLE)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b084      	sub	sp, #16
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	4603      	mov	r3, r0
 80063e8:	460a      	mov	r2, r1
 80063ea:	71fb      	strb	r3, [r7, #7]
 80063ec:	4613      	mov	r3, r2
 80063ee:	71bb      	strb	r3, [r7, #6]
	uint16_t enablersMask = 0x0001 << LOLAfeatures1;
 80063f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063f4:	2201      	movs	r2, #1
 80063f6:	fa02 f303 	lsl.w	r3, r2, r3
 80063fa:	81fb      	strh	r3, [r7, #14]
	uint8_t byte[4];

	if((uint16_t)LOLAfeatures1 == (uint16_t)ALL_EN) 	enablersMask = 0xffff;
 80063fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006400:	b29b      	uxth	r3, r3
 8006402:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006406:	4293      	cmp	r3, r2
 8006408:	d102      	bne.n	8006410 <LOLA_enable_features+0x30>
 800640a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800640e:	81fb      	strh	r3, [r7, #14]

	if(ENABLE) 	enablersReg |= enablersMask;
 8006410:	79bb      	ldrb	r3, [r7, #6]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d007      	beq.n	8006426 <LOLA_enable_features+0x46>
 8006416:	4b1e      	ldr	r3, [pc, #120]	; (8006490 <LOLA_enable_features+0xb0>)
 8006418:	881a      	ldrh	r2, [r3, #0]
 800641a:	89fb      	ldrh	r3, [r7, #14]
 800641c:	4313      	orrs	r3, r2
 800641e:	b29a      	uxth	r2, r3
 8006420:	4b1b      	ldr	r3, [pc, #108]	; (8006490 <LOLA_enable_features+0xb0>)
 8006422:	801a      	strh	r2, [r3, #0]
 8006424:	e00b      	b.n	800643e <LOLA_enable_features+0x5e>
	else 		enablersReg &= ~enablersMask;
 8006426:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800642a:	43db      	mvns	r3, r3
 800642c:	b21a      	sxth	r2, r3
 800642e:	4b18      	ldr	r3, [pc, #96]	; (8006490 <LOLA_enable_features+0xb0>)
 8006430:	881b      	ldrh	r3, [r3, #0]
 8006432:	b21b      	sxth	r3, r3
 8006434:	4013      	ands	r3, r2
 8006436:	b21b      	sxth	r3, r3
 8006438:	b29a      	uxth	r2, r3
 800643a:	4b15      	ldr	r3, [pc, #84]	; (8006490 <LOLA_enable_features+0xb0>)
 800643c:	801a      	strh	r2, [r3, #0]

	byte[0] = 0;
 800643e:	2300      	movs	r3, #0
 8006440:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((enablersReg>>8)&0x00ff);
 8006442:	4b13      	ldr	r3, [pc, #76]	; (8006490 <LOLA_enable_features+0xb0>)
 8006444:	881b      	ldrh	r3, [r3, #0]
 8006446:	0a1b      	lsrs	r3, r3, #8
 8006448:	b29b      	uxth	r3, r3
 800644a:	b2db      	uxtb	r3, r3
 800644c:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)(enablersReg&0x00ff);
 800644e:	4b10      	ldr	r3, [pc, #64]	; (8006490 <LOLA_enable_features+0xb0>)
 8006450:	881b      	ldrh	r3, [r3, #0]
 8006452:	b2db      	uxtb	r3, r3
 8006454:	72bb      	strb	r3, [r7, #10]
	byte[3] = (uint8_t)ENABLERS;
 8006456:	2303      	movs	r3, #3
 8006458:	72fb      	strb	r3, [r7, #11]


	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 800645a:	f107 0108 	add.w	r1, r7, #8
 800645e:	2364      	movs	r3, #100	; 0x64
 8006460:	2204      	movs	r2, #4
 8006462:	480c      	ldr	r0, [pc, #48]	; (8006494 <LOLA_enable_features+0xb4>)
 8006464:	f7fd fcee 	bl	8003e44 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 8006468:	2200      	movs	r2, #0
 800646a:	2110      	movs	r1, #16
 800646c:	480a      	ldr	r0, [pc, #40]	; (8006498 <LOLA_enable_features+0xb8>)
 800646e:	f7fc fada 	bl	8002a26 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 8006472:	2201      	movs	r2, #1
 8006474:	2110      	movs	r1, #16
 8006476:	4808      	ldr	r0, [pc, #32]	; (8006498 <LOLA_enable_features+0xb8>)
 8006478:	f7fc fad5 	bl	8002a26 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 800647c:	2200      	movs	r2, #0
 800647e:	2110      	movs	r1, #16
 8006480:	4805      	ldr	r0, [pc, #20]	; (8006498 <LOLA_enable_features+0xb8>)
 8006482:	f7fc fad0 	bl	8002a26 <HAL_GPIO_WritePin>
}
 8006486:	bf00      	nop
 8006488:	3710      	adds	r7, #16
 800648a:	46bd      	mov	sp, r7
 800648c:	bd80      	pop	{r7, pc}
 800648e:	bf00      	nop
 8006490:	200003c0 	.word	0x200003c0
 8006494:	20000290 	.word	0x20000290
 8006498:	40010800 	.word	0x40010800

0800649c <LOLA_GET_FIRMWAREID>:

uint16_t LOLA_GET_FIRMWAREID()
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b084      	sub	sp, #16
 80064a0:	af00      	add	r7, sp, #0
	uint16_t FirmwareID = 0;
 80064a2:	2300      	movs	r3, #0
 80064a4:	81fb      	strh	r3, [r7, #14]
	uint8_t byte[4];

	byte[0] = (int8_t)0;
 80064a6:	2300      	movs	r3, #0
 80064a8:	723b      	strb	r3, [r7, #8]
	byte[1] = (int8_t)0;
 80064aa:	2300      	movs	r3, #0
 80064ac:	727b      	strb	r3, [r7, #9]
	byte[2] = (int8_t)0;
 80064ae:	2300      	movs	r3, #0
 80064b0:	72bb      	strb	r3, [r7, #10]
	byte[3] = (int8_t)FIRMWARE_ID;
 80064b2:	2313      	movs	r3, #19
 80064b4:	72fb      	strb	r3, [r7, #11]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 80064b6:	f107 0108 	add.w	r1, r7, #8
 80064ba:	2364      	movs	r3, #100	; 0x64
 80064bc:	2204      	movs	r2, #4
 80064be:	4814      	ldr	r0, [pc, #80]	; (8006510 <LOLA_GET_FIRMWAREID+0x74>)
 80064c0:	f7fd fcc0 	bl	8003e44 <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 80064c4:	2200      	movs	r2, #0
 80064c6:	2110      	movs	r1, #16
 80064c8:	4812      	ldr	r0, [pc, #72]	; (8006514 <LOLA_GET_FIRMWAREID+0x78>)
 80064ca:	f7fc faac 	bl	8002a26 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 80064ce:	2201      	movs	r2, #1
 80064d0:	2110      	movs	r1, #16
 80064d2:	4810      	ldr	r0, [pc, #64]	; (8006514 <LOLA_GET_FIRMWAREID+0x78>)
 80064d4:	f7fc faa7 	bl	8002a26 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 80064d8:	2200      	movs	r2, #0
 80064da:	2110      	movs	r1, #16
 80064dc:	480d      	ldr	r0, [pc, #52]	; (8006514 <LOLA_GET_FIRMWAREID+0x78>)
 80064de:	f7fc faa2 	bl	8002a26 <HAL_GPIO_WritePin>

	uint8_t rxBuffer[4];

	 // Receive 4 bytes
	if (HAL_SPI_Receive(&hspi1, rxBuffer, 4, HAL_MAX_DELAY) == HAL_OK) FirmwareID = (rxBuffer[2] << 8) | rxBuffer[3];
 80064e2:	1d39      	adds	r1, r7, #4
 80064e4:	f04f 33ff 	mov.w	r3, #4294967295
 80064e8:	2204      	movs	r2, #4
 80064ea:	4809      	ldr	r0, [pc, #36]	; (8006510 <LOLA_GET_FIRMWAREID+0x74>)
 80064ec:	f7fd fded 	bl	80040ca <HAL_SPI_Receive>
 80064f0:	4603      	mov	r3, r0
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d107      	bne.n	8006506 <LOLA_GET_FIRMWAREID+0x6a>
 80064f6:	79bb      	ldrb	r3, [r7, #6]
 80064f8:	021b      	lsls	r3, r3, #8
 80064fa:	b21a      	sxth	r2, r3
 80064fc:	79fb      	ldrb	r3, [r7, #7]
 80064fe:	b21b      	sxth	r3, r3
 8006500:	4313      	orrs	r3, r2
 8006502:	b21b      	sxth	r3, r3
 8006504:	81fb      	strh	r3, [r7, #14]

	return FirmwareID;
 8006506:	89fb      	ldrh	r3, [r7, #14]
}
 8006508:	4618      	mov	r0, r3
 800650a:	3710      	adds	r7, #16
 800650c:	46bd      	mov	sp, r7
 800650e:	bd80      	pop	{r7, pc}
 8006510:	20000290 	.word	0x20000290
 8006514:	40010800 	.word	0x40010800

08006518 <LOLA_SET_MAX_AMPLITUDE>:

float MAX_AMPLITUDE = 0;

void LOLA_SET_MAX_AMPLITUDE(float value)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b082      	sub	sp, #8
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
	DACREF((value)*2/6.4);	// setting DAC Voltage reference
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	4619      	mov	r1, r3
 8006524:	4618      	mov	r0, r3
 8006526:	f7fa fb25 	bl	8000b74 <__addsf3>
 800652a:	4603      	mov	r3, r0
 800652c:	4618      	mov	r0, r3
 800652e:	f7f9 ff7b 	bl	8000428 <__aeabi_f2d>
 8006532:	a30b      	add	r3, pc, #44	; (adr r3, 8006560 <LOLA_SET_MAX_AMPLITUDE+0x48>)
 8006534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006538:	f7fa f8f8 	bl	800072c <__aeabi_ddiv>
 800653c:	4602      	mov	r2, r0
 800653e:	460b      	mov	r3, r1
 8006540:	4610      	mov	r0, r2
 8006542:	4619      	mov	r1, r3
 8006544:	f7fa fac0 	bl	8000ac8 <__aeabi_d2f>
 8006548:	4603      	mov	r3, r0
 800654a:	4618      	mov	r0, r3
 800654c:	f000 f856 	bl	80065fc <DACREF>
	MAX_AMPLITUDE = value;
 8006550:	4a05      	ldr	r2, [pc, #20]	; (8006568 <LOLA_SET_MAX_AMPLITUDE+0x50>)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6013      	str	r3, [r2, #0]
}
 8006556:	bf00      	nop
 8006558:	3708      	adds	r7, #8
 800655a:	46bd      	mov	sp, r7
 800655c:	bd80      	pop	{r7, pc}
 800655e:	bf00      	nop
 8006560:	9999999a 	.word	0x9999999a
 8006564:	40199999 	.word	0x40199999
 8006568:	200003c4 	.word	0x200003c4

0800656c <DAC_DIRECT_DATA>:

void DAC_DIRECT_DATA(float value)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b084      	sub	sp, #16
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
	uint8_t byte[4];

	int16_t data = (int16_t)(2048*value/MAX_AMPLITUDE);
 8006574:	f04f 418a 	mov.w	r1, #1157627904	; 0x45000000
 8006578:	6878      	ldr	r0, [r7, #4]
 800657a:	f7fa fc03 	bl	8000d84 <__aeabi_fmul>
 800657e:	4603      	mov	r3, r0
 8006580:	461a      	mov	r2, r3
 8006582:	4b1b      	ldr	r3, [pc, #108]	; (80065f0 <DAC_DIRECT_DATA+0x84>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4619      	mov	r1, r3
 8006588:	4610      	mov	r0, r2
 800658a:	f7fa fcaf 	bl	8000eec <__aeabi_fdiv>
 800658e:	4603      	mov	r3, r0
 8006590:	4618      	mov	r0, r3
 8006592:	f7fa fdbd 	bl	8001110 <__aeabi_f2iz>
 8006596:	4603      	mov	r3, r0
 8006598:	81fb      	strh	r3, [r7, #14]

	byte[0] = 0;
 800659a:	2300      	movs	r3, #0
 800659c:	723b      	strb	r3, [r7, #8]
	byte[1] = (int8_t)((data>>8)&0x000f);
 800659e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80065a2:	121b      	asrs	r3, r3, #8
 80065a4:	b21b      	sxth	r3, r3
 80065a6:	b2db      	uxtb	r3, r3
 80065a8:	f003 030f 	and.w	r3, r3, #15
 80065ac:	b2db      	uxtb	r3, r3
 80065ae:	727b      	strb	r3, [r7, #9]
	byte[2] = (int8_t)(data&0x00ff);
 80065b0:	89fb      	ldrh	r3, [r7, #14]
 80065b2:	b2db      	uxtb	r3, r3
 80065b4:	72bb      	strb	r3, [r7, #10]
	byte[3] = (int8_t)DAC_DIRECTDATA;
 80065b6:	2304      	movs	r3, #4
 80065b8:	72fb      	strb	r3, [r7, #11]

	HAL_SPI_Transmit(&hspi1, byte, 4, 100);
 80065ba:	f107 0108 	add.w	r1, r7, #8
 80065be:	2364      	movs	r3, #100	; 0x64
 80065c0:	2204      	movs	r2, #4
 80065c2:	480c      	ldr	r0, [pc, #48]	; (80065f4 <DAC_DIRECT_DATA+0x88>)
 80065c4:	f7fd fc3e 	bl	8003e44 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 80065c8:	2200      	movs	r2, #0
 80065ca:	2110      	movs	r1, #16
 80065cc:	480a      	ldr	r0, [pc, #40]	; (80065f8 <DAC_DIRECT_DATA+0x8c>)
 80065ce:	f7fc fa2a 	bl	8002a26 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 1);
 80065d2:	2201      	movs	r2, #1
 80065d4:	2110      	movs	r1, #16
 80065d6:	4808      	ldr	r0, [pc, #32]	; (80065f8 <DAC_DIRECT_DATA+0x8c>)
 80065d8:	f7fc fa25 	bl	8002a26 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_FPGAS_GPIO_Port, SPI1_FPGAS_Pin, 0);
 80065dc:	2200      	movs	r2, #0
 80065de:	2110      	movs	r1, #16
 80065e0:	4805      	ldr	r0, [pc, #20]	; (80065f8 <DAC_DIRECT_DATA+0x8c>)
 80065e2:	f7fc fa20 	bl	8002a26 <HAL_GPIO_WritePin>
}
 80065e6:	bf00      	nop
 80065e8:	3710      	adds	r7, #16
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}
 80065ee:	bf00      	nop
 80065f0:	200003c4 	.word	0x200003c4
 80065f4:	20000290 	.word	0x20000290
 80065f8:	40010800 	.word	0x40010800

080065fc <DACREF>:
#include "trim.h"

float DACref = 0;

void DACREF(float v) // 0 <= v <= 2.5
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b084      	sub	sp, #16
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
	uint16_t DATA;
	v = trimFloat(v, 0, 2.5);
 8006604:	4a27      	ldr	r2, [pc, #156]	; (80066a4 <DACREF+0xa8>)
 8006606:	f04f 0100 	mov.w	r1, #0
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f000 fd3f 	bl	800708e <trimFloat>
 8006610:	6078      	str	r0, [r7, #4]
	if(v==2.5) DATA = 0xffff;
 8006612:	4924      	ldr	r1, [pc, #144]	; (80066a4 <DACREF+0xa8>)
 8006614:	6878      	ldr	r0, [r7, #4]
 8006616:	f7fa fd49 	bl	80010ac <__aeabi_fcmpeq>
 800661a:	4603      	mov	r3, r0
 800661c:	2b00      	cmp	r3, #0
 800661e:	d003      	beq.n	8006628 <DACREF+0x2c>
 8006620:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006624:	81fb      	strh	r3, [r7, #14]
 8006626:	e018      	b.n	800665a <DACREF+0x5e>
	else DATA = (uint16_t)(16384*(v/2.5));
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f7f9 fefd 	bl	8000428 <__aeabi_f2d>
 800662e:	f04f 0200 	mov.w	r2, #0
 8006632:	4b1d      	ldr	r3, [pc, #116]	; (80066a8 <DACREF+0xac>)
 8006634:	f7fa f87a 	bl	800072c <__aeabi_ddiv>
 8006638:	4602      	mov	r2, r0
 800663a:	460b      	mov	r3, r1
 800663c:	4610      	mov	r0, r2
 800663e:	4619      	mov	r1, r3
 8006640:	f04f 0200 	mov.w	r2, #0
 8006644:	4b19      	ldr	r3, [pc, #100]	; (80066ac <DACREF+0xb0>)
 8006646:	f7f9 ff47 	bl	80004d8 <__aeabi_dmul>
 800664a:	4602      	mov	r2, r0
 800664c:	460b      	mov	r3, r1
 800664e:	4610      	mov	r0, r2
 8006650:	4619      	mov	r1, r3
 8006652:	f7fa fa19 	bl	8000a88 <__aeabi_d2uiz>
 8006656:	4603      	mov	r3, r0
 8006658:	81fb      	strh	r3, [r7, #14]

	DACref = v;
 800665a:	4a15      	ldr	r2, [pc, #84]	; (80066b0 <DACREF+0xb4>)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6013      	str	r3, [r2, #0]

	uint8_t byte[3];

	byte[0] = (3<<1)|(1<<4);	//3 shifted=channel D	1 shifted=load
 8006660:	2316      	movs	r3, #22
 8006662:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((DATA >> 6)&0x00ff);
 8006664:	89fb      	ldrh	r3, [r7, #14]
 8006666:	099b      	lsrs	r3, r3, #6
 8006668:	b29b      	uxth	r3, r3
 800666a:	b2db      	uxtb	r3, r3
 800666c:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)((DATA << 2)&0x00ff);
 800666e:	89fb      	ldrh	r3, [r7, #14]
 8006670:	009b      	lsls	r3, r3, #2
 8006672:	b2db      	uxtb	r3, r3
 8006674:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 8006676:	2200      	movs	r2, #0
 8006678:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800667c:	480d      	ldr	r0, [pc, #52]	; (80066b4 <DACREF+0xb8>)
 800667e:	f7fc f9d2 	bl	8002a26 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 3, 100);
 8006682:	f107 0108 	add.w	r1, r7, #8
 8006686:	2364      	movs	r3, #100	; 0x64
 8006688:	2203      	movs	r2, #3
 800668a:	480b      	ldr	r0, [pc, #44]	; (80066b8 <DACREF+0xbc>)
 800668c:	f7fd fbda 	bl	8003e44 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 1);
 8006690:	2201      	movs	r2, #1
 8006692:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006696:	4807      	ldr	r0, [pc, #28]	; (80066b4 <DACREF+0xb8>)
 8006698:	f7fc f9c5 	bl	8002a26 <HAL_GPIO_WritePin>
}
 800669c:	bf00      	nop
 800669e:	3710      	adds	r7, #16
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bd80      	pop	{r7, pc}
 80066a4:	40200000 	.word	0x40200000
 80066a8:	40040000 	.word	0x40040000
 80066ac:	40d00000 	.word	0x40d00000
 80066b0:	200003c8 	.word	0x200003c8
 80066b4:	40011000 	.word	0x40011000
 80066b8:	20000290 	.word	0x20000290

080066bc <DACOFFS>:

void DACOFFS(float v) // -12.5 <= v <= 12.5
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b084      	sub	sp, #16
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
	uint16_t DATA;
	v = trimFloat(v, -12.5, 12.5);
 80066c4:	4a2a      	ldr	r2, [pc, #168]	; (8006770 <DACOFFS+0xb4>)
 80066c6:	492b      	ldr	r1, [pc, #172]	; (8006774 <DACOFFS+0xb8>)
 80066c8:	6878      	ldr	r0, [r7, #4]
 80066ca:	f000 fce0 	bl	800708e <trimFloat>
 80066ce:	6078      	str	r0, [r7, #4]
	if(v==12.5) DATA = 0xffff;
 80066d0:	4927      	ldr	r1, [pc, #156]	; (8006770 <DACOFFS+0xb4>)
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f7fa fcea 	bl	80010ac <__aeabi_fcmpeq>
 80066d8:	4603      	mov	r3, r0
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d003      	beq.n	80066e6 <DACOFFS+0x2a>
 80066de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80066e2:	81fb      	strh	r3, [r7, #14]
 80066e4:	e021      	b.n	800672a <DACOFFS+0x6e>
	else DATA = (uint16_t)(16384*((v+12.5)/25));
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	f7f9 fe9e 	bl	8000428 <__aeabi_f2d>
 80066ec:	f04f 0200 	mov.w	r2, #0
 80066f0:	4b21      	ldr	r3, [pc, #132]	; (8006778 <DACOFFS+0xbc>)
 80066f2:	f7f9 fd3b 	bl	800016c <__adddf3>
 80066f6:	4602      	mov	r2, r0
 80066f8:	460b      	mov	r3, r1
 80066fa:	4610      	mov	r0, r2
 80066fc:	4619      	mov	r1, r3
 80066fe:	f04f 0200 	mov.w	r2, #0
 8006702:	4b1e      	ldr	r3, [pc, #120]	; (800677c <DACOFFS+0xc0>)
 8006704:	f7fa f812 	bl	800072c <__aeabi_ddiv>
 8006708:	4602      	mov	r2, r0
 800670a:	460b      	mov	r3, r1
 800670c:	4610      	mov	r0, r2
 800670e:	4619      	mov	r1, r3
 8006710:	f04f 0200 	mov.w	r2, #0
 8006714:	4b1a      	ldr	r3, [pc, #104]	; (8006780 <DACOFFS+0xc4>)
 8006716:	f7f9 fedf 	bl	80004d8 <__aeabi_dmul>
 800671a:	4602      	mov	r2, r0
 800671c:	460b      	mov	r3, r1
 800671e:	4610      	mov	r0, r2
 8006720:	4619      	mov	r1, r3
 8006722:	f7fa f9b1 	bl	8000a88 <__aeabi_d2uiz>
 8006726:	4603      	mov	r3, r0
 8006728:	81fb      	strh	r3, [r7, #14]

	uint8_t byte[3];

	byte[0] = (2<<1)|(1<<4);	//2 shifted=channel C	1 shifted=load
 800672a:	2314      	movs	r3, #20
 800672c:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((DATA >> 6)&0x00ff);
 800672e:	89fb      	ldrh	r3, [r7, #14]
 8006730:	099b      	lsrs	r3, r3, #6
 8006732:	b29b      	uxth	r3, r3
 8006734:	b2db      	uxtb	r3, r3
 8006736:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)((DATA << 2)&0x00ff);
 8006738:	89fb      	ldrh	r3, [r7, #14]
 800673a:	009b      	lsls	r3, r3, #2
 800673c:	b2db      	uxtb	r3, r3
 800673e:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 8006740:	2200      	movs	r2, #0
 8006742:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006746:	480f      	ldr	r0, [pc, #60]	; (8006784 <DACOFFS+0xc8>)
 8006748:	f7fc f96d 	bl	8002a26 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 3, 100);
 800674c:	f107 0108 	add.w	r1, r7, #8
 8006750:	2364      	movs	r3, #100	; 0x64
 8006752:	2203      	movs	r2, #3
 8006754:	480c      	ldr	r0, [pc, #48]	; (8006788 <DACOFFS+0xcc>)
 8006756:	f7fd fb75 	bl	8003e44 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 1);
 800675a:	2201      	movs	r2, #1
 800675c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006760:	4808      	ldr	r0, [pc, #32]	; (8006784 <DACOFFS+0xc8>)
 8006762:	f7fc f960 	bl	8002a26 <HAL_GPIO_WritePin>
}
 8006766:	bf00      	nop
 8006768:	3710      	adds	r7, #16
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}
 800676e:	bf00      	nop
 8006770:	41480000 	.word	0x41480000
 8006774:	c1480000 	.word	0xc1480000
 8006778:	40290000 	.word	0x40290000
 800677c:	40390000 	.word	0x40390000
 8006780:	40d00000 	.word	0x40d00000
 8006784:	40011000 	.word	0x40011000
 8006788:	20000290 	.word	0x20000290

0800678c <ADCREF>:

void ADCREF(float v) // 0 <= v <= 2.5
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b084      	sub	sp, #16
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
	uint16_t DATA;
	v = trimFloat(v, 0, 2.5);
 8006794:	4a26      	ldr	r2, [pc, #152]	; (8006830 <ADCREF+0xa4>)
 8006796:	f04f 0100 	mov.w	r1, #0
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f000 fc77 	bl	800708e <trimFloat>
 80067a0:	6078      	str	r0, [r7, #4]
	if(v==2.5) DATA = 0xffff;
 80067a2:	4923      	ldr	r1, [pc, #140]	; (8006830 <ADCREF+0xa4>)
 80067a4:	6878      	ldr	r0, [r7, #4]
 80067a6:	f7fa fc81 	bl	80010ac <__aeabi_fcmpeq>
 80067aa:	4603      	mov	r3, r0
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d003      	beq.n	80067b8 <ADCREF+0x2c>
 80067b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80067b4:	81fb      	strh	r3, [r7, #14]
 80067b6:	e018      	b.n	80067ea <ADCREF+0x5e>
	else DATA = (uint16_t)(16384*(v/2.5));
 80067b8:	6878      	ldr	r0, [r7, #4]
 80067ba:	f7f9 fe35 	bl	8000428 <__aeabi_f2d>
 80067be:	f04f 0200 	mov.w	r2, #0
 80067c2:	4b1c      	ldr	r3, [pc, #112]	; (8006834 <ADCREF+0xa8>)
 80067c4:	f7f9 ffb2 	bl	800072c <__aeabi_ddiv>
 80067c8:	4602      	mov	r2, r0
 80067ca:	460b      	mov	r3, r1
 80067cc:	4610      	mov	r0, r2
 80067ce:	4619      	mov	r1, r3
 80067d0:	f04f 0200 	mov.w	r2, #0
 80067d4:	4b18      	ldr	r3, [pc, #96]	; (8006838 <ADCREF+0xac>)
 80067d6:	f7f9 fe7f 	bl	80004d8 <__aeabi_dmul>
 80067da:	4602      	mov	r2, r0
 80067dc:	460b      	mov	r3, r1
 80067de:	4610      	mov	r0, r2
 80067e0:	4619      	mov	r1, r3
 80067e2:	f7fa f951 	bl	8000a88 <__aeabi_d2uiz>
 80067e6:	4603      	mov	r3, r0
 80067e8:	81fb      	strh	r3, [r7, #14]

	uint8_t byte[3];

	byte[0] = (1<<1)|(1<<4); //1 shifted=channel B	1 shifted=load
 80067ea:	2312      	movs	r3, #18
 80067ec:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((DATA >> 6)&0x00ff);
 80067ee:	89fb      	ldrh	r3, [r7, #14]
 80067f0:	099b      	lsrs	r3, r3, #6
 80067f2:	b29b      	uxth	r3, r3
 80067f4:	b2db      	uxtb	r3, r3
 80067f6:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)((DATA << 2)&0x00ff);
 80067f8:	89fb      	ldrh	r3, [r7, #14]
 80067fa:	009b      	lsls	r3, r3, #2
 80067fc:	b2db      	uxtb	r3, r3
 80067fe:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 8006800:	2200      	movs	r2, #0
 8006802:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006806:	480d      	ldr	r0, [pc, #52]	; (800683c <ADCREF+0xb0>)
 8006808:	f7fc f90d 	bl	8002a26 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 3, 100);
 800680c:	f107 0108 	add.w	r1, r7, #8
 8006810:	2364      	movs	r3, #100	; 0x64
 8006812:	2203      	movs	r2, #3
 8006814:	480a      	ldr	r0, [pc, #40]	; (8006840 <ADCREF+0xb4>)
 8006816:	f7fd fb15 	bl	8003e44 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 1);
 800681a:	2201      	movs	r2, #1
 800681c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006820:	4806      	ldr	r0, [pc, #24]	; (800683c <ADCREF+0xb0>)
 8006822:	f7fc f900 	bl	8002a26 <HAL_GPIO_WritePin>
}
 8006826:	bf00      	nop
 8006828:	3710      	adds	r7, #16
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}
 800682e:	bf00      	nop
 8006830:	40200000 	.word	0x40200000
 8006834:	40040000 	.word	0x40040000
 8006838:	40d00000 	.word	0x40d00000
 800683c:	40011000 	.word	0x40011000
 8006840:	20000290 	.word	0x20000290

08006844 <ADCOFFS>:

void ADCOFFS(float v) // -12.5 <= v <= 12.5
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b084      	sub	sp, #16
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
	uint16_t DATA;
	v = trimFloat(v, -12.5, 12.5);
 800684c:	4a2a      	ldr	r2, [pc, #168]	; (80068f8 <ADCOFFS+0xb4>)
 800684e:	492b      	ldr	r1, [pc, #172]	; (80068fc <ADCOFFS+0xb8>)
 8006850:	6878      	ldr	r0, [r7, #4]
 8006852:	f000 fc1c 	bl	800708e <trimFloat>
 8006856:	6078      	str	r0, [r7, #4]
	if(v==12.5) DATA = 0xffff;
 8006858:	4927      	ldr	r1, [pc, #156]	; (80068f8 <ADCOFFS+0xb4>)
 800685a:	6878      	ldr	r0, [r7, #4]
 800685c:	f7fa fc26 	bl	80010ac <__aeabi_fcmpeq>
 8006860:	4603      	mov	r3, r0
 8006862:	2b00      	cmp	r3, #0
 8006864:	d003      	beq.n	800686e <ADCOFFS+0x2a>
 8006866:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800686a:	81fb      	strh	r3, [r7, #14]
 800686c:	e021      	b.n	80068b2 <ADCOFFS+0x6e>
	else DATA = (uint16_t)(16384*((v+12.5)/25));
 800686e:	6878      	ldr	r0, [r7, #4]
 8006870:	f7f9 fdda 	bl	8000428 <__aeabi_f2d>
 8006874:	f04f 0200 	mov.w	r2, #0
 8006878:	4b21      	ldr	r3, [pc, #132]	; (8006900 <ADCOFFS+0xbc>)
 800687a:	f7f9 fc77 	bl	800016c <__adddf3>
 800687e:	4602      	mov	r2, r0
 8006880:	460b      	mov	r3, r1
 8006882:	4610      	mov	r0, r2
 8006884:	4619      	mov	r1, r3
 8006886:	f04f 0200 	mov.w	r2, #0
 800688a:	4b1e      	ldr	r3, [pc, #120]	; (8006904 <ADCOFFS+0xc0>)
 800688c:	f7f9 ff4e 	bl	800072c <__aeabi_ddiv>
 8006890:	4602      	mov	r2, r0
 8006892:	460b      	mov	r3, r1
 8006894:	4610      	mov	r0, r2
 8006896:	4619      	mov	r1, r3
 8006898:	f04f 0200 	mov.w	r2, #0
 800689c:	4b1a      	ldr	r3, [pc, #104]	; (8006908 <ADCOFFS+0xc4>)
 800689e:	f7f9 fe1b 	bl	80004d8 <__aeabi_dmul>
 80068a2:	4602      	mov	r2, r0
 80068a4:	460b      	mov	r3, r1
 80068a6:	4610      	mov	r0, r2
 80068a8:	4619      	mov	r1, r3
 80068aa:	f7fa f8ed 	bl	8000a88 <__aeabi_d2uiz>
 80068ae:	4603      	mov	r3, r0
 80068b0:	81fb      	strh	r3, [r7, #14]

	uint8_t byte[3];

	byte[0] = (1<<4); //none shifted=channel A	1 shifted=load
 80068b2:	2310      	movs	r3, #16
 80068b4:	723b      	strb	r3, [r7, #8]
	byte[1] = (uint8_t)((DATA >> 6)&0x00ff);
 80068b6:	89fb      	ldrh	r3, [r7, #14]
 80068b8:	099b      	lsrs	r3, r3, #6
 80068ba:	b29b      	uxth	r3, r3
 80068bc:	b2db      	uxtb	r3, r3
 80068be:	727b      	strb	r3, [r7, #9]
	byte[2] = (uint8_t)((DATA << 2)&0x00ff);
 80068c0:	89fb      	ldrh	r3, [r7, #14]
 80068c2:	009b      	lsls	r3, r3, #2
 80068c4:	b2db      	uxtb	r3, r3
 80068c6:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 0);
 80068c8:	2200      	movs	r2, #0
 80068ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80068ce:	480f      	ldr	r0, [pc, #60]	; (800690c <ADCOFFS+0xc8>)
 80068d0:	f7fc f8a9 	bl	8002a26 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 3, 100);
 80068d4:	f107 0108 	add.w	r1, r7, #8
 80068d8:	2364      	movs	r3, #100	; 0x64
 80068da:	2203      	movs	r2, #3
 80068dc:	480c      	ldr	r0, [pc, #48]	; (8006910 <ADCOFFS+0xcc>)
 80068de:	f7fd fab1 	bl	8003e44 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_DACS_GPIO_Port, SPI1_DACS_Pin, 1);
 80068e2:	2201      	movs	r2, #1
 80068e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80068e8:	4808      	ldr	r0, [pc, #32]	; (800690c <ADCOFFS+0xc8>)
 80068ea:	f7fc f89c 	bl	8002a26 <HAL_GPIO_WritePin>
}
 80068ee:	bf00      	nop
 80068f0:	3710      	adds	r7, #16
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}
 80068f6:	bf00      	nop
 80068f8:	41480000 	.word	0x41480000
 80068fc:	c1480000 	.word	0xc1480000
 8006900:	40290000 	.word	0x40290000
 8006904:	40390000 	.word	0x40390000
 8006908:	40d00000 	.word	0x40d00000
 800690c:	40011000 	.word	0x40011000
 8006910:	20000290 	.word	0x20000290

08006914 <RS485_Transmit>:

char TXbuff[RS485BUFFSIZE] = {0};
char RXbuff[RS485BUFFSIZE] = {0};

void RS485_Transmit(char *message)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b082      	sub	sp, #8
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
	//strcat(message, "\r\n");

	HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, 1);	// Enable Driver
 800691c:	2201      	movs	r2, #1
 800691e:	2120      	movs	r1, #32
 8006920:	480a      	ldr	r0, [pc, #40]	; (800694c <RS485_Transmit+0x38>)
 8006922:	f7fc f880 	bl	8002a26 <HAL_GPIO_WritePin>
	HAL_UART_Transmit(&huart1, message, strlen(message), 100);	// Transmit
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f7f9 fc12 	bl	8000150 <strlen>
 800692c:	4603      	mov	r3, r0
 800692e:	b29a      	uxth	r2, r3
 8006930:	2364      	movs	r3, #100	; 0x64
 8006932:	6879      	ldr	r1, [r7, #4]
 8006934:	4806      	ldr	r0, [pc, #24]	; (8006950 <RS485_Transmit+0x3c>)
 8006936:	f7fe fb83 	bl	8005040 <HAL_UART_Transmit>
	HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, 0);	// Disable Driver
 800693a:	2200      	movs	r2, #0
 800693c:	2120      	movs	r1, #32
 800693e:	4803      	ldr	r0, [pc, #12]	; (800694c <RS485_Transmit+0x38>)
 8006940:	f7fc f871 	bl	8002a26 <HAL_GPIO_WritePin>
}
 8006944:	bf00      	nop
 8006946:	3708      	adds	r7, #8
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}
 800694c:	40010c00 	.word	0x40010c00
 8006950:	20000330 	.word	0x20000330

08006954 <SCPIC_FID>:
		sprintf(TXbuff, "%s\r\n", message);
	}
}

void SCPIC_FID(struct subword* subwords, int length)
{
 8006954:	b5b0      	push	{r4, r5, r7, lr}
 8006956:	b088      	sub	sp, #32
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
 800695c:	6039      	str	r1, [r7, #0]
	if(length != 1) return;
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	2b01      	cmp	r3, #1
 8006962:	d122      	bne.n	80069aa <SCPIC_FID+0x56>
	if(subwords->type != params) return;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	781b      	ldrb	r3, [r3, #0]
 8006968:	2b01      	cmp	r3, #1
 800696a:	d120      	bne.n	80069ae <SCPIC_FID+0x5a>
	Subword subword = *subwords;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	f107 0408 	add.w	r4, r7, #8
 8006972:	461d      	mov	r5, r3
 8006974:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006976:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006978:	682b      	ldr	r3, [r5, #0]
 800697a:	6023      	str	r3, [r4, #0]
	strcpy(TXbuff,"OK\r\n");
 800697c:	4b0e      	ldr	r3, [pc, #56]	; (80069b8 <SCPIC_FID+0x64>)
 800697e:	4a0f      	ldr	r2, [pc, #60]	; (80069bc <SCPIC_FID+0x68>)
 8006980:	6810      	ldr	r0, [r2, #0]
 8006982:	6018      	str	r0, [r3, #0]
 8006984:	7912      	ldrb	r2, [r2, #4]
 8006986:	711a      	strb	r2, [r3, #4]

	if(subword.type == params && subword.paramType == EVAL_P)
 8006988:	7a3b      	ldrb	r3, [r7, #8]
 800698a:	2b01      	cmp	r3, #1
 800698c:	d110      	bne.n	80069b0 <SCPIC_FID+0x5c>
 800698e:	7c3b      	ldrb	r3, [r7, #16]
 8006990:	2b02      	cmp	r3, #2
 8006992:	d10d      	bne.n	80069b0 <SCPIC_FID+0x5c>
	{
		uint16_t id = LOLA_GET_FIRMWAREID();
 8006994:	f7ff fd82 	bl	800649c <LOLA_GET_FIRMWAREID>
 8006998:	4603      	mov	r3, r0
 800699a:	83fb      	strh	r3, [r7, #30]
		sprintf(TXbuff, "%x\r\n", id);
 800699c:	8bfb      	ldrh	r3, [r7, #30]
 800699e:	461a      	mov	r2, r3
 80069a0:	4907      	ldr	r1, [pc, #28]	; (80069c0 <SCPIC_FID+0x6c>)
 80069a2:	4805      	ldr	r0, [pc, #20]	; (80069b8 <SCPIC_FID+0x64>)
 80069a4:	f001 fa4e 	bl	8007e44 <siprintf>
 80069a8:	e002      	b.n	80069b0 <SCPIC_FID+0x5c>
	if(length != 1) return;
 80069aa:	bf00      	nop
 80069ac:	e000      	b.n	80069b0 <SCPIC_FID+0x5c>
	if(subwords->type != params) return;
 80069ae:	bf00      	nop

		default:

			break;
	}*/
}
 80069b0:	3720      	adds	r7, #32
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bdb0      	pop	{r4, r5, r7, pc}
 80069b6:	bf00      	nop
 80069b8:	200003cc 	.word	0x200003cc
 80069bc:	0800ac00 	.word	0x0800ac00
 80069c0:	0800ac08 	.word	0x0800ac08

080069c4 <ReformatString>:
//int defaultClassIndex;
int classLength = 0;
int defaultClassIndex = -1;

char* ReformatString(char* chararr, int arrMaxSize)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b084      	sub	sp, #16
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
 80069cc:	6039      	str	r1, [r7, #0]
	char* temp = (char*)calloc(strlen(chararr) + 1, sizeof(char));
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f7f9 fbbe 	bl	8000150 <strlen>
 80069d4:	4603      	mov	r3, r0
 80069d6:	3301      	adds	r3, #1
 80069d8:	2101      	movs	r1, #1
 80069da:	4618      	mov	r0, r3
 80069dc:	f000 fb7a 	bl	80070d4 <calloc>
 80069e0:	4603      	mov	r3, r0
 80069e2:	60bb      	str	r3, [r7, #8]
	strcpy(temp, chararr);
 80069e4:	6879      	ldr	r1, [r7, #4]
 80069e6:	68b8      	ldr	r0, [r7, #8]
 80069e8:	f001 fb43 	bl	8008072 <strcpy>
	for (int i = 0; i < arrMaxSize && chararr[i] != '\0'; i++)	// format into proper string so stdlib.h can be used
 80069ec:	2300      	movs	r3, #0
 80069ee:	60fb      	str	r3, [r7, #12]
 80069f0:	e015      	b.n	8006a1e <ReformatString+0x5a>
	{
		if (chararr[i] == '\r' || chararr[i] == '\n')
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	687a      	ldr	r2, [r7, #4]
 80069f6:	4413      	add	r3, r2
 80069f8:	781b      	ldrb	r3, [r3, #0]
 80069fa:	2b0d      	cmp	r3, #13
 80069fc:	d005      	beq.n	8006a0a <ReformatString+0x46>
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	687a      	ldr	r2, [r7, #4]
 8006a02:	4413      	add	r3, r2
 8006a04:	781b      	ldrb	r3, [r3, #0]
 8006a06:	2b0a      	cmp	r3, #10
 8006a08:	d106      	bne.n	8006a18 <ReformatString+0x54>
		{
			temp[i] = '\0';
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	68ba      	ldr	r2, [r7, #8]
 8006a0e:	4413      	add	r3, r2
 8006a10:	2200      	movs	r2, #0
 8006a12:	701a      	strb	r2, [r3, #0]
			return temp;
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	e00d      	b.n	8006a34 <ReformatString+0x70>
	for (int i = 0; i < arrMaxSize && chararr[i] != '\0'; i++)	// format into proper string so stdlib.h can be used
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	3301      	adds	r3, #1
 8006a1c:	60fb      	str	r3, [r7, #12]
 8006a1e:	68fa      	ldr	r2, [r7, #12]
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	429a      	cmp	r2, r3
 8006a24:	da05      	bge.n	8006a32 <ReformatString+0x6e>
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	687a      	ldr	r2, [r7, #4]
 8006a2a:	4413      	add	r3, r2
 8006a2c:	781b      	ldrb	r3, [r3, #0]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d1df      	bne.n	80069f2 <ReformatString+0x2e>
		}
	}
	return temp;
 8006a32:	68bb      	ldr	r3, [r7, #8]
}
 8006a34:	4618      	mov	r0, r3
 8006a36:	3710      	adds	r7, #16
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	bd80      	pop	{r7, pc}

08006a3c <generateSubwordn>:

Subword* generateSubwordn(char* subcommand, int length, Class* class)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b088      	sub	sp, #32
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	60f8      	str	r0, [r7, #12]
 8006a44:	60b9      	str	r1, [r7, #8]
 8006a46:	607a      	str	r2, [r7, #4]
	//ubword finalSubword = { .type = params, .integerParam = 0, .otherParam = NULL, .paramType = 0 };
	Subword* final = (Subword*)malloc(sizeof(Subword));
 8006a48:	2014      	movs	r0, #20
 8006a4a:	f000 fb5f 	bl	800710c <malloc>
 8006a4e:	4603      	mov	r3, r0
 8006a50:	617b      	str	r3, [r7, #20]
	final->type = params;
 8006a52:	697b      	ldr	r3, [r7, #20]
 8006a54:	2201      	movs	r2, #1
 8006a56:	701a      	strb	r2, [r3, #0]
	final->integerParam = 0;
 8006a58:	697b      	ldr	r3, [r7, #20]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	60da      	str	r2, [r3, #12]
	final->otherParam = NULL;
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	2200      	movs	r2, #0
 8006a62:	611a      	str	r2, [r3, #16]
	final->paramType = 0;
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	2200      	movs	r2, #0
 8006a68:	721a      	strb	r2, [r3, #8]

	for (int i = 0; i < class->functionsLength; i++)
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	61fb      	str	r3, [r7, #28]
 8006a6e:	e018      	b.n	8006aa2 <generateSubwordn+0x66>
	{
		if (!strncmp(subcommand, class->functions[i].name, length))
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	685a      	ldr	r2, [r3, #4]
 8006a74:	69fb      	ldr	r3, [r7, #28]
 8006a76:	00db      	lsls	r3, r3, #3
 8006a78:	4413      	add	r3, r2
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	68ba      	ldr	r2, [r7, #8]
 8006a7e:	4619      	mov	r1, r3
 8006a80:	68f8      	ldr	r0, [r7, #12]
 8006a82:	f001 fa4a 	bl	8007f1a <strncmp>
 8006a86:	4603      	mov	r3, r0
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d107      	bne.n	8006a9c <generateSubwordn+0x60>
		{
			//finalSubword.type = function;
			//finalSubword.functionIndex = i;
			//return &finalSubword;
			final->type = function;
 8006a8c:	697b      	ldr	r3, [r7, #20]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	701a      	strb	r2, [r3, #0]
			final->functionIndex = i;
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	69fa      	ldr	r2, [r7, #28]
 8006a96:	605a      	str	r2, [r3, #4]
			return final;
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	e04c      	b.n	8006b36 <generateSubwordn+0xfa>
	for (int i = 0; i < class->functionsLength; i++)
 8006a9c:	69fb      	ldr	r3, [r7, #28]
 8006a9e:	3301      	adds	r3, #1
 8006aa0:	61fb      	str	r3, [r7, #28]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	689b      	ldr	r3, [r3, #8]
 8006aa6:	69fa      	ldr	r2, [r7, #28]
 8006aa8:	429a      	cmp	r2, r3
 8006aaa:	dbe1      	blt.n	8006a70 <generateSubwordn+0x34>
		}
	}

	for (int i = 0; i < paramsLength; i++)
 8006aac:	2300      	movs	r3, #0
 8006aae:	61bb      	str	r3, [r7, #24]
 8006ab0:	e014      	b.n	8006adc <generateSubwordn+0xa0>
	{
		if (!strncmp(subcommand, paramsList[i], length))
 8006ab2:	4a23      	ldr	r2, [pc, #140]	; (8006b40 <generateSubwordn+0x104>)
 8006ab4:	69bb      	ldr	r3, [r7, #24]
 8006ab6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006aba:	68ba      	ldr	r2, [r7, #8]
 8006abc:	4619      	mov	r1, r3
 8006abe:	68f8      	ldr	r0, [r7, #12]
 8006ac0:	f001 fa2b 	bl	8007f1a <strncmp>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d105      	bne.n	8006ad6 <generateSubwordn+0x9a>
		{
			//finalSubword.paramType = (ParamTypes)i;
			//return &finalSubword;
			final->paramType = (ParamTypes)i;
 8006aca:	69bb      	ldr	r3, [r7, #24]
 8006acc:	b2da      	uxtb	r2, r3
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	721a      	strb	r2, [r3, #8]
			return final;
 8006ad2:	697b      	ldr	r3, [r7, #20]
 8006ad4:	e02f      	b.n	8006b36 <generateSubwordn+0xfa>
	for (int i = 0; i < paramsLength; i++)
 8006ad6:	69bb      	ldr	r3, [r7, #24]
 8006ad8:	3301      	adds	r3, #1
 8006ada:	61bb      	str	r3, [r7, #24]
 8006adc:	4b19      	ldr	r3, [pc, #100]	; (8006b44 <generateSubwordn+0x108>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	69ba      	ldr	r2, [r7, #24]
 8006ae2:	429a      	cmp	r2, r3
 8006ae4:	dbe5      	blt.n	8006ab2 <generateSubwordn+0x76>
		}
	}

	int n;
	if ((n = atoi(subcommand)))
 8006ae6:	68f8      	ldr	r0, [r7, #12]
 8006ae8:	f000 faef 	bl	80070ca <atoi>
 8006aec:	6138      	str	r0, [r7, #16]
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d007      	beq.n	8006b04 <generateSubwordn+0xc8>
	{
		//finalSubword.paramType = INT_P;
		//finalSubword.integerParam = n;
		//return &finalSubword;
		final->paramType = INT_P;
 8006af4:	697b      	ldr	r3, [r7, #20]
 8006af6:	2203      	movs	r2, #3
 8006af8:	721a      	strb	r2, [r3, #8]
		final->integerParam = n;
 8006afa:	697b      	ldr	r3, [r7, #20]
 8006afc:	693a      	ldr	r2, [r7, #16]
 8006afe:	60da      	str	r2, [r3, #12]
		return final;
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	e018      	b.n	8006b36 <generateSubwordn+0xfa>

	//finalSubword.paramType = OTHER_P;
	//finalSubword.otherParam = (char*)calloc(length + 1, sizeof(char));
	//if (finalSubword.otherParam != NULL) strncpy(finalSubword.otherParam, subcommand, length);
	//return &finalSubword;
	final->paramType = OTHER_P;
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	2204      	movs	r2, #4
 8006b08:	721a      	strb	r2, [r3, #8]
	final->otherParam = (char*)calloc(length + 1, sizeof(char));
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	3301      	adds	r3, #1
 8006b0e:	2101      	movs	r1, #1
 8006b10:	4618      	mov	r0, r3
 8006b12:	f000 fadf 	bl	80070d4 <calloc>
 8006b16:	4603      	mov	r3, r0
 8006b18:	461a      	mov	r2, r3
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	611a      	str	r2, [r3, #16]
	if (final->otherParam != NULL) strncpy(final->otherParam, subcommand, length);
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	691b      	ldr	r3, [r3, #16]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d006      	beq.n	8006b34 <generateSubwordn+0xf8>
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	691b      	ldr	r3, [r3, #16]
 8006b2a:	68ba      	ldr	r2, [r7, #8]
 8006b2c:	68f9      	ldr	r1, [r7, #12]
 8006b2e:	4618      	mov	r0, r3
 8006b30:	f001 fa05 	bl	8007f3e <strncpy>
	return final;
 8006b34:	697b      	ldr	r3, [r7, #20]
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	3720      	adds	r7, #32
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}
 8006b3e:	bf00      	nop
 8006b40:	2000000c 	.word	0x2000000c
 8006b44:	20000018 	.word	0x20000018

08006b48 <findClassIndex>:

int findClassIndex(char* subcommand, int length)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b084      	sub	sp, #16
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
 8006b50:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < classLength; i++)
 8006b52:	2300      	movs	r3, #0
 8006b54:	60fb      	str	r3, [r7, #12]
 8006b56:	e015      	b.n	8006b84 <findClassIndex+0x3c>
	{
		if (!strncmp(subcommand, classList[i].name, length))
 8006b58:	4b10      	ldr	r3, [pc, #64]	; (8006b9c <findClassIndex+0x54>)
 8006b5a:	6819      	ldr	r1, [r3, #0]
 8006b5c:	68fa      	ldr	r2, [r7, #12]
 8006b5e:	4613      	mov	r3, r2
 8006b60:	005b      	lsls	r3, r3, #1
 8006b62:	4413      	add	r3, r2
 8006b64:	009b      	lsls	r3, r3, #2
 8006b66:	440b      	add	r3, r1
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	683a      	ldr	r2, [r7, #0]
 8006b6c:	4619      	mov	r1, r3
 8006b6e:	6878      	ldr	r0, [r7, #4]
 8006b70:	f001 f9d3 	bl	8007f1a <strncmp>
 8006b74:	4603      	mov	r3, r0
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d101      	bne.n	8006b7e <findClassIndex+0x36>
		{
			return i;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	e009      	b.n	8006b92 <findClassIndex+0x4a>
	for (int i = 0; i < classLength; i++)
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	3301      	adds	r3, #1
 8006b82:	60fb      	str	r3, [r7, #12]
 8006b84:	4b06      	ldr	r3, [pc, #24]	; (8006ba0 <findClassIndex+0x58>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	68fa      	ldr	r2, [r7, #12]
 8006b8a:	429a      	cmp	r2, r3
 8006b8c:	dbe4      	blt.n	8006b58 <findClassIndex+0x10>
		}
	}

	return defaultClassIndex;
 8006b8e:	4b05      	ldr	r3, [pc, #20]	; (8006ba4 <findClassIndex+0x5c>)
 8006b90:	681b      	ldr	r3, [r3, #0]
}
 8006b92:	4618      	mov	r0, r3
 8006b94:	3710      	adds	r7, #16
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}
 8006b9a:	bf00      	nop
 8006b9c:	200004cc 	.word	0x200004cc
 8006ba0:	200004d0 	.word	0x200004d0
 8006ba4:	2000001c 	.word	0x2000001c

08006ba8 <generateWordDirect>:

Word* generateWordDirect(char* command)
{
 8006ba8:	b5b0      	push	{r4, r5, r7, lr}
 8006baa:	b08c      	sub	sp, #48	; 0x30
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
	//Word finalWord = { .address = -1, .subwords = NULL, .subwordsCount = 0 };
	Word* final = (Word*)malloc(sizeof(Word));
 8006bb0:	2010      	movs	r0, #16
 8006bb2:	f000 faab 	bl	800710c <malloc>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	61bb      	str	r3, [r7, #24]
	final->address = -1;
 8006bba:	69bb      	ldr	r3, [r7, #24]
 8006bbc:	f04f 32ff 	mov.w	r2, #4294967295
 8006bc0:	601a      	str	r2, [r3, #0]
	final->subwords = NULL;
 8006bc2:	69bb      	ldr	r3, [r7, #24]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	609a      	str	r2, [r3, #8]
	final->subwordsCount = 0;
 8006bc8:	69bb      	ldr	r3, [r7, #24]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	60da      	str	r2, [r3, #12]

	char* currSymbol = command;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
	int intermediateLength = 0;
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	62bb      	str	r3, [r7, #40]	; 0x28
	Class* currentClass = classList;
 8006bd6:	4b6a      	ldr	r3, [pc, #424]	; (8006d80 <generateWordDirect+0x1d8>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	627b      	str	r3, [r7, #36]	; 0x24
	int currentClassIndex = defaultClassIndex;
 8006bdc:	4b69      	ldr	r3, [pc, #420]	; (8006d84 <generateWordDirect+0x1dc>)
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	617b      	str	r3, [r7, #20]

	int isLast = 0;
 8006be2:	2300      	movs	r3, #0
 8006be4:	623b      	str	r3, [r7, #32]
	int firstSubWord = 1;
 8006be6:	2301      	movs	r3, #1
 8006be8:	61fb      	str	r3, [r7, #28]

	while (!isLast)
 8006bea:	e0c0      	b.n	8006d6e <generateWordDirect+0x1c6>
	{
		isLast = *currSymbol == '\0';
 8006bec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bee:	781b      	ldrb	r3, [r3, #0]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	bf0c      	ite	eq
 8006bf4:	2301      	moveq	r3, #1
 8006bf6:	2300      	movne	r3, #0
 8006bf8:	b2db      	uxtb	r3, r3
 8006bfa:	623b      	str	r3, [r7, #32]
		switch (*currSymbol)
 8006bfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bfe:	781b      	ldrb	r3, [r3, #0]
 8006c00:	2b3f      	cmp	r3, #63	; 0x3f
 8006c02:	d005      	beq.n	8006c10 <generateWordDirect+0x68>
 8006c04:	2b3f      	cmp	r3, #63	; 0x3f
 8006c06:	dc70      	bgt.n	8006cea <generateWordDirect+0x142>
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d001      	beq.n	8006c10 <generateWordDirect+0x68>
 8006c0c:	2b3a      	cmp	r3, #58	; 0x3a
 8006c0e:	d16c      	bne.n	8006cea <generateWordDirect+0x142>
		{
		case ':':
		case '\0':
		case '?':

			if (intermediateLength == 0) break;
 8006c10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d06d      	beq.n	8006cf2 <generateWordDirect+0x14a>
			if (final->address == -1)
 8006c16:	69bb      	ldr	r3, [r7, #24]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c1e:	d10a      	bne.n	8006c36 <generateWordDirect+0x8e>
			{
				final->address = atoi(currSymbol - intermediateLength);
 8006c20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c22:	425b      	negs	r3, r3
 8006c24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006c26:	4413      	add	r3, r2
 8006c28:	4618      	mov	r0, r3
 8006c2a:	f000 fa4e 	bl	80070ca <atoi>
 8006c2e:	4602      	mov	r2, r0
 8006c30:	69bb      	ldr	r3, [r7, #24]
 8006c32:	601a      	str	r2, [r3, #0]
 8006c34:	e056      	b.n	8006ce4 <generateWordDirect+0x13c>
			}

			else
			{
				if (firstSubWord)
 8006c36:	69fb      	ldr	r3, [r7, #28]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d020      	beq.n	8006c7e <generateWordDirect+0xd6>
				{
					int index = findClassIndex(currSymbol - intermediateLength, intermediateLength);
 8006c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c3e:	425b      	negs	r3, r3
 8006c40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006c42:	4413      	add	r3, r2
 8006c44:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006c46:	4618      	mov	r0, r3
 8006c48:	f7ff ff7e 	bl	8006b48 <findClassIndex>
 8006c4c:	6138      	str	r0, [r7, #16]
					currentClass = &classList[index];
 8006c4e:	4b4c      	ldr	r3, [pc, #304]	; (8006d80 <generateWordDirect+0x1d8>)
 8006c50:	6819      	ldr	r1, [r3, #0]
 8006c52:	693a      	ldr	r2, [r7, #16]
 8006c54:	4613      	mov	r3, r2
 8006c56:	005b      	lsls	r3, r3, #1
 8006c58:	4413      	add	r3, r2
 8006c5a:	009b      	lsls	r3, r3, #2
 8006c5c:	440b      	add	r3, r1
 8006c5e:	627b      	str	r3, [r7, #36]	; 0x24
					final->classIndex = index;
 8006c60:	69bb      	ldr	r3, [r7, #24]
 8006c62:	693a      	ldr	r2, [r7, #16]
 8006c64:	605a      	str	r2, [r3, #4]
					currentClassIndex = index;
 8006c66:	693b      	ldr	r3, [r7, #16]
 8006c68:	617b      	str	r3, [r7, #20]
					firstSubWord = 0;
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	61fb      	str	r3, [r7, #28]
					if (currentClassIndex != defaultClassIndex)
 8006c6e:	4b45      	ldr	r3, [pc, #276]	; (8006d84 <generateWordDirect+0x1dc>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	697a      	ldr	r2, [r7, #20]
 8006c74:	429a      	cmp	r2, r3
 8006c76:	d002      	beq.n	8006c7e <generateWordDirect+0xd6>
					{
						intermediateLength = 0;
 8006c78:	2300      	movs	r3, #0
 8006c7a:	62bb      	str	r3, [r7, #40]	; 0x28
						break;
 8006c7c:	e03a      	b.n	8006cf4 <generateWordDirect+0x14c>
					}
				}

				final->subwordsCount++;
 8006c7e:	69bb      	ldr	r3, [r7, #24]
 8006c80:	68db      	ldr	r3, [r3, #12]
 8006c82:	1c5a      	adds	r2, r3, #1
 8006c84:	69bb      	ldr	r3, [r7, #24]
 8006c86:	60da      	str	r2, [r3, #12]
				Subword* intermediate = (Subword*)realloc(final->subwords, final->subwordsCount * sizeof(Subword));
 8006c88:	69bb      	ldr	r3, [r7, #24]
 8006c8a:	689a      	ldr	r2, [r3, #8]
 8006c8c:	69bb      	ldr	r3, [r7, #24]
 8006c8e:	68db      	ldr	r3, [r3, #12]
 8006c90:	4619      	mov	r1, r3
 8006c92:	460b      	mov	r3, r1
 8006c94:	009b      	lsls	r3, r3, #2
 8006c96:	440b      	add	r3, r1
 8006c98:	009b      	lsls	r3, r3, #2
 8006c9a:	4619      	mov	r1, r3
 8006c9c:	4610      	mov	r0, r2
 8006c9e:	f000 faf1 	bl	8007284 <realloc>
 8006ca2:	60f8      	str	r0, [r7, #12]
				if (intermediate != NULL)
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d01c      	beq.n	8006ce4 <generateWordDirect+0x13c>
				{
					final->subwords = intermediate;																				///??????
 8006caa:	69bb      	ldr	r3, [r7, #24]
 8006cac:	68fa      	ldr	r2, [r7, #12]
 8006cae:	609a      	str	r2, [r3, #8]
					final->subwords[final->subwordsCount - 1] = *generateSubwordn(currSymbol - intermediateLength, intermediateLength, currentClass);
 8006cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cb2:	425b      	negs	r3, r3
 8006cb4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006cb6:	4413      	add	r3, r2
 8006cb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	f7ff febd 	bl	8006a3c <generateSubwordn>
 8006cc2:	69bb      	ldr	r3, [r7, #24]
 8006cc4:	689a      	ldr	r2, [r3, #8]
 8006cc6:	69bb      	ldr	r3, [r7, #24]
 8006cc8:	68db      	ldr	r3, [r3, #12]
 8006cca:	4619      	mov	r1, r3
 8006ccc:	460b      	mov	r3, r1
 8006cce:	009b      	lsls	r3, r3, #2
 8006cd0:	440b      	add	r3, r1
 8006cd2:	009b      	lsls	r3, r3, #2
 8006cd4:	3b14      	subs	r3, #20
 8006cd6:	4413      	add	r3, r2
 8006cd8:	461c      	mov	r4, r3
 8006cda:	4605      	mov	r5, r0
 8006cdc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006cde:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006ce0:	682b      	ldr	r3, [r5, #0]
 8006ce2:	6023      	str	r3, [r4, #0]
				}
			}

			intermediateLength = 0;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	62bb      	str	r3, [r7, #40]	; 0x28

			break;
 8006ce8:	e004      	b.n	8006cf4 <generateWordDirect+0x14c>

		default:
			intermediateLength++;
 8006cea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cec:	3301      	adds	r3, #1
 8006cee:	62bb      	str	r3, [r7, #40]	; 0x28
			break;
 8006cf0:	e000      	b.n	8006cf4 <generateWordDirect+0x14c>
			if (intermediateLength == 0) break;
 8006cf2:	bf00      	nop

		}

		if (*currSymbol == '?')
 8006cf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cf6:	781b      	ldrb	r3, [r3, #0]
 8006cf8:	2b3f      	cmp	r3, #63	; 0x3f
 8006cfa:	d12e      	bne.n	8006d5a <generateWordDirect+0x1b2>
		{
			final->subwordsCount++;
 8006cfc:	69bb      	ldr	r3, [r7, #24]
 8006cfe:	68db      	ldr	r3, [r3, #12]
 8006d00:	1c5a      	adds	r2, r3, #1
 8006d02:	69bb      	ldr	r3, [r7, #24]
 8006d04:	60da      	str	r2, [r3, #12]
			Subword* intermediate = (Subword*)realloc(final->subwords, final->subwordsCount * sizeof(Subword));
 8006d06:	69bb      	ldr	r3, [r7, #24]
 8006d08:	689a      	ldr	r2, [r3, #8]
 8006d0a:	69bb      	ldr	r3, [r7, #24]
 8006d0c:	68db      	ldr	r3, [r3, #12]
 8006d0e:	4619      	mov	r1, r3
 8006d10:	460b      	mov	r3, r1
 8006d12:	009b      	lsls	r3, r3, #2
 8006d14:	440b      	add	r3, r1
 8006d16:	009b      	lsls	r3, r3, #2
 8006d18:	4619      	mov	r1, r3
 8006d1a:	4610      	mov	r0, r2
 8006d1c:	f000 fab2 	bl	8007284 <realloc>
 8006d20:	60b8      	str	r0, [r7, #8]
			if (intermediate != NULL)
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d018      	beq.n	8006d5a <generateWordDirect+0x1b2>
			{
				final->subwords = intermediate;																						///??????
 8006d28:	69bb      	ldr	r3, [r7, #24]
 8006d2a:	68ba      	ldr	r2, [r7, #8]
 8006d2c:	609a      	str	r2, [r3, #8]
				final->subwords[final->subwordsCount - 1] = *generateSubwordn("?", 1, currentClass);
 8006d2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d30:	2101      	movs	r1, #1
 8006d32:	4815      	ldr	r0, [pc, #84]	; (8006d88 <generateWordDirect+0x1e0>)
 8006d34:	f7ff fe82 	bl	8006a3c <generateSubwordn>
 8006d38:	69bb      	ldr	r3, [r7, #24]
 8006d3a:	689a      	ldr	r2, [r3, #8]
 8006d3c:	69bb      	ldr	r3, [r7, #24]
 8006d3e:	68db      	ldr	r3, [r3, #12]
 8006d40:	4619      	mov	r1, r3
 8006d42:	460b      	mov	r3, r1
 8006d44:	009b      	lsls	r3, r3, #2
 8006d46:	440b      	add	r3, r1
 8006d48:	009b      	lsls	r3, r3, #2
 8006d4a:	3b14      	subs	r3, #20
 8006d4c:	4413      	add	r3, r2
 8006d4e:	461c      	mov	r4, r3
 8006d50:	4605      	mov	r5, r0
 8006d52:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006d54:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006d56:	682b      	ldr	r3, [r5, #0]
 8006d58:	6023      	str	r3, [r4, #0]
			}
		}

		currSymbol += !isLast;
 8006d5a:	6a3b      	ldr	r3, [r7, #32]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	bf0c      	ite	eq
 8006d60:	2301      	moveq	r3, #1
 8006d62:	2300      	movne	r3, #0
 8006d64:	b2db      	uxtb	r3, r3
 8006d66:	461a      	mov	r2, r3
 8006d68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d6a:	4413      	add	r3, r2
 8006d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (!isLast)
 8006d6e:	6a3b      	ldr	r3, [r7, #32]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	f43f af3b 	beq.w	8006bec <generateWordDirect+0x44>
	}

	return final;
 8006d76:	69bb      	ldr	r3, [r7, #24]
}
 8006d78:	4618      	mov	r0, r3
 8006d7a:	3730      	adds	r7, #48	; 0x30
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	bdb0      	pop	{r4, r5, r7, pc}
 8006d80:	200004cc 	.word	0x200004cc
 8006d84:	2000001c 	.word	0x2000001c
 8006d88:	0800ac1c 	.word	0x0800ac1c

08006d8c <executeWord>:

void executeWord(Word* word)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b084      	sub	sp, #16
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
	if (word->subwordsCount < 1) return;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	68db      	ldr	r3, [r3, #12]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	dd26      	ble.n	8006dea <executeWord+0x5e>
	if (word->subwords == NULL) return;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	689b      	ldr	r3, [r3, #8]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d024      	beq.n	8006dee <executeWord+0x62>
	if (word->subwords[0].type != function) return;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	689b      	ldr	r3, [r3, #8]
 8006da8:	781b      	ldrb	r3, [r3, #0]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d121      	bne.n	8006df2 <executeWord+0x66>
	int classIndex = word->classIndex;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	685b      	ldr	r3, [r3, #4]
 8006db2:	60fb      	str	r3, [r7, #12]
	int functionIndex = word->subwords[0].functionIndex;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	689b      	ldr	r3, [r3, #8]
 8006db8:	685b      	ldr	r3, [r3, #4]
 8006dba:	60bb      	str	r3, [r7, #8]
	classList[classIndex].functions[functionIndex].run(word->subwords + 1, word->subwordsCount - 1);
 8006dbc:	4b0f      	ldr	r3, [pc, #60]	; (8006dfc <executeWord+0x70>)
 8006dbe:	6819      	ldr	r1, [r3, #0]
 8006dc0:	68fa      	ldr	r2, [r7, #12]
 8006dc2:	4613      	mov	r3, r2
 8006dc4:	005b      	lsls	r3, r3, #1
 8006dc6:	4413      	add	r3, r2
 8006dc8:	009b      	lsls	r3, r3, #2
 8006dca:	440b      	add	r3, r1
 8006dcc:	685a      	ldr	r2, [r3, #4]
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	00db      	lsls	r3, r3, #3
 8006dd2:	4413      	add	r3, r2
 8006dd4:	685b      	ldr	r3, [r3, #4]
 8006dd6:	687a      	ldr	r2, [r7, #4]
 8006dd8:	6892      	ldr	r2, [r2, #8]
 8006dda:	f102 0014 	add.w	r0, r2, #20
 8006dde:	687a      	ldr	r2, [r7, #4]
 8006de0:	68d2      	ldr	r2, [r2, #12]
 8006de2:	3a01      	subs	r2, #1
 8006de4:	4611      	mov	r1, r2
 8006de6:	4798      	blx	r3
 8006de8:	e004      	b.n	8006df4 <executeWord+0x68>
	if (word->subwordsCount < 1) return;
 8006dea:	bf00      	nop
 8006dec:	e002      	b.n	8006df4 <executeWord+0x68>
	if (word->subwords == NULL) return;
 8006dee:	bf00      	nop
 8006df0:	e000      	b.n	8006df4 <executeWord+0x68>
	if (word->subwords[0].type != function) return;
 8006df2:	bf00      	nop
}
 8006df4:	3710      	adds	r7, #16
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}
 8006dfa:	bf00      	nop
 8006dfc:	200004cc 	.word	0x200004cc

08006e00 <addClass>:
	if (isDefault) defaultClassIndex = classLength;
	classLength++;
}

void addClass(Class* class, int isDefault)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b082      	sub	sp, #8
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
 8006e08:	6039      	str	r1, [r7, #0]
	classList = (Class*)realloc(classList, (classLength + 1) * sizeof(Class));
 8006e0a:	4b17      	ldr	r3, [pc, #92]	; (8006e68 <addClass+0x68>)
 8006e0c:	681a      	ldr	r2, [r3, #0]
 8006e0e:	4b17      	ldr	r3, [pc, #92]	; (8006e6c <addClass+0x6c>)
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	3301      	adds	r3, #1
 8006e14:	4619      	mov	r1, r3
 8006e16:	460b      	mov	r3, r1
 8006e18:	005b      	lsls	r3, r3, #1
 8006e1a:	440b      	add	r3, r1
 8006e1c:	009b      	lsls	r3, r3, #2
 8006e1e:	4619      	mov	r1, r3
 8006e20:	4610      	mov	r0, r2
 8006e22:	f000 fa2f 	bl	8007284 <realloc>
 8006e26:	4603      	mov	r3, r0
 8006e28:	4a0f      	ldr	r2, [pc, #60]	; (8006e68 <addClass+0x68>)
 8006e2a:	6013      	str	r3, [r2, #0]
	classList[classLength] = *class;
 8006e2c:	4b0e      	ldr	r3, [pc, #56]	; (8006e68 <addClass+0x68>)
 8006e2e:	681a      	ldr	r2, [r3, #0]
 8006e30:	4b0e      	ldr	r3, [pc, #56]	; (8006e6c <addClass+0x6c>)
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	4619      	mov	r1, r3
 8006e36:	460b      	mov	r3, r1
 8006e38:	005b      	lsls	r3, r3, #1
 8006e3a:	440b      	add	r3, r1
 8006e3c:	009b      	lsls	r3, r3, #2
 8006e3e:	4413      	add	r3, r2
 8006e40:	687a      	ldr	r2, [r7, #4]
 8006e42:	ca07      	ldmia	r2, {r0, r1, r2}
 8006e44:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (isDefault) defaultClassIndex = classLength;
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d003      	beq.n	8006e56 <addClass+0x56>
 8006e4e:	4b07      	ldr	r3, [pc, #28]	; (8006e6c <addClass+0x6c>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a07      	ldr	r2, [pc, #28]	; (8006e70 <addClass+0x70>)
 8006e54:	6013      	str	r3, [r2, #0]
	classLength++;
 8006e56:	4b05      	ldr	r3, [pc, #20]	; (8006e6c <addClass+0x6c>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	3301      	adds	r3, #1
 8006e5c:	4a03      	ldr	r2, [pc, #12]	; (8006e6c <addClass+0x6c>)
 8006e5e:	6013      	str	r3, [r2, #0]
}
 8006e60:	bf00      	nop
 8006e62:	3708      	adds	r7, #8
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}
 8006e68:	200004cc 	.word	0x200004cc
 8006e6c:	200004d0 	.word	0x200004d0
 8006e70:	2000001c 	.word	0x2000001c

08006e74 <writeToRegister>:
uint8_t is_initialised = 0;

I2C_HandleTypeDef I2CHandle;

void writeToRegister(uint16_t device_address, uint16_t memory_address, uint8_t *data)
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b086      	sub	sp, #24
 8006e78:	af04      	add	r7, sp, #16
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	603a      	str	r2, [r7, #0]
 8006e7e:	80fb      	strh	r3, [r7, #6]
 8006e80:	460b      	mov	r3, r1
 8006e82:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Mem_Write(&I2CHandle, (device_address<<1), memory_address, 1, data, 1, 1000);
 8006e84:	88fb      	ldrh	r3, [r7, #6]
 8006e86:	005b      	lsls	r3, r3, #1
 8006e88:	b299      	uxth	r1, r3
 8006e8a:	88ba      	ldrh	r2, [r7, #4]
 8006e8c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006e90:	9302      	str	r3, [sp, #8]
 8006e92:	2301      	movs	r3, #1
 8006e94:	9301      	str	r3, [sp, #4]
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	9300      	str	r3, [sp, #0]
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	4803      	ldr	r0, [pc, #12]	; (8006eac <writeToRegister+0x38>)
 8006e9e:	f7fb ff1f 	bl	8002ce0 <HAL_I2C_Mem_Write>
}
 8006ea2:	bf00      	nop
 8006ea4:	3708      	adds	r7, #8
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bd80      	pop	{r7, pc}
 8006eaa:	bf00      	nop
 8006eac:	200004d8 	.word	0x200004d8

08006eb0 <TCA_Init>:

void TCA_Init(uint8_t address, I2C_HandleTypeDef handle)
{
 8006eb0:	b084      	sub	sp, #16
 8006eb2:	b590      	push	{r4, r7, lr}
 8006eb4:	b083      	sub	sp, #12
 8006eb6:	af00      	add	r7, sp, #0
 8006eb8:	4604      	mov	r4, r0
 8006eba:	f107 001c 	add.w	r0, r7, #28
 8006ebe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8006ec2:	4623      	mov	r3, r4
 8006ec4:	71fb      	strb	r3, [r7, #7]
	TCA_address = address;
 8006ec6:	4a0a      	ldr	r2, [pc, #40]	; (8006ef0 <TCA_Init+0x40>)
 8006ec8:	79fb      	ldrb	r3, [r7, #7]
 8006eca:	7013      	strb	r3, [r2, #0]
	I2CHandle = handle;
 8006ecc:	4b09      	ldr	r3, [pc, #36]	; (8006ef4 <TCA_Init+0x44>)
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f107 031c 	add.w	r3, r7, #28
 8006ed4:	2254      	movs	r2, #84	; 0x54
 8006ed6:	4619      	mov	r1, r3
 8006ed8:	f001 f8e1 	bl	800809e <memcpy>
	is_initialised = 1;
 8006edc:	4b06      	ldr	r3, [pc, #24]	; (8006ef8 <TCA_Init+0x48>)
 8006ede:	2201      	movs	r2, #1
 8006ee0:	701a      	strb	r2, [r3, #0]
}
 8006ee2:	bf00      	nop
 8006ee4:	370c      	adds	r7, #12
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8006eec:	b004      	add	sp, #16
 8006eee:	4770      	bx	lr
 8006ef0:	20000024 	.word	0x20000024
 8006ef4:	200004d8 	.word	0x200004d8
 8006ef8:	200004d4 	.word	0x200004d4

08006efc <TCA_PinMode>:

void TCA_PinMode(uint32_t pin, uint32_t mode)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b084      	sub	sp, #16
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
 8006f04:	6039      	str	r1, [r7, #0]
	if(!is_initialised) return;
 8006f06:	4b25      	ldr	r3, [pc, #148]	; (8006f9c <TCA_PinMode+0xa0>)
 8006f08:	781b      	ldrb	r3, [r3, #0]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d03d      	beq.n	8006f8a <TCA_PinMode+0x8e>
	if(pin > 15) return;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2b0f      	cmp	r3, #15
 8006f12:	d83c      	bhi.n	8006f8e <TCA_PinMode+0x92>
	if(mode != 0 && mode != 1) return;
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d002      	beq.n	8006f20 <TCA_PinMode+0x24>
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	2b01      	cmp	r3, #1
 8006f1e:	d138      	bne.n	8006f92 <TCA_PinMode+0x96>

	uint8_t mask =  1 << (pin % 8);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f003 0307 	and.w	r3, r3, #7
 8006f26:	2201      	movs	r2, #1
 8006f28:	fa02 f303 	lsl.w	r3, r2, r3
 8006f2c:	73fb      	strb	r3, [r7, #15]

	uint16_t memory_address = pin < 8 ? PINMODE_REGISTER_LOW : PINMODE_REGISTER_HIGH;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2b07      	cmp	r3, #7
 8006f32:	d801      	bhi.n	8006f38 <TCA_PinMode+0x3c>
 8006f34:	2306      	movs	r3, #6
 8006f36:	e000      	b.n	8006f3a <TCA_PinMode+0x3e>
 8006f38:	2307      	movs	r3, #7
 8006f3a:	81bb      	strh	r3, [r7, #12]
	uint8_t *data = pin < 8 ? &pinmode_register_state_low : &pinmode_register_state_high;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2b07      	cmp	r3, #7
 8006f40:	d801      	bhi.n	8006f46 <TCA_PinMode+0x4a>
 8006f42:	4b17      	ldr	r3, [pc, #92]	; (8006fa0 <TCA_PinMode+0xa4>)
 8006f44:	e000      	b.n	8006f48 <TCA_PinMode+0x4c>
 8006f46:	4b17      	ldr	r3, [pc, #92]	; (8006fa4 <TCA_PinMode+0xa8>)
 8006f48:	60bb      	str	r3, [r7, #8]

	if (mode) 	*data |= mask;
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d007      	beq.n	8006f60 <TCA_PinMode+0x64>
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	781a      	ldrb	r2, [r3, #0]
 8006f54:	7bfb      	ldrb	r3, [r7, #15]
 8006f56:	4313      	orrs	r3, r2
 8006f58:	b2da      	uxtb	r2, r3
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	701a      	strb	r2, [r3, #0]
 8006f5e:	e00b      	b.n	8006f78 <TCA_PinMode+0x7c>
	else 		*data &= ~mask;
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	781b      	ldrb	r3, [r3, #0]
 8006f64:	b25a      	sxtb	r2, r3
 8006f66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f6a:	43db      	mvns	r3, r3
 8006f6c:	b25b      	sxtb	r3, r3
 8006f6e:	4013      	ands	r3, r2
 8006f70:	b25b      	sxtb	r3, r3
 8006f72:	b2da      	uxtb	r2, r3
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	701a      	strb	r2, [r3, #0]

	writeToRegister(TCA_address, memory_address, data);
 8006f78:	4b0b      	ldr	r3, [pc, #44]	; (8006fa8 <TCA_PinMode+0xac>)
 8006f7a:	781b      	ldrb	r3, [r3, #0]
 8006f7c:	b29b      	uxth	r3, r3
 8006f7e:	89b9      	ldrh	r1, [r7, #12]
 8006f80:	68ba      	ldr	r2, [r7, #8]
 8006f82:	4618      	mov	r0, r3
 8006f84:	f7ff ff76 	bl	8006e74 <writeToRegister>
 8006f88:	e004      	b.n	8006f94 <TCA_PinMode+0x98>
	if(!is_initialised) return;
 8006f8a:	bf00      	nop
 8006f8c:	e002      	b.n	8006f94 <TCA_PinMode+0x98>
	if(pin > 15) return;
 8006f8e:	bf00      	nop
 8006f90:	e000      	b.n	8006f94 <TCA_PinMode+0x98>
	if(mode != 0 && mode != 1) return;
 8006f92:	bf00      	nop
}
 8006f94:	3710      	adds	r7, #16
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}
 8006f9a:	bf00      	nop
 8006f9c:	200004d4 	.word	0x200004d4
 8006fa0:	20000022 	.word	0x20000022
 8006fa4:	20000023 	.word	0x20000023
 8006fa8:	20000024 	.word	0x20000024

08006fac <TCA_WritePin>:

	writeToRegister(TCA_address, memory_address, data);
}

void TCA_WritePin(uint32_t pin, uint32_t value)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b084      	sub	sp, #16
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
 8006fb4:	6039      	str	r1, [r7, #0]
	if(!is_initialised) return;
 8006fb6:	4b25      	ldr	r3, [pc, #148]	; (800704c <TCA_WritePin+0xa0>)
 8006fb8:	781b      	ldrb	r3, [r3, #0]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d03d      	beq.n	800703a <TCA_WritePin+0x8e>
	if(pin > 15) return;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2b0f      	cmp	r3, #15
 8006fc2:	d83c      	bhi.n	800703e <TCA_WritePin+0x92>
	if(value != 0 && value != 1) return;
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d002      	beq.n	8006fd0 <TCA_WritePin+0x24>
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	2b01      	cmp	r3, #1
 8006fce:	d138      	bne.n	8007042 <TCA_WritePin+0x96>

	uint8_t mask =  1 << (pin % 8);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	f003 0307 	and.w	r3, r3, #7
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8006fdc:	73fb      	strb	r3, [r7, #15]

	uint16_t memory_address = pin < 8 ? OUTPUT_REGISTER_LOW : OUTPUT_REGISTER_HIGH;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2b07      	cmp	r3, #7
 8006fe2:	d801      	bhi.n	8006fe8 <TCA_WritePin+0x3c>
 8006fe4:	2302      	movs	r3, #2
 8006fe6:	e000      	b.n	8006fea <TCA_WritePin+0x3e>
 8006fe8:	2303      	movs	r3, #3
 8006fea:	81bb      	strh	r3, [r7, #12]
	uint8_t *data = pin < 8 ? &output_register_state_low : &output_register_state_high;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2b07      	cmp	r3, #7
 8006ff0:	d801      	bhi.n	8006ff6 <TCA_WritePin+0x4a>
 8006ff2:	4b17      	ldr	r3, [pc, #92]	; (8007050 <TCA_WritePin+0xa4>)
 8006ff4:	e000      	b.n	8006ff8 <TCA_WritePin+0x4c>
 8006ff6:	4b17      	ldr	r3, [pc, #92]	; (8007054 <TCA_WritePin+0xa8>)
 8006ff8:	60bb      	str	r3, [r7, #8]

	if (value)	*data |= mask;
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d007      	beq.n	8007010 <TCA_WritePin+0x64>
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	781a      	ldrb	r2, [r3, #0]
 8007004:	7bfb      	ldrb	r3, [r7, #15]
 8007006:	4313      	orrs	r3, r2
 8007008:	b2da      	uxtb	r2, r3
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	701a      	strb	r2, [r3, #0]
 800700e:	e00b      	b.n	8007028 <TCA_WritePin+0x7c>
	else 		*data &= ~mask;
 8007010:	68bb      	ldr	r3, [r7, #8]
 8007012:	781b      	ldrb	r3, [r3, #0]
 8007014:	b25a      	sxtb	r2, r3
 8007016:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800701a:	43db      	mvns	r3, r3
 800701c:	b25b      	sxtb	r3, r3
 800701e:	4013      	ands	r3, r2
 8007020:	b25b      	sxtb	r3, r3
 8007022:	b2da      	uxtb	r2, r3
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	701a      	strb	r2, [r3, #0]

	writeToRegister(TCA_address, memory_address, data);
 8007028:	4b0b      	ldr	r3, [pc, #44]	; (8007058 <TCA_WritePin+0xac>)
 800702a:	781b      	ldrb	r3, [r3, #0]
 800702c:	b29b      	uxth	r3, r3
 800702e:	89b9      	ldrh	r1, [r7, #12]
 8007030:	68ba      	ldr	r2, [r7, #8]
 8007032:	4618      	mov	r0, r3
 8007034:	f7ff ff1e 	bl	8006e74 <writeToRegister>
 8007038:	e004      	b.n	8007044 <TCA_WritePin+0x98>
	if(!is_initialised) return;
 800703a:	bf00      	nop
 800703c:	e002      	b.n	8007044 <TCA_WritePin+0x98>
	if(pin > 15) return;
 800703e:	bf00      	nop
 8007040:	e000      	b.n	8007044 <TCA_WritePin+0x98>
	if(value != 0 && value != 1) return;
 8007042:	bf00      	nop
}
 8007044:	3710      	adds	r7, #16
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}
 800704a:	bf00      	nop
 800704c:	200004d4 	.word	0x200004d4
 8007050:	20000020 	.word	0x20000020
 8007054:	20000021 	.word	0x20000021
 8007058:	20000024 	.word	0x20000024

0800705c <trimInt>:

    return (int16_t)value;
}

int trimInt(int integer, int min, int max)
{
 800705c:	b480      	push	{r7}
 800705e:	b085      	sub	sp, #20
 8007060:	af00      	add	r7, sp, #0
 8007062:	60f8      	str	r0, [r7, #12]
 8007064:	60b9      	str	r1, [r7, #8]
 8007066:	607a      	str	r2, [r7, #4]
	if(integer>max) integer = max;
 8007068:	68fa      	ldr	r2, [r7, #12]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	429a      	cmp	r2, r3
 800706e:	dd02      	ble.n	8007076 <trimInt+0x1a>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	60fb      	str	r3, [r7, #12]
 8007074:	e005      	b.n	8007082 <trimInt+0x26>
	else if(integer<min) integer = min;
 8007076:	68fa      	ldr	r2, [r7, #12]
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	429a      	cmp	r2, r3
 800707c:	da01      	bge.n	8007082 <trimInt+0x26>
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	60fb      	str	r3, [r7, #12]
	return integer;
 8007082:	68fb      	ldr	r3, [r7, #12]
}
 8007084:	4618      	mov	r0, r3
 8007086:	3714      	adds	r7, #20
 8007088:	46bd      	mov	sp, r7
 800708a:	bc80      	pop	{r7}
 800708c:	4770      	bx	lr

0800708e <trimFloat>:

float trimFloat(float floating, float min, float max)
{
 800708e:	b580      	push	{r7, lr}
 8007090:	b084      	sub	sp, #16
 8007092:	af00      	add	r7, sp, #0
 8007094:	60f8      	str	r0, [r7, #12]
 8007096:	60b9      	str	r1, [r7, #8]
 8007098:	607a      	str	r2, [r7, #4]
	if(floating>max) floating = max;
 800709a:	6879      	ldr	r1, [r7, #4]
 800709c:	68f8      	ldr	r0, [r7, #12]
 800709e:	f7fa f82d 	bl	80010fc <__aeabi_fcmpgt>
 80070a2:	4603      	mov	r3, r0
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d002      	beq.n	80070ae <trimFloat+0x20>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	60fb      	str	r3, [r7, #12]
 80070ac:	e008      	b.n	80070c0 <trimFloat+0x32>
	else if(floating<min) floating = min;
 80070ae:	68b9      	ldr	r1, [r7, #8]
 80070b0:	68f8      	ldr	r0, [r7, #12]
 80070b2:	f7fa f805 	bl	80010c0 <__aeabi_fcmplt>
 80070b6:	4603      	mov	r3, r0
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d001      	beq.n	80070c0 <trimFloat+0x32>
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	60fb      	str	r3, [r7, #12]
	return floating;
 80070c0:	68fb      	ldr	r3, [r7, #12]
}
 80070c2:	4618      	mov	r0, r3
 80070c4:	3710      	adds	r7, #16
 80070c6:	46bd      	mov	sp, r7
 80070c8:	bd80      	pop	{r7, pc}

080070ca <atoi>:
 80070ca:	220a      	movs	r2, #10
 80070cc:	2100      	movs	r1, #0
 80070ce:	f000 b98f 	b.w	80073f0 <strtol>
	...

080070d4 <calloc>:
 80070d4:	4b02      	ldr	r3, [pc, #8]	; (80070e0 <calloc+0xc>)
 80070d6:	460a      	mov	r2, r1
 80070d8:	4601      	mov	r1, r0
 80070da:	6818      	ldr	r0, [r3, #0]
 80070dc:	f000 b802 	b.w	80070e4 <_calloc_r>
 80070e0:	20000080 	.word	0x20000080

080070e4 <_calloc_r>:
 80070e4:	b570      	push	{r4, r5, r6, lr}
 80070e6:	fba1 5402 	umull	r5, r4, r1, r2
 80070ea:	b934      	cbnz	r4, 80070fa <_calloc_r+0x16>
 80070ec:	4629      	mov	r1, r5
 80070ee:	f000 f83d 	bl	800716c <_malloc_r>
 80070f2:	4606      	mov	r6, r0
 80070f4:	b928      	cbnz	r0, 8007102 <_calloc_r+0x1e>
 80070f6:	4630      	mov	r0, r6
 80070f8:	bd70      	pop	{r4, r5, r6, pc}
 80070fa:	220c      	movs	r2, #12
 80070fc:	2600      	movs	r6, #0
 80070fe:	6002      	str	r2, [r0, #0]
 8007100:	e7f9      	b.n	80070f6 <_calloc_r+0x12>
 8007102:	462a      	mov	r2, r5
 8007104:	4621      	mov	r1, r4
 8007106:	f000 ff00 	bl	8007f0a <memset>
 800710a:	e7f4      	b.n	80070f6 <_calloc_r+0x12>

0800710c <malloc>:
 800710c:	4b02      	ldr	r3, [pc, #8]	; (8007118 <malloc+0xc>)
 800710e:	4601      	mov	r1, r0
 8007110:	6818      	ldr	r0, [r3, #0]
 8007112:	f000 b82b 	b.w	800716c <_malloc_r>
 8007116:	bf00      	nop
 8007118:	20000080 	.word	0x20000080

0800711c <free>:
 800711c:	4b02      	ldr	r3, [pc, #8]	; (8007128 <free+0xc>)
 800711e:	4601      	mov	r1, r0
 8007120:	6818      	ldr	r0, [r3, #0]
 8007122:	f001 be39 	b.w	8008d98 <_free_r>
 8007126:	bf00      	nop
 8007128:	20000080 	.word	0x20000080

0800712c <sbrk_aligned>:
 800712c:	b570      	push	{r4, r5, r6, lr}
 800712e:	4e0e      	ldr	r6, [pc, #56]	; (8007168 <sbrk_aligned+0x3c>)
 8007130:	460c      	mov	r4, r1
 8007132:	6831      	ldr	r1, [r6, #0]
 8007134:	4605      	mov	r5, r0
 8007136:	b911      	cbnz	r1, 800713e <sbrk_aligned+0x12>
 8007138:	f000 ff4c 	bl	8007fd4 <_sbrk_r>
 800713c:	6030      	str	r0, [r6, #0]
 800713e:	4621      	mov	r1, r4
 8007140:	4628      	mov	r0, r5
 8007142:	f000 ff47 	bl	8007fd4 <_sbrk_r>
 8007146:	1c43      	adds	r3, r0, #1
 8007148:	d00a      	beq.n	8007160 <sbrk_aligned+0x34>
 800714a:	1cc4      	adds	r4, r0, #3
 800714c:	f024 0403 	bic.w	r4, r4, #3
 8007150:	42a0      	cmp	r0, r4
 8007152:	d007      	beq.n	8007164 <sbrk_aligned+0x38>
 8007154:	1a21      	subs	r1, r4, r0
 8007156:	4628      	mov	r0, r5
 8007158:	f000 ff3c 	bl	8007fd4 <_sbrk_r>
 800715c:	3001      	adds	r0, #1
 800715e:	d101      	bne.n	8007164 <sbrk_aligned+0x38>
 8007160:	f04f 34ff 	mov.w	r4, #4294967295
 8007164:	4620      	mov	r0, r4
 8007166:	bd70      	pop	{r4, r5, r6, pc}
 8007168:	20000530 	.word	0x20000530

0800716c <_malloc_r>:
 800716c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007170:	1ccd      	adds	r5, r1, #3
 8007172:	f025 0503 	bic.w	r5, r5, #3
 8007176:	3508      	adds	r5, #8
 8007178:	2d0c      	cmp	r5, #12
 800717a:	bf38      	it	cc
 800717c:	250c      	movcc	r5, #12
 800717e:	2d00      	cmp	r5, #0
 8007180:	4607      	mov	r7, r0
 8007182:	db01      	blt.n	8007188 <_malloc_r+0x1c>
 8007184:	42a9      	cmp	r1, r5
 8007186:	d905      	bls.n	8007194 <_malloc_r+0x28>
 8007188:	230c      	movs	r3, #12
 800718a:	2600      	movs	r6, #0
 800718c:	603b      	str	r3, [r7, #0]
 800718e:	4630      	mov	r0, r6
 8007190:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007194:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007268 <_malloc_r+0xfc>
 8007198:	f000 f868 	bl	800726c <__malloc_lock>
 800719c:	f8d8 3000 	ldr.w	r3, [r8]
 80071a0:	461c      	mov	r4, r3
 80071a2:	bb5c      	cbnz	r4, 80071fc <_malloc_r+0x90>
 80071a4:	4629      	mov	r1, r5
 80071a6:	4638      	mov	r0, r7
 80071a8:	f7ff ffc0 	bl	800712c <sbrk_aligned>
 80071ac:	1c43      	adds	r3, r0, #1
 80071ae:	4604      	mov	r4, r0
 80071b0:	d155      	bne.n	800725e <_malloc_r+0xf2>
 80071b2:	f8d8 4000 	ldr.w	r4, [r8]
 80071b6:	4626      	mov	r6, r4
 80071b8:	2e00      	cmp	r6, #0
 80071ba:	d145      	bne.n	8007248 <_malloc_r+0xdc>
 80071bc:	2c00      	cmp	r4, #0
 80071be:	d048      	beq.n	8007252 <_malloc_r+0xe6>
 80071c0:	6823      	ldr	r3, [r4, #0]
 80071c2:	4631      	mov	r1, r6
 80071c4:	4638      	mov	r0, r7
 80071c6:	eb04 0903 	add.w	r9, r4, r3
 80071ca:	f000 ff03 	bl	8007fd4 <_sbrk_r>
 80071ce:	4581      	cmp	r9, r0
 80071d0:	d13f      	bne.n	8007252 <_malloc_r+0xe6>
 80071d2:	6821      	ldr	r1, [r4, #0]
 80071d4:	4638      	mov	r0, r7
 80071d6:	1a6d      	subs	r5, r5, r1
 80071d8:	4629      	mov	r1, r5
 80071da:	f7ff ffa7 	bl	800712c <sbrk_aligned>
 80071de:	3001      	adds	r0, #1
 80071e0:	d037      	beq.n	8007252 <_malloc_r+0xe6>
 80071e2:	6823      	ldr	r3, [r4, #0]
 80071e4:	442b      	add	r3, r5
 80071e6:	6023      	str	r3, [r4, #0]
 80071e8:	f8d8 3000 	ldr.w	r3, [r8]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d038      	beq.n	8007262 <_malloc_r+0xf6>
 80071f0:	685a      	ldr	r2, [r3, #4]
 80071f2:	42a2      	cmp	r2, r4
 80071f4:	d12b      	bne.n	800724e <_malloc_r+0xe2>
 80071f6:	2200      	movs	r2, #0
 80071f8:	605a      	str	r2, [r3, #4]
 80071fa:	e00f      	b.n	800721c <_malloc_r+0xb0>
 80071fc:	6822      	ldr	r2, [r4, #0]
 80071fe:	1b52      	subs	r2, r2, r5
 8007200:	d41f      	bmi.n	8007242 <_malloc_r+0xd6>
 8007202:	2a0b      	cmp	r2, #11
 8007204:	d917      	bls.n	8007236 <_malloc_r+0xca>
 8007206:	1961      	adds	r1, r4, r5
 8007208:	42a3      	cmp	r3, r4
 800720a:	6025      	str	r5, [r4, #0]
 800720c:	bf18      	it	ne
 800720e:	6059      	strne	r1, [r3, #4]
 8007210:	6863      	ldr	r3, [r4, #4]
 8007212:	bf08      	it	eq
 8007214:	f8c8 1000 	streq.w	r1, [r8]
 8007218:	5162      	str	r2, [r4, r5]
 800721a:	604b      	str	r3, [r1, #4]
 800721c:	4638      	mov	r0, r7
 800721e:	f104 060b 	add.w	r6, r4, #11
 8007222:	f000 f829 	bl	8007278 <__malloc_unlock>
 8007226:	f026 0607 	bic.w	r6, r6, #7
 800722a:	1d23      	adds	r3, r4, #4
 800722c:	1af2      	subs	r2, r6, r3
 800722e:	d0ae      	beq.n	800718e <_malloc_r+0x22>
 8007230:	1b9b      	subs	r3, r3, r6
 8007232:	50a3      	str	r3, [r4, r2]
 8007234:	e7ab      	b.n	800718e <_malloc_r+0x22>
 8007236:	42a3      	cmp	r3, r4
 8007238:	6862      	ldr	r2, [r4, #4]
 800723a:	d1dd      	bne.n	80071f8 <_malloc_r+0x8c>
 800723c:	f8c8 2000 	str.w	r2, [r8]
 8007240:	e7ec      	b.n	800721c <_malloc_r+0xb0>
 8007242:	4623      	mov	r3, r4
 8007244:	6864      	ldr	r4, [r4, #4]
 8007246:	e7ac      	b.n	80071a2 <_malloc_r+0x36>
 8007248:	4634      	mov	r4, r6
 800724a:	6876      	ldr	r6, [r6, #4]
 800724c:	e7b4      	b.n	80071b8 <_malloc_r+0x4c>
 800724e:	4613      	mov	r3, r2
 8007250:	e7cc      	b.n	80071ec <_malloc_r+0x80>
 8007252:	230c      	movs	r3, #12
 8007254:	4638      	mov	r0, r7
 8007256:	603b      	str	r3, [r7, #0]
 8007258:	f000 f80e 	bl	8007278 <__malloc_unlock>
 800725c:	e797      	b.n	800718e <_malloc_r+0x22>
 800725e:	6025      	str	r5, [r4, #0]
 8007260:	e7dc      	b.n	800721c <_malloc_r+0xb0>
 8007262:	605b      	str	r3, [r3, #4]
 8007264:	deff      	udf	#255	; 0xff
 8007266:	bf00      	nop
 8007268:	2000052c 	.word	0x2000052c

0800726c <__malloc_lock>:
 800726c:	4801      	ldr	r0, [pc, #4]	; (8007274 <__malloc_lock+0x8>)
 800726e:	f000 befe 	b.w	800806e <__retarget_lock_acquire_recursive>
 8007272:	bf00      	nop
 8007274:	20000674 	.word	0x20000674

08007278 <__malloc_unlock>:
 8007278:	4801      	ldr	r0, [pc, #4]	; (8007280 <__malloc_unlock+0x8>)
 800727a:	f000 bef9 	b.w	8008070 <__retarget_lock_release_recursive>
 800727e:	bf00      	nop
 8007280:	20000674 	.word	0x20000674

08007284 <realloc>:
 8007284:	4b02      	ldr	r3, [pc, #8]	; (8007290 <realloc+0xc>)
 8007286:	460a      	mov	r2, r1
 8007288:	4601      	mov	r1, r0
 800728a:	6818      	ldr	r0, [r3, #0]
 800728c:	f000 b802 	b.w	8007294 <_realloc_r>
 8007290:	20000080 	.word	0x20000080

08007294 <_realloc_r>:
 8007294:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007298:	4680      	mov	r8, r0
 800729a:	4614      	mov	r4, r2
 800729c:	460e      	mov	r6, r1
 800729e:	b921      	cbnz	r1, 80072aa <_realloc_r+0x16>
 80072a0:	4611      	mov	r1, r2
 80072a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80072a6:	f7ff bf61 	b.w	800716c <_malloc_r>
 80072aa:	b92a      	cbnz	r2, 80072b8 <_realloc_r+0x24>
 80072ac:	f001 fd74 	bl	8008d98 <_free_r>
 80072b0:	4625      	mov	r5, r4
 80072b2:	4628      	mov	r0, r5
 80072b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072b8:	f002 f92e 	bl	8009518 <_malloc_usable_size_r>
 80072bc:	4284      	cmp	r4, r0
 80072be:	4607      	mov	r7, r0
 80072c0:	d802      	bhi.n	80072c8 <_realloc_r+0x34>
 80072c2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80072c6:	d812      	bhi.n	80072ee <_realloc_r+0x5a>
 80072c8:	4621      	mov	r1, r4
 80072ca:	4640      	mov	r0, r8
 80072cc:	f7ff ff4e 	bl	800716c <_malloc_r>
 80072d0:	4605      	mov	r5, r0
 80072d2:	2800      	cmp	r0, #0
 80072d4:	d0ed      	beq.n	80072b2 <_realloc_r+0x1e>
 80072d6:	42bc      	cmp	r4, r7
 80072d8:	4622      	mov	r2, r4
 80072da:	4631      	mov	r1, r6
 80072dc:	bf28      	it	cs
 80072de:	463a      	movcs	r2, r7
 80072e0:	f000 fedd 	bl	800809e <memcpy>
 80072e4:	4631      	mov	r1, r6
 80072e6:	4640      	mov	r0, r8
 80072e8:	f001 fd56 	bl	8008d98 <_free_r>
 80072ec:	e7e1      	b.n	80072b2 <_realloc_r+0x1e>
 80072ee:	4635      	mov	r5, r6
 80072f0:	e7df      	b.n	80072b2 <_realloc_r+0x1e>
	...

080072f4 <_strtol_l.constprop.0>:
 80072f4:	2b01      	cmp	r3, #1
 80072f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072fa:	4686      	mov	lr, r0
 80072fc:	4690      	mov	r8, r2
 80072fe:	d001      	beq.n	8007304 <_strtol_l.constprop.0+0x10>
 8007300:	2b24      	cmp	r3, #36	; 0x24
 8007302:	d906      	bls.n	8007312 <_strtol_l.constprop.0+0x1e>
 8007304:	f000 fe88 	bl	8008018 <__errno>
 8007308:	2316      	movs	r3, #22
 800730a:	6003      	str	r3, [r0, #0]
 800730c:	2000      	movs	r0, #0
 800730e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007312:	460d      	mov	r5, r1
 8007314:	4835      	ldr	r0, [pc, #212]	; (80073ec <_strtol_l.constprop.0+0xf8>)
 8007316:	462a      	mov	r2, r5
 8007318:	f815 4b01 	ldrb.w	r4, [r5], #1
 800731c:	5d06      	ldrb	r6, [r0, r4]
 800731e:	f016 0608 	ands.w	r6, r6, #8
 8007322:	d1f8      	bne.n	8007316 <_strtol_l.constprop.0+0x22>
 8007324:	2c2d      	cmp	r4, #45	; 0x2d
 8007326:	d12e      	bne.n	8007386 <_strtol_l.constprop.0+0x92>
 8007328:	2601      	movs	r6, #1
 800732a:	782c      	ldrb	r4, [r5, #0]
 800732c:	1c95      	adds	r5, r2, #2
 800732e:	2b00      	cmp	r3, #0
 8007330:	d057      	beq.n	80073e2 <_strtol_l.constprop.0+0xee>
 8007332:	2b10      	cmp	r3, #16
 8007334:	d109      	bne.n	800734a <_strtol_l.constprop.0+0x56>
 8007336:	2c30      	cmp	r4, #48	; 0x30
 8007338:	d107      	bne.n	800734a <_strtol_l.constprop.0+0x56>
 800733a:	782a      	ldrb	r2, [r5, #0]
 800733c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8007340:	2a58      	cmp	r2, #88	; 0x58
 8007342:	d149      	bne.n	80073d8 <_strtol_l.constprop.0+0xe4>
 8007344:	2310      	movs	r3, #16
 8007346:	786c      	ldrb	r4, [r5, #1]
 8007348:	3502      	adds	r5, #2
 800734a:	2200      	movs	r2, #0
 800734c:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 8007350:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007354:	fbbc f9f3 	udiv	r9, ip, r3
 8007358:	4610      	mov	r0, r2
 800735a:	fb03 ca19 	mls	sl, r3, r9, ip
 800735e:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8007362:	2f09      	cmp	r7, #9
 8007364:	d814      	bhi.n	8007390 <_strtol_l.constprop.0+0x9c>
 8007366:	463c      	mov	r4, r7
 8007368:	42a3      	cmp	r3, r4
 800736a:	dd20      	ble.n	80073ae <_strtol_l.constprop.0+0xba>
 800736c:	1c57      	adds	r7, r2, #1
 800736e:	d007      	beq.n	8007380 <_strtol_l.constprop.0+0x8c>
 8007370:	4581      	cmp	r9, r0
 8007372:	d319      	bcc.n	80073a8 <_strtol_l.constprop.0+0xb4>
 8007374:	d101      	bne.n	800737a <_strtol_l.constprop.0+0x86>
 8007376:	45a2      	cmp	sl, r4
 8007378:	db16      	blt.n	80073a8 <_strtol_l.constprop.0+0xb4>
 800737a:	2201      	movs	r2, #1
 800737c:	fb00 4003 	mla	r0, r0, r3, r4
 8007380:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007384:	e7eb      	b.n	800735e <_strtol_l.constprop.0+0x6a>
 8007386:	2c2b      	cmp	r4, #43	; 0x2b
 8007388:	bf04      	itt	eq
 800738a:	782c      	ldrbeq	r4, [r5, #0]
 800738c:	1c95      	addeq	r5, r2, #2
 800738e:	e7ce      	b.n	800732e <_strtol_l.constprop.0+0x3a>
 8007390:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8007394:	2f19      	cmp	r7, #25
 8007396:	d801      	bhi.n	800739c <_strtol_l.constprop.0+0xa8>
 8007398:	3c37      	subs	r4, #55	; 0x37
 800739a:	e7e5      	b.n	8007368 <_strtol_l.constprop.0+0x74>
 800739c:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80073a0:	2f19      	cmp	r7, #25
 80073a2:	d804      	bhi.n	80073ae <_strtol_l.constprop.0+0xba>
 80073a4:	3c57      	subs	r4, #87	; 0x57
 80073a6:	e7df      	b.n	8007368 <_strtol_l.constprop.0+0x74>
 80073a8:	f04f 32ff 	mov.w	r2, #4294967295
 80073ac:	e7e8      	b.n	8007380 <_strtol_l.constprop.0+0x8c>
 80073ae:	1c53      	adds	r3, r2, #1
 80073b0:	d108      	bne.n	80073c4 <_strtol_l.constprop.0+0xd0>
 80073b2:	2322      	movs	r3, #34	; 0x22
 80073b4:	4660      	mov	r0, ip
 80073b6:	f8ce 3000 	str.w	r3, [lr]
 80073ba:	f1b8 0f00 	cmp.w	r8, #0
 80073be:	d0a6      	beq.n	800730e <_strtol_l.constprop.0+0x1a>
 80073c0:	1e69      	subs	r1, r5, #1
 80073c2:	e006      	b.n	80073d2 <_strtol_l.constprop.0+0xde>
 80073c4:	b106      	cbz	r6, 80073c8 <_strtol_l.constprop.0+0xd4>
 80073c6:	4240      	negs	r0, r0
 80073c8:	f1b8 0f00 	cmp.w	r8, #0
 80073cc:	d09f      	beq.n	800730e <_strtol_l.constprop.0+0x1a>
 80073ce:	2a00      	cmp	r2, #0
 80073d0:	d1f6      	bne.n	80073c0 <_strtol_l.constprop.0+0xcc>
 80073d2:	f8c8 1000 	str.w	r1, [r8]
 80073d6:	e79a      	b.n	800730e <_strtol_l.constprop.0+0x1a>
 80073d8:	2430      	movs	r4, #48	; 0x30
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d1b5      	bne.n	800734a <_strtol_l.constprop.0+0x56>
 80073de:	2308      	movs	r3, #8
 80073e0:	e7b3      	b.n	800734a <_strtol_l.constprop.0+0x56>
 80073e2:	2c30      	cmp	r4, #48	; 0x30
 80073e4:	d0a9      	beq.n	800733a <_strtol_l.constprop.0+0x46>
 80073e6:	230a      	movs	r3, #10
 80073e8:	e7af      	b.n	800734a <_strtol_l.constprop.0+0x56>
 80073ea:	bf00      	nop
 80073ec:	0800ac53 	.word	0x0800ac53

080073f0 <strtol>:
 80073f0:	4613      	mov	r3, r2
 80073f2:	460a      	mov	r2, r1
 80073f4:	4601      	mov	r1, r0
 80073f6:	4802      	ldr	r0, [pc, #8]	; (8007400 <strtol+0x10>)
 80073f8:	6800      	ldr	r0, [r0, #0]
 80073fa:	f7ff bf7b 	b.w	80072f4 <_strtol_l.constprop.0>
 80073fe:	bf00      	nop
 8007400:	20000080 	.word	0x20000080

08007404 <__cvt>:
 8007404:	2b00      	cmp	r3, #0
 8007406:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800740a:	461f      	mov	r7, r3
 800740c:	bfbb      	ittet	lt
 800740e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8007412:	461f      	movlt	r7, r3
 8007414:	2300      	movge	r3, #0
 8007416:	232d      	movlt	r3, #45	; 0x2d
 8007418:	b088      	sub	sp, #32
 800741a:	4614      	mov	r4, r2
 800741c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800741e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8007420:	7013      	strb	r3, [r2, #0]
 8007422:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007424:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8007428:	f023 0820 	bic.w	r8, r3, #32
 800742c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007430:	d005      	beq.n	800743e <__cvt+0x3a>
 8007432:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007436:	d100      	bne.n	800743a <__cvt+0x36>
 8007438:	3501      	adds	r5, #1
 800743a:	2302      	movs	r3, #2
 800743c:	e000      	b.n	8007440 <__cvt+0x3c>
 800743e:	2303      	movs	r3, #3
 8007440:	aa07      	add	r2, sp, #28
 8007442:	9204      	str	r2, [sp, #16]
 8007444:	aa06      	add	r2, sp, #24
 8007446:	e9cd a202 	strd	sl, r2, [sp, #8]
 800744a:	e9cd 3500 	strd	r3, r5, [sp]
 800744e:	4622      	mov	r2, r4
 8007450:	463b      	mov	r3, r7
 8007452:	f000 febd 	bl	80081d0 <_dtoa_r>
 8007456:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800745a:	4606      	mov	r6, r0
 800745c:	d102      	bne.n	8007464 <__cvt+0x60>
 800745e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007460:	07db      	lsls	r3, r3, #31
 8007462:	d522      	bpl.n	80074aa <__cvt+0xa6>
 8007464:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007468:	eb06 0905 	add.w	r9, r6, r5
 800746c:	d110      	bne.n	8007490 <__cvt+0x8c>
 800746e:	7833      	ldrb	r3, [r6, #0]
 8007470:	2b30      	cmp	r3, #48	; 0x30
 8007472:	d10a      	bne.n	800748a <__cvt+0x86>
 8007474:	2200      	movs	r2, #0
 8007476:	2300      	movs	r3, #0
 8007478:	4620      	mov	r0, r4
 800747a:	4639      	mov	r1, r7
 800747c:	f7f9 fa94 	bl	80009a8 <__aeabi_dcmpeq>
 8007480:	b918      	cbnz	r0, 800748a <__cvt+0x86>
 8007482:	f1c5 0501 	rsb	r5, r5, #1
 8007486:	f8ca 5000 	str.w	r5, [sl]
 800748a:	f8da 3000 	ldr.w	r3, [sl]
 800748e:	4499      	add	r9, r3
 8007490:	2200      	movs	r2, #0
 8007492:	2300      	movs	r3, #0
 8007494:	4620      	mov	r0, r4
 8007496:	4639      	mov	r1, r7
 8007498:	f7f9 fa86 	bl	80009a8 <__aeabi_dcmpeq>
 800749c:	b108      	cbz	r0, 80074a2 <__cvt+0x9e>
 800749e:	f8cd 901c 	str.w	r9, [sp, #28]
 80074a2:	2230      	movs	r2, #48	; 0x30
 80074a4:	9b07      	ldr	r3, [sp, #28]
 80074a6:	454b      	cmp	r3, r9
 80074a8:	d307      	bcc.n	80074ba <__cvt+0xb6>
 80074aa:	4630      	mov	r0, r6
 80074ac:	9b07      	ldr	r3, [sp, #28]
 80074ae:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80074b0:	1b9b      	subs	r3, r3, r6
 80074b2:	6013      	str	r3, [r2, #0]
 80074b4:	b008      	add	sp, #32
 80074b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074ba:	1c59      	adds	r1, r3, #1
 80074bc:	9107      	str	r1, [sp, #28]
 80074be:	701a      	strb	r2, [r3, #0]
 80074c0:	e7f0      	b.n	80074a4 <__cvt+0xa0>

080074c2 <__exponent>:
 80074c2:	4603      	mov	r3, r0
 80074c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80074c6:	2900      	cmp	r1, #0
 80074c8:	f803 2b02 	strb.w	r2, [r3], #2
 80074cc:	bfb6      	itet	lt
 80074ce:	222d      	movlt	r2, #45	; 0x2d
 80074d0:	222b      	movge	r2, #43	; 0x2b
 80074d2:	4249      	neglt	r1, r1
 80074d4:	2909      	cmp	r1, #9
 80074d6:	7042      	strb	r2, [r0, #1]
 80074d8:	dd2a      	ble.n	8007530 <__exponent+0x6e>
 80074da:	f10d 0207 	add.w	r2, sp, #7
 80074de:	4617      	mov	r7, r2
 80074e0:	260a      	movs	r6, #10
 80074e2:	fb91 f5f6 	sdiv	r5, r1, r6
 80074e6:	4694      	mov	ip, r2
 80074e8:	fb06 1415 	mls	r4, r6, r5, r1
 80074ec:	3430      	adds	r4, #48	; 0x30
 80074ee:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80074f2:	460c      	mov	r4, r1
 80074f4:	2c63      	cmp	r4, #99	; 0x63
 80074f6:	4629      	mov	r1, r5
 80074f8:	f102 32ff 	add.w	r2, r2, #4294967295
 80074fc:	dcf1      	bgt.n	80074e2 <__exponent+0x20>
 80074fe:	3130      	adds	r1, #48	; 0x30
 8007500:	f1ac 0402 	sub.w	r4, ip, #2
 8007504:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007508:	4622      	mov	r2, r4
 800750a:	1c41      	adds	r1, r0, #1
 800750c:	42ba      	cmp	r2, r7
 800750e:	d30a      	bcc.n	8007526 <__exponent+0x64>
 8007510:	f10d 0209 	add.w	r2, sp, #9
 8007514:	eba2 020c 	sub.w	r2, r2, ip
 8007518:	42bc      	cmp	r4, r7
 800751a:	bf88      	it	hi
 800751c:	2200      	movhi	r2, #0
 800751e:	4413      	add	r3, r2
 8007520:	1a18      	subs	r0, r3, r0
 8007522:	b003      	add	sp, #12
 8007524:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007526:	f812 5b01 	ldrb.w	r5, [r2], #1
 800752a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800752e:	e7ed      	b.n	800750c <__exponent+0x4a>
 8007530:	2330      	movs	r3, #48	; 0x30
 8007532:	3130      	adds	r1, #48	; 0x30
 8007534:	7083      	strb	r3, [r0, #2]
 8007536:	70c1      	strb	r1, [r0, #3]
 8007538:	1d03      	adds	r3, r0, #4
 800753a:	e7f1      	b.n	8007520 <__exponent+0x5e>

0800753c <_printf_float>:
 800753c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007540:	b091      	sub	sp, #68	; 0x44
 8007542:	460c      	mov	r4, r1
 8007544:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8007548:	4616      	mov	r6, r2
 800754a:	461f      	mov	r7, r3
 800754c:	4605      	mov	r5, r0
 800754e:	f000 fd09 	bl	8007f64 <_localeconv_r>
 8007552:	6803      	ldr	r3, [r0, #0]
 8007554:	4618      	mov	r0, r3
 8007556:	9309      	str	r3, [sp, #36]	; 0x24
 8007558:	f7f8 fdfa 	bl	8000150 <strlen>
 800755c:	2300      	movs	r3, #0
 800755e:	930e      	str	r3, [sp, #56]	; 0x38
 8007560:	f8d8 3000 	ldr.w	r3, [r8]
 8007564:	900a      	str	r0, [sp, #40]	; 0x28
 8007566:	3307      	adds	r3, #7
 8007568:	f023 0307 	bic.w	r3, r3, #7
 800756c:	f103 0208 	add.w	r2, r3, #8
 8007570:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007574:	f8d4 b000 	ldr.w	fp, [r4]
 8007578:	f8c8 2000 	str.w	r2, [r8]
 800757c:	e9d3 a800 	ldrd	sl, r8, [r3]
 8007580:	4652      	mov	r2, sl
 8007582:	4643      	mov	r3, r8
 8007584:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007588:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 800758c:	930b      	str	r3, [sp, #44]	; 0x2c
 800758e:	f04f 32ff 	mov.w	r2, #4294967295
 8007592:	4650      	mov	r0, sl
 8007594:	4b9c      	ldr	r3, [pc, #624]	; (8007808 <_printf_float+0x2cc>)
 8007596:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007598:	f7f9 fa38 	bl	8000a0c <__aeabi_dcmpun>
 800759c:	bb70      	cbnz	r0, 80075fc <_printf_float+0xc0>
 800759e:	f04f 32ff 	mov.w	r2, #4294967295
 80075a2:	4650      	mov	r0, sl
 80075a4:	4b98      	ldr	r3, [pc, #608]	; (8007808 <_printf_float+0x2cc>)
 80075a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80075a8:	f7f9 fa12 	bl	80009d0 <__aeabi_dcmple>
 80075ac:	bb30      	cbnz	r0, 80075fc <_printf_float+0xc0>
 80075ae:	2200      	movs	r2, #0
 80075b0:	2300      	movs	r3, #0
 80075b2:	4650      	mov	r0, sl
 80075b4:	4641      	mov	r1, r8
 80075b6:	f7f9 fa01 	bl	80009bc <__aeabi_dcmplt>
 80075ba:	b110      	cbz	r0, 80075c2 <_printf_float+0x86>
 80075bc:	232d      	movs	r3, #45	; 0x2d
 80075be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80075c2:	4a92      	ldr	r2, [pc, #584]	; (800780c <_printf_float+0x2d0>)
 80075c4:	4b92      	ldr	r3, [pc, #584]	; (8007810 <_printf_float+0x2d4>)
 80075c6:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80075ca:	bf94      	ite	ls
 80075cc:	4690      	movls	r8, r2
 80075ce:	4698      	movhi	r8, r3
 80075d0:	2303      	movs	r3, #3
 80075d2:	f04f 0a00 	mov.w	sl, #0
 80075d6:	6123      	str	r3, [r4, #16]
 80075d8:	f02b 0304 	bic.w	r3, fp, #4
 80075dc:	6023      	str	r3, [r4, #0]
 80075de:	4633      	mov	r3, r6
 80075e0:	4621      	mov	r1, r4
 80075e2:	4628      	mov	r0, r5
 80075e4:	9700      	str	r7, [sp, #0]
 80075e6:	aa0f      	add	r2, sp, #60	; 0x3c
 80075e8:	f000 f9d6 	bl	8007998 <_printf_common>
 80075ec:	3001      	adds	r0, #1
 80075ee:	f040 8090 	bne.w	8007712 <_printf_float+0x1d6>
 80075f2:	f04f 30ff 	mov.w	r0, #4294967295
 80075f6:	b011      	add	sp, #68	; 0x44
 80075f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075fc:	4652      	mov	r2, sl
 80075fe:	4643      	mov	r3, r8
 8007600:	4650      	mov	r0, sl
 8007602:	4641      	mov	r1, r8
 8007604:	f7f9 fa02 	bl	8000a0c <__aeabi_dcmpun>
 8007608:	b148      	cbz	r0, 800761e <_printf_float+0xe2>
 800760a:	f1b8 0f00 	cmp.w	r8, #0
 800760e:	bfb8      	it	lt
 8007610:	232d      	movlt	r3, #45	; 0x2d
 8007612:	4a80      	ldr	r2, [pc, #512]	; (8007814 <_printf_float+0x2d8>)
 8007614:	bfb8      	it	lt
 8007616:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800761a:	4b7f      	ldr	r3, [pc, #508]	; (8007818 <_printf_float+0x2dc>)
 800761c:	e7d3      	b.n	80075c6 <_printf_float+0x8a>
 800761e:	6863      	ldr	r3, [r4, #4]
 8007620:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8007624:	1c5a      	adds	r2, r3, #1
 8007626:	d142      	bne.n	80076ae <_printf_float+0x172>
 8007628:	2306      	movs	r3, #6
 800762a:	6063      	str	r3, [r4, #4]
 800762c:	2200      	movs	r2, #0
 800762e:	9206      	str	r2, [sp, #24]
 8007630:	aa0e      	add	r2, sp, #56	; 0x38
 8007632:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8007636:	aa0d      	add	r2, sp, #52	; 0x34
 8007638:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800763c:	9203      	str	r2, [sp, #12]
 800763e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8007642:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007646:	6023      	str	r3, [r4, #0]
 8007648:	6863      	ldr	r3, [r4, #4]
 800764a:	4652      	mov	r2, sl
 800764c:	9300      	str	r3, [sp, #0]
 800764e:	4628      	mov	r0, r5
 8007650:	4643      	mov	r3, r8
 8007652:	910b      	str	r1, [sp, #44]	; 0x2c
 8007654:	f7ff fed6 	bl	8007404 <__cvt>
 8007658:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800765a:	4680      	mov	r8, r0
 800765c:	2947      	cmp	r1, #71	; 0x47
 800765e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007660:	d108      	bne.n	8007674 <_printf_float+0x138>
 8007662:	1cc8      	adds	r0, r1, #3
 8007664:	db02      	blt.n	800766c <_printf_float+0x130>
 8007666:	6863      	ldr	r3, [r4, #4]
 8007668:	4299      	cmp	r1, r3
 800766a:	dd40      	ble.n	80076ee <_printf_float+0x1b2>
 800766c:	f1a9 0902 	sub.w	r9, r9, #2
 8007670:	fa5f f989 	uxtb.w	r9, r9
 8007674:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007678:	d81f      	bhi.n	80076ba <_printf_float+0x17e>
 800767a:	464a      	mov	r2, r9
 800767c:	3901      	subs	r1, #1
 800767e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007682:	910d      	str	r1, [sp, #52]	; 0x34
 8007684:	f7ff ff1d 	bl	80074c2 <__exponent>
 8007688:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800768a:	4682      	mov	sl, r0
 800768c:	1813      	adds	r3, r2, r0
 800768e:	2a01      	cmp	r2, #1
 8007690:	6123      	str	r3, [r4, #16]
 8007692:	dc02      	bgt.n	800769a <_printf_float+0x15e>
 8007694:	6822      	ldr	r2, [r4, #0]
 8007696:	07d2      	lsls	r2, r2, #31
 8007698:	d501      	bpl.n	800769e <_printf_float+0x162>
 800769a:	3301      	adds	r3, #1
 800769c:	6123      	str	r3, [r4, #16]
 800769e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d09b      	beq.n	80075de <_printf_float+0xa2>
 80076a6:	232d      	movs	r3, #45	; 0x2d
 80076a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80076ac:	e797      	b.n	80075de <_printf_float+0xa2>
 80076ae:	2947      	cmp	r1, #71	; 0x47
 80076b0:	d1bc      	bne.n	800762c <_printf_float+0xf0>
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d1ba      	bne.n	800762c <_printf_float+0xf0>
 80076b6:	2301      	movs	r3, #1
 80076b8:	e7b7      	b.n	800762a <_printf_float+0xee>
 80076ba:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80076be:	d118      	bne.n	80076f2 <_printf_float+0x1b6>
 80076c0:	2900      	cmp	r1, #0
 80076c2:	6863      	ldr	r3, [r4, #4]
 80076c4:	dd0b      	ble.n	80076de <_printf_float+0x1a2>
 80076c6:	6121      	str	r1, [r4, #16]
 80076c8:	b913      	cbnz	r3, 80076d0 <_printf_float+0x194>
 80076ca:	6822      	ldr	r2, [r4, #0]
 80076cc:	07d0      	lsls	r0, r2, #31
 80076ce:	d502      	bpl.n	80076d6 <_printf_float+0x19a>
 80076d0:	3301      	adds	r3, #1
 80076d2:	440b      	add	r3, r1
 80076d4:	6123      	str	r3, [r4, #16]
 80076d6:	f04f 0a00 	mov.w	sl, #0
 80076da:	65a1      	str	r1, [r4, #88]	; 0x58
 80076dc:	e7df      	b.n	800769e <_printf_float+0x162>
 80076de:	b913      	cbnz	r3, 80076e6 <_printf_float+0x1aa>
 80076e0:	6822      	ldr	r2, [r4, #0]
 80076e2:	07d2      	lsls	r2, r2, #31
 80076e4:	d501      	bpl.n	80076ea <_printf_float+0x1ae>
 80076e6:	3302      	adds	r3, #2
 80076e8:	e7f4      	b.n	80076d4 <_printf_float+0x198>
 80076ea:	2301      	movs	r3, #1
 80076ec:	e7f2      	b.n	80076d4 <_printf_float+0x198>
 80076ee:	f04f 0967 	mov.w	r9, #103	; 0x67
 80076f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80076f4:	4299      	cmp	r1, r3
 80076f6:	db05      	blt.n	8007704 <_printf_float+0x1c8>
 80076f8:	6823      	ldr	r3, [r4, #0]
 80076fa:	6121      	str	r1, [r4, #16]
 80076fc:	07d8      	lsls	r0, r3, #31
 80076fe:	d5ea      	bpl.n	80076d6 <_printf_float+0x19a>
 8007700:	1c4b      	adds	r3, r1, #1
 8007702:	e7e7      	b.n	80076d4 <_printf_float+0x198>
 8007704:	2900      	cmp	r1, #0
 8007706:	bfcc      	ite	gt
 8007708:	2201      	movgt	r2, #1
 800770a:	f1c1 0202 	rsble	r2, r1, #2
 800770e:	4413      	add	r3, r2
 8007710:	e7e0      	b.n	80076d4 <_printf_float+0x198>
 8007712:	6823      	ldr	r3, [r4, #0]
 8007714:	055a      	lsls	r2, r3, #21
 8007716:	d407      	bmi.n	8007728 <_printf_float+0x1ec>
 8007718:	6923      	ldr	r3, [r4, #16]
 800771a:	4642      	mov	r2, r8
 800771c:	4631      	mov	r1, r6
 800771e:	4628      	mov	r0, r5
 8007720:	47b8      	blx	r7
 8007722:	3001      	adds	r0, #1
 8007724:	d12b      	bne.n	800777e <_printf_float+0x242>
 8007726:	e764      	b.n	80075f2 <_printf_float+0xb6>
 8007728:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800772c:	f240 80dd 	bls.w	80078ea <_printf_float+0x3ae>
 8007730:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007734:	2200      	movs	r2, #0
 8007736:	2300      	movs	r3, #0
 8007738:	f7f9 f936 	bl	80009a8 <__aeabi_dcmpeq>
 800773c:	2800      	cmp	r0, #0
 800773e:	d033      	beq.n	80077a8 <_printf_float+0x26c>
 8007740:	2301      	movs	r3, #1
 8007742:	4631      	mov	r1, r6
 8007744:	4628      	mov	r0, r5
 8007746:	4a35      	ldr	r2, [pc, #212]	; (800781c <_printf_float+0x2e0>)
 8007748:	47b8      	blx	r7
 800774a:	3001      	adds	r0, #1
 800774c:	f43f af51 	beq.w	80075f2 <_printf_float+0xb6>
 8007750:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007754:	429a      	cmp	r2, r3
 8007756:	db02      	blt.n	800775e <_printf_float+0x222>
 8007758:	6823      	ldr	r3, [r4, #0]
 800775a:	07d8      	lsls	r0, r3, #31
 800775c:	d50f      	bpl.n	800777e <_printf_float+0x242>
 800775e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007762:	4631      	mov	r1, r6
 8007764:	4628      	mov	r0, r5
 8007766:	47b8      	blx	r7
 8007768:	3001      	adds	r0, #1
 800776a:	f43f af42 	beq.w	80075f2 <_printf_float+0xb6>
 800776e:	f04f 0800 	mov.w	r8, #0
 8007772:	f104 091a 	add.w	r9, r4, #26
 8007776:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007778:	3b01      	subs	r3, #1
 800777a:	4543      	cmp	r3, r8
 800777c:	dc09      	bgt.n	8007792 <_printf_float+0x256>
 800777e:	6823      	ldr	r3, [r4, #0]
 8007780:	079b      	lsls	r3, r3, #30
 8007782:	f100 8104 	bmi.w	800798e <_printf_float+0x452>
 8007786:	68e0      	ldr	r0, [r4, #12]
 8007788:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800778a:	4298      	cmp	r0, r3
 800778c:	bfb8      	it	lt
 800778e:	4618      	movlt	r0, r3
 8007790:	e731      	b.n	80075f6 <_printf_float+0xba>
 8007792:	2301      	movs	r3, #1
 8007794:	464a      	mov	r2, r9
 8007796:	4631      	mov	r1, r6
 8007798:	4628      	mov	r0, r5
 800779a:	47b8      	blx	r7
 800779c:	3001      	adds	r0, #1
 800779e:	f43f af28 	beq.w	80075f2 <_printf_float+0xb6>
 80077a2:	f108 0801 	add.w	r8, r8, #1
 80077a6:	e7e6      	b.n	8007776 <_printf_float+0x23a>
 80077a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	dc38      	bgt.n	8007820 <_printf_float+0x2e4>
 80077ae:	2301      	movs	r3, #1
 80077b0:	4631      	mov	r1, r6
 80077b2:	4628      	mov	r0, r5
 80077b4:	4a19      	ldr	r2, [pc, #100]	; (800781c <_printf_float+0x2e0>)
 80077b6:	47b8      	blx	r7
 80077b8:	3001      	adds	r0, #1
 80077ba:	f43f af1a 	beq.w	80075f2 <_printf_float+0xb6>
 80077be:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80077c2:	4313      	orrs	r3, r2
 80077c4:	d102      	bne.n	80077cc <_printf_float+0x290>
 80077c6:	6823      	ldr	r3, [r4, #0]
 80077c8:	07d9      	lsls	r1, r3, #31
 80077ca:	d5d8      	bpl.n	800777e <_printf_float+0x242>
 80077cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80077d0:	4631      	mov	r1, r6
 80077d2:	4628      	mov	r0, r5
 80077d4:	47b8      	blx	r7
 80077d6:	3001      	adds	r0, #1
 80077d8:	f43f af0b 	beq.w	80075f2 <_printf_float+0xb6>
 80077dc:	f04f 0900 	mov.w	r9, #0
 80077e0:	f104 0a1a 	add.w	sl, r4, #26
 80077e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80077e6:	425b      	negs	r3, r3
 80077e8:	454b      	cmp	r3, r9
 80077ea:	dc01      	bgt.n	80077f0 <_printf_float+0x2b4>
 80077ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80077ee:	e794      	b.n	800771a <_printf_float+0x1de>
 80077f0:	2301      	movs	r3, #1
 80077f2:	4652      	mov	r2, sl
 80077f4:	4631      	mov	r1, r6
 80077f6:	4628      	mov	r0, r5
 80077f8:	47b8      	blx	r7
 80077fa:	3001      	adds	r0, #1
 80077fc:	f43f aef9 	beq.w	80075f2 <_printf_float+0xb6>
 8007800:	f109 0901 	add.w	r9, r9, #1
 8007804:	e7ee      	b.n	80077e4 <_printf_float+0x2a8>
 8007806:	bf00      	nop
 8007808:	7fefffff 	.word	0x7fefffff
 800780c:	0800ad53 	.word	0x0800ad53
 8007810:	0800ad57 	.word	0x0800ad57
 8007814:	0800ad5b 	.word	0x0800ad5b
 8007818:	0800ad5f 	.word	0x0800ad5f
 800781c:	0800ad63 	.word	0x0800ad63
 8007820:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007822:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007824:	429a      	cmp	r2, r3
 8007826:	bfa8      	it	ge
 8007828:	461a      	movge	r2, r3
 800782a:	2a00      	cmp	r2, #0
 800782c:	4691      	mov	r9, r2
 800782e:	dc37      	bgt.n	80078a0 <_printf_float+0x364>
 8007830:	f04f 0b00 	mov.w	fp, #0
 8007834:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007838:	f104 021a 	add.w	r2, r4, #26
 800783c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007840:	ebaa 0309 	sub.w	r3, sl, r9
 8007844:	455b      	cmp	r3, fp
 8007846:	dc33      	bgt.n	80078b0 <_printf_float+0x374>
 8007848:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800784c:	429a      	cmp	r2, r3
 800784e:	db3b      	blt.n	80078c8 <_printf_float+0x38c>
 8007850:	6823      	ldr	r3, [r4, #0]
 8007852:	07da      	lsls	r2, r3, #31
 8007854:	d438      	bmi.n	80078c8 <_printf_float+0x38c>
 8007856:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800785a:	eba2 0903 	sub.w	r9, r2, r3
 800785e:	eba2 020a 	sub.w	r2, r2, sl
 8007862:	4591      	cmp	r9, r2
 8007864:	bfa8      	it	ge
 8007866:	4691      	movge	r9, r2
 8007868:	f1b9 0f00 	cmp.w	r9, #0
 800786c:	dc34      	bgt.n	80078d8 <_printf_float+0x39c>
 800786e:	f04f 0800 	mov.w	r8, #0
 8007872:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007876:	f104 0a1a 	add.w	sl, r4, #26
 800787a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800787e:	1a9b      	subs	r3, r3, r2
 8007880:	eba3 0309 	sub.w	r3, r3, r9
 8007884:	4543      	cmp	r3, r8
 8007886:	f77f af7a 	ble.w	800777e <_printf_float+0x242>
 800788a:	2301      	movs	r3, #1
 800788c:	4652      	mov	r2, sl
 800788e:	4631      	mov	r1, r6
 8007890:	4628      	mov	r0, r5
 8007892:	47b8      	blx	r7
 8007894:	3001      	adds	r0, #1
 8007896:	f43f aeac 	beq.w	80075f2 <_printf_float+0xb6>
 800789a:	f108 0801 	add.w	r8, r8, #1
 800789e:	e7ec      	b.n	800787a <_printf_float+0x33e>
 80078a0:	4613      	mov	r3, r2
 80078a2:	4631      	mov	r1, r6
 80078a4:	4642      	mov	r2, r8
 80078a6:	4628      	mov	r0, r5
 80078a8:	47b8      	blx	r7
 80078aa:	3001      	adds	r0, #1
 80078ac:	d1c0      	bne.n	8007830 <_printf_float+0x2f4>
 80078ae:	e6a0      	b.n	80075f2 <_printf_float+0xb6>
 80078b0:	2301      	movs	r3, #1
 80078b2:	4631      	mov	r1, r6
 80078b4:	4628      	mov	r0, r5
 80078b6:	920b      	str	r2, [sp, #44]	; 0x2c
 80078b8:	47b8      	blx	r7
 80078ba:	3001      	adds	r0, #1
 80078bc:	f43f ae99 	beq.w	80075f2 <_printf_float+0xb6>
 80078c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80078c2:	f10b 0b01 	add.w	fp, fp, #1
 80078c6:	e7b9      	b.n	800783c <_printf_float+0x300>
 80078c8:	4631      	mov	r1, r6
 80078ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80078ce:	4628      	mov	r0, r5
 80078d0:	47b8      	blx	r7
 80078d2:	3001      	adds	r0, #1
 80078d4:	d1bf      	bne.n	8007856 <_printf_float+0x31a>
 80078d6:	e68c      	b.n	80075f2 <_printf_float+0xb6>
 80078d8:	464b      	mov	r3, r9
 80078da:	4631      	mov	r1, r6
 80078dc:	4628      	mov	r0, r5
 80078de:	eb08 020a 	add.w	r2, r8, sl
 80078e2:	47b8      	blx	r7
 80078e4:	3001      	adds	r0, #1
 80078e6:	d1c2      	bne.n	800786e <_printf_float+0x332>
 80078e8:	e683      	b.n	80075f2 <_printf_float+0xb6>
 80078ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80078ec:	2a01      	cmp	r2, #1
 80078ee:	dc01      	bgt.n	80078f4 <_printf_float+0x3b8>
 80078f0:	07db      	lsls	r3, r3, #31
 80078f2:	d539      	bpl.n	8007968 <_printf_float+0x42c>
 80078f4:	2301      	movs	r3, #1
 80078f6:	4642      	mov	r2, r8
 80078f8:	4631      	mov	r1, r6
 80078fa:	4628      	mov	r0, r5
 80078fc:	47b8      	blx	r7
 80078fe:	3001      	adds	r0, #1
 8007900:	f43f ae77 	beq.w	80075f2 <_printf_float+0xb6>
 8007904:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007908:	4631      	mov	r1, r6
 800790a:	4628      	mov	r0, r5
 800790c:	47b8      	blx	r7
 800790e:	3001      	adds	r0, #1
 8007910:	f43f ae6f 	beq.w	80075f2 <_printf_float+0xb6>
 8007914:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007918:	2200      	movs	r2, #0
 800791a:	2300      	movs	r3, #0
 800791c:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8007920:	f7f9 f842 	bl	80009a8 <__aeabi_dcmpeq>
 8007924:	b9d8      	cbnz	r0, 800795e <_printf_float+0x422>
 8007926:	f109 33ff 	add.w	r3, r9, #4294967295
 800792a:	f108 0201 	add.w	r2, r8, #1
 800792e:	4631      	mov	r1, r6
 8007930:	4628      	mov	r0, r5
 8007932:	47b8      	blx	r7
 8007934:	3001      	adds	r0, #1
 8007936:	d10e      	bne.n	8007956 <_printf_float+0x41a>
 8007938:	e65b      	b.n	80075f2 <_printf_float+0xb6>
 800793a:	2301      	movs	r3, #1
 800793c:	464a      	mov	r2, r9
 800793e:	4631      	mov	r1, r6
 8007940:	4628      	mov	r0, r5
 8007942:	47b8      	blx	r7
 8007944:	3001      	adds	r0, #1
 8007946:	f43f ae54 	beq.w	80075f2 <_printf_float+0xb6>
 800794a:	f108 0801 	add.w	r8, r8, #1
 800794e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007950:	3b01      	subs	r3, #1
 8007952:	4543      	cmp	r3, r8
 8007954:	dcf1      	bgt.n	800793a <_printf_float+0x3fe>
 8007956:	4653      	mov	r3, sl
 8007958:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800795c:	e6de      	b.n	800771c <_printf_float+0x1e0>
 800795e:	f04f 0800 	mov.w	r8, #0
 8007962:	f104 091a 	add.w	r9, r4, #26
 8007966:	e7f2      	b.n	800794e <_printf_float+0x412>
 8007968:	2301      	movs	r3, #1
 800796a:	4642      	mov	r2, r8
 800796c:	e7df      	b.n	800792e <_printf_float+0x3f2>
 800796e:	2301      	movs	r3, #1
 8007970:	464a      	mov	r2, r9
 8007972:	4631      	mov	r1, r6
 8007974:	4628      	mov	r0, r5
 8007976:	47b8      	blx	r7
 8007978:	3001      	adds	r0, #1
 800797a:	f43f ae3a 	beq.w	80075f2 <_printf_float+0xb6>
 800797e:	f108 0801 	add.w	r8, r8, #1
 8007982:	68e3      	ldr	r3, [r4, #12]
 8007984:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007986:	1a5b      	subs	r3, r3, r1
 8007988:	4543      	cmp	r3, r8
 800798a:	dcf0      	bgt.n	800796e <_printf_float+0x432>
 800798c:	e6fb      	b.n	8007786 <_printf_float+0x24a>
 800798e:	f04f 0800 	mov.w	r8, #0
 8007992:	f104 0919 	add.w	r9, r4, #25
 8007996:	e7f4      	b.n	8007982 <_printf_float+0x446>

08007998 <_printf_common>:
 8007998:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800799c:	4616      	mov	r6, r2
 800799e:	4699      	mov	r9, r3
 80079a0:	688a      	ldr	r2, [r1, #8]
 80079a2:	690b      	ldr	r3, [r1, #16]
 80079a4:	4607      	mov	r7, r0
 80079a6:	4293      	cmp	r3, r2
 80079a8:	bfb8      	it	lt
 80079aa:	4613      	movlt	r3, r2
 80079ac:	6033      	str	r3, [r6, #0]
 80079ae:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80079b2:	460c      	mov	r4, r1
 80079b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80079b8:	b10a      	cbz	r2, 80079be <_printf_common+0x26>
 80079ba:	3301      	adds	r3, #1
 80079bc:	6033      	str	r3, [r6, #0]
 80079be:	6823      	ldr	r3, [r4, #0]
 80079c0:	0699      	lsls	r1, r3, #26
 80079c2:	bf42      	ittt	mi
 80079c4:	6833      	ldrmi	r3, [r6, #0]
 80079c6:	3302      	addmi	r3, #2
 80079c8:	6033      	strmi	r3, [r6, #0]
 80079ca:	6825      	ldr	r5, [r4, #0]
 80079cc:	f015 0506 	ands.w	r5, r5, #6
 80079d0:	d106      	bne.n	80079e0 <_printf_common+0x48>
 80079d2:	f104 0a19 	add.w	sl, r4, #25
 80079d6:	68e3      	ldr	r3, [r4, #12]
 80079d8:	6832      	ldr	r2, [r6, #0]
 80079da:	1a9b      	subs	r3, r3, r2
 80079dc:	42ab      	cmp	r3, r5
 80079de:	dc2b      	bgt.n	8007a38 <_printf_common+0xa0>
 80079e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80079e4:	1e13      	subs	r3, r2, #0
 80079e6:	6822      	ldr	r2, [r4, #0]
 80079e8:	bf18      	it	ne
 80079ea:	2301      	movne	r3, #1
 80079ec:	0692      	lsls	r2, r2, #26
 80079ee:	d430      	bmi.n	8007a52 <_printf_common+0xba>
 80079f0:	4649      	mov	r1, r9
 80079f2:	4638      	mov	r0, r7
 80079f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80079f8:	47c0      	blx	r8
 80079fa:	3001      	adds	r0, #1
 80079fc:	d023      	beq.n	8007a46 <_printf_common+0xae>
 80079fe:	6823      	ldr	r3, [r4, #0]
 8007a00:	6922      	ldr	r2, [r4, #16]
 8007a02:	f003 0306 	and.w	r3, r3, #6
 8007a06:	2b04      	cmp	r3, #4
 8007a08:	bf14      	ite	ne
 8007a0a:	2500      	movne	r5, #0
 8007a0c:	6833      	ldreq	r3, [r6, #0]
 8007a0e:	f04f 0600 	mov.w	r6, #0
 8007a12:	bf08      	it	eq
 8007a14:	68e5      	ldreq	r5, [r4, #12]
 8007a16:	f104 041a 	add.w	r4, r4, #26
 8007a1a:	bf08      	it	eq
 8007a1c:	1aed      	subeq	r5, r5, r3
 8007a1e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007a22:	bf08      	it	eq
 8007a24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007a28:	4293      	cmp	r3, r2
 8007a2a:	bfc4      	itt	gt
 8007a2c:	1a9b      	subgt	r3, r3, r2
 8007a2e:	18ed      	addgt	r5, r5, r3
 8007a30:	42b5      	cmp	r5, r6
 8007a32:	d11a      	bne.n	8007a6a <_printf_common+0xd2>
 8007a34:	2000      	movs	r0, #0
 8007a36:	e008      	b.n	8007a4a <_printf_common+0xb2>
 8007a38:	2301      	movs	r3, #1
 8007a3a:	4652      	mov	r2, sl
 8007a3c:	4649      	mov	r1, r9
 8007a3e:	4638      	mov	r0, r7
 8007a40:	47c0      	blx	r8
 8007a42:	3001      	adds	r0, #1
 8007a44:	d103      	bne.n	8007a4e <_printf_common+0xb6>
 8007a46:	f04f 30ff 	mov.w	r0, #4294967295
 8007a4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a4e:	3501      	adds	r5, #1
 8007a50:	e7c1      	b.n	80079d6 <_printf_common+0x3e>
 8007a52:	2030      	movs	r0, #48	; 0x30
 8007a54:	18e1      	adds	r1, r4, r3
 8007a56:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007a5a:	1c5a      	adds	r2, r3, #1
 8007a5c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007a60:	4422      	add	r2, r4
 8007a62:	3302      	adds	r3, #2
 8007a64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007a68:	e7c2      	b.n	80079f0 <_printf_common+0x58>
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	4622      	mov	r2, r4
 8007a6e:	4649      	mov	r1, r9
 8007a70:	4638      	mov	r0, r7
 8007a72:	47c0      	blx	r8
 8007a74:	3001      	adds	r0, #1
 8007a76:	d0e6      	beq.n	8007a46 <_printf_common+0xae>
 8007a78:	3601      	adds	r6, #1
 8007a7a:	e7d9      	b.n	8007a30 <_printf_common+0x98>

08007a7c <_printf_i>:
 8007a7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a80:	7e0f      	ldrb	r7, [r1, #24]
 8007a82:	4691      	mov	r9, r2
 8007a84:	2f78      	cmp	r7, #120	; 0x78
 8007a86:	4680      	mov	r8, r0
 8007a88:	460c      	mov	r4, r1
 8007a8a:	469a      	mov	sl, r3
 8007a8c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007a8e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007a92:	d807      	bhi.n	8007aa4 <_printf_i+0x28>
 8007a94:	2f62      	cmp	r7, #98	; 0x62
 8007a96:	d80a      	bhi.n	8007aae <_printf_i+0x32>
 8007a98:	2f00      	cmp	r7, #0
 8007a9a:	f000 80d5 	beq.w	8007c48 <_printf_i+0x1cc>
 8007a9e:	2f58      	cmp	r7, #88	; 0x58
 8007aa0:	f000 80c1 	beq.w	8007c26 <_printf_i+0x1aa>
 8007aa4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007aa8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007aac:	e03a      	b.n	8007b24 <_printf_i+0xa8>
 8007aae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007ab2:	2b15      	cmp	r3, #21
 8007ab4:	d8f6      	bhi.n	8007aa4 <_printf_i+0x28>
 8007ab6:	a101      	add	r1, pc, #4	; (adr r1, 8007abc <_printf_i+0x40>)
 8007ab8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007abc:	08007b15 	.word	0x08007b15
 8007ac0:	08007b29 	.word	0x08007b29
 8007ac4:	08007aa5 	.word	0x08007aa5
 8007ac8:	08007aa5 	.word	0x08007aa5
 8007acc:	08007aa5 	.word	0x08007aa5
 8007ad0:	08007aa5 	.word	0x08007aa5
 8007ad4:	08007b29 	.word	0x08007b29
 8007ad8:	08007aa5 	.word	0x08007aa5
 8007adc:	08007aa5 	.word	0x08007aa5
 8007ae0:	08007aa5 	.word	0x08007aa5
 8007ae4:	08007aa5 	.word	0x08007aa5
 8007ae8:	08007c2f 	.word	0x08007c2f
 8007aec:	08007b55 	.word	0x08007b55
 8007af0:	08007be9 	.word	0x08007be9
 8007af4:	08007aa5 	.word	0x08007aa5
 8007af8:	08007aa5 	.word	0x08007aa5
 8007afc:	08007c51 	.word	0x08007c51
 8007b00:	08007aa5 	.word	0x08007aa5
 8007b04:	08007b55 	.word	0x08007b55
 8007b08:	08007aa5 	.word	0x08007aa5
 8007b0c:	08007aa5 	.word	0x08007aa5
 8007b10:	08007bf1 	.word	0x08007bf1
 8007b14:	682b      	ldr	r3, [r5, #0]
 8007b16:	1d1a      	adds	r2, r3, #4
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	602a      	str	r2, [r5, #0]
 8007b1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007b24:	2301      	movs	r3, #1
 8007b26:	e0a0      	b.n	8007c6a <_printf_i+0x1ee>
 8007b28:	6820      	ldr	r0, [r4, #0]
 8007b2a:	682b      	ldr	r3, [r5, #0]
 8007b2c:	0607      	lsls	r7, r0, #24
 8007b2e:	f103 0104 	add.w	r1, r3, #4
 8007b32:	6029      	str	r1, [r5, #0]
 8007b34:	d501      	bpl.n	8007b3a <_printf_i+0xbe>
 8007b36:	681e      	ldr	r6, [r3, #0]
 8007b38:	e003      	b.n	8007b42 <_printf_i+0xc6>
 8007b3a:	0646      	lsls	r6, r0, #25
 8007b3c:	d5fb      	bpl.n	8007b36 <_printf_i+0xba>
 8007b3e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007b42:	2e00      	cmp	r6, #0
 8007b44:	da03      	bge.n	8007b4e <_printf_i+0xd2>
 8007b46:	232d      	movs	r3, #45	; 0x2d
 8007b48:	4276      	negs	r6, r6
 8007b4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b4e:	230a      	movs	r3, #10
 8007b50:	4859      	ldr	r0, [pc, #356]	; (8007cb8 <_printf_i+0x23c>)
 8007b52:	e012      	b.n	8007b7a <_printf_i+0xfe>
 8007b54:	682b      	ldr	r3, [r5, #0]
 8007b56:	6820      	ldr	r0, [r4, #0]
 8007b58:	1d19      	adds	r1, r3, #4
 8007b5a:	6029      	str	r1, [r5, #0]
 8007b5c:	0605      	lsls	r5, r0, #24
 8007b5e:	d501      	bpl.n	8007b64 <_printf_i+0xe8>
 8007b60:	681e      	ldr	r6, [r3, #0]
 8007b62:	e002      	b.n	8007b6a <_printf_i+0xee>
 8007b64:	0641      	lsls	r1, r0, #25
 8007b66:	d5fb      	bpl.n	8007b60 <_printf_i+0xe4>
 8007b68:	881e      	ldrh	r6, [r3, #0]
 8007b6a:	2f6f      	cmp	r7, #111	; 0x6f
 8007b6c:	bf0c      	ite	eq
 8007b6e:	2308      	moveq	r3, #8
 8007b70:	230a      	movne	r3, #10
 8007b72:	4851      	ldr	r0, [pc, #324]	; (8007cb8 <_printf_i+0x23c>)
 8007b74:	2100      	movs	r1, #0
 8007b76:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007b7a:	6865      	ldr	r5, [r4, #4]
 8007b7c:	2d00      	cmp	r5, #0
 8007b7e:	bfa8      	it	ge
 8007b80:	6821      	ldrge	r1, [r4, #0]
 8007b82:	60a5      	str	r5, [r4, #8]
 8007b84:	bfa4      	itt	ge
 8007b86:	f021 0104 	bicge.w	r1, r1, #4
 8007b8a:	6021      	strge	r1, [r4, #0]
 8007b8c:	b90e      	cbnz	r6, 8007b92 <_printf_i+0x116>
 8007b8e:	2d00      	cmp	r5, #0
 8007b90:	d04b      	beq.n	8007c2a <_printf_i+0x1ae>
 8007b92:	4615      	mov	r5, r2
 8007b94:	fbb6 f1f3 	udiv	r1, r6, r3
 8007b98:	fb03 6711 	mls	r7, r3, r1, r6
 8007b9c:	5dc7      	ldrb	r7, [r0, r7]
 8007b9e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007ba2:	4637      	mov	r7, r6
 8007ba4:	42bb      	cmp	r3, r7
 8007ba6:	460e      	mov	r6, r1
 8007ba8:	d9f4      	bls.n	8007b94 <_printf_i+0x118>
 8007baa:	2b08      	cmp	r3, #8
 8007bac:	d10b      	bne.n	8007bc6 <_printf_i+0x14a>
 8007bae:	6823      	ldr	r3, [r4, #0]
 8007bb0:	07de      	lsls	r6, r3, #31
 8007bb2:	d508      	bpl.n	8007bc6 <_printf_i+0x14a>
 8007bb4:	6923      	ldr	r3, [r4, #16]
 8007bb6:	6861      	ldr	r1, [r4, #4]
 8007bb8:	4299      	cmp	r1, r3
 8007bba:	bfde      	ittt	le
 8007bbc:	2330      	movle	r3, #48	; 0x30
 8007bbe:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007bc2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007bc6:	1b52      	subs	r2, r2, r5
 8007bc8:	6122      	str	r2, [r4, #16]
 8007bca:	464b      	mov	r3, r9
 8007bcc:	4621      	mov	r1, r4
 8007bce:	4640      	mov	r0, r8
 8007bd0:	f8cd a000 	str.w	sl, [sp]
 8007bd4:	aa03      	add	r2, sp, #12
 8007bd6:	f7ff fedf 	bl	8007998 <_printf_common>
 8007bda:	3001      	adds	r0, #1
 8007bdc:	d14a      	bne.n	8007c74 <_printf_i+0x1f8>
 8007bde:	f04f 30ff 	mov.w	r0, #4294967295
 8007be2:	b004      	add	sp, #16
 8007be4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007be8:	6823      	ldr	r3, [r4, #0]
 8007bea:	f043 0320 	orr.w	r3, r3, #32
 8007bee:	6023      	str	r3, [r4, #0]
 8007bf0:	2778      	movs	r7, #120	; 0x78
 8007bf2:	4832      	ldr	r0, [pc, #200]	; (8007cbc <_printf_i+0x240>)
 8007bf4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007bf8:	6823      	ldr	r3, [r4, #0]
 8007bfa:	6829      	ldr	r1, [r5, #0]
 8007bfc:	061f      	lsls	r7, r3, #24
 8007bfe:	f851 6b04 	ldr.w	r6, [r1], #4
 8007c02:	d402      	bmi.n	8007c0a <_printf_i+0x18e>
 8007c04:	065f      	lsls	r7, r3, #25
 8007c06:	bf48      	it	mi
 8007c08:	b2b6      	uxthmi	r6, r6
 8007c0a:	07df      	lsls	r7, r3, #31
 8007c0c:	bf48      	it	mi
 8007c0e:	f043 0320 	orrmi.w	r3, r3, #32
 8007c12:	6029      	str	r1, [r5, #0]
 8007c14:	bf48      	it	mi
 8007c16:	6023      	strmi	r3, [r4, #0]
 8007c18:	b91e      	cbnz	r6, 8007c22 <_printf_i+0x1a6>
 8007c1a:	6823      	ldr	r3, [r4, #0]
 8007c1c:	f023 0320 	bic.w	r3, r3, #32
 8007c20:	6023      	str	r3, [r4, #0]
 8007c22:	2310      	movs	r3, #16
 8007c24:	e7a6      	b.n	8007b74 <_printf_i+0xf8>
 8007c26:	4824      	ldr	r0, [pc, #144]	; (8007cb8 <_printf_i+0x23c>)
 8007c28:	e7e4      	b.n	8007bf4 <_printf_i+0x178>
 8007c2a:	4615      	mov	r5, r2
 8007c2c:	e7bd      	b.n	8007baa <_printf_i+0x12e>
 8007c2e:	682b      	ldr	r3, [r5, #0]
 8007c30:	6826      	ldr	r6, [r4, #0]
 8007c32:	1d18      	adds	r0, r3, #4
 8007c34:	6961      	ldr	r1, [r4, #20]
 8007c36:	6028      	str	r0, [r5, #0]
 8007c38:	0635      	lsls	r5, r6, #24
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	d501      	bpl.n	8007c42 <_printf_i+0x1c6>
 8007c3e:	6019      	str	r1, [r3, #0]
 8007c40:	e002      	b.n	8007c48 <_printf_i+0x1cc>
 8007c42:	0670      	lsls	r0, r6, #25
 8007c44:	d5fb      	bpl.n	8007c3e <_printf_i+0x1c2>
 8007c46:	8019      	strh	r1, [r3, #0]
 8007c48:	2300      	movs	r3, #0
 8007c4a:	4615      	mov	r5, r2
 8007c4c:	6123      	str	r3, [r4, #16]
 8007c4e:	e7bc      	b.n	8007bca <_printf_i+0x14e>
 8007c50:	682b      	ldr	r3, [r5, #0]
 8007c52:	2100      	movs	r1, #0
 8007c54:	1d1a      	adds	r2, r3, #4
 8007c56:	602a      	str	r2, [r5, #0]
 8007c58:	681d      	ldr	r5, [r3, #0]
 8007c5a:	6862      	ldr	r2, [r4, #4]
 8007c5c:	4628      	mov	r0, r5
 8007c5e:	f000 fa10 	bl	8008082 <memchr>
 8007c62:	b108      	cbz	r0, 8007c68 <_printf_i+0x1ec>
 8007c64:	1b40      	subs	r0, r0, r5
 8007c66:	6060      	str	r0, [r4, #4]
 8007c68:	6863      	ldr	r3, [r4, #4]
 8007c6a:	6123      	str	r3, [r4, #16]
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c72:	e7aa      	b.n	8007bca <_printf_i+0x14e>
 8007c74:	462a      	mov	r2, r5
 8007c76:	4649      	mov	r1, r9
 8007c78:	4640      	mov	r0, r8
 8007c7a:	6923      	ldr	r3, [r4, #16]
 8007c7c:	47d0      	blx	sl
 8007c7e:	3001      	adds	r0, #1
 8007c80:	d0ad      	beq.n	8007bde <_printf_i+0x162>
 8007c82:	6823      	ldr	r3, [r4, #0]
 8007c84:	079b      	lsls	r3, r3, #30
 8007c86:	d413      	bmi.n	8007cb0 <_printf_i+0x234>
 8007c88:	68e0      	ldr	r0, [r4, #12]
 8007c8a:	9b03      	ldr	r3, [sp, #12]
 8007c8c:	4298      	cmp	r0, r3
 8007c8e:	bfb8      	it	lt
 8007c90:	4618      	movlt	r0, r3
 8007c92:	e7a6      	b.n	8007be2 <_printf_i+0x166>
 8007c94:	2301      	movs	r3, #1
 8007c96:	4632      	mov	r2, r6
 8007c98:	4649      	mov	r1, r9
 8007c9a:	4640      	mov	r0, r8
 8007c9c:	47d0      	blx	sl
 8007c9e:	3001      	adds	r0, #1
 8007ca0:	d09d      	beq.n	8007bde <_printf_i+0x162>
 8007ca2:	3501      	adds	r5, #1
 8007ca4:	68e3      	ldr	r3, [r4, #12]
 8007ca6:	9903      	ldr	r1, [sp, #12]
 8007ca8:	1a5b      	subs	r3, r3, r1
 8007caa:	42ab      	cmp	r3, r5
 8007cac:	dcf2      	bgt.n	8007c94 <_printf_i+0x218>
 8007cae:	e7eb      	b.n	8007c88 <_printf_i+0x20c>
 8007cb0:	2500      	movs	r5, #0
 8007cb2:	f104 0619 	add.w	r6, r4, #25
 8007cb6:	e7f5      	b.n	8007ca4 <_printf_i+0x228>
 8007cb8:	0800ad65 	.word	0x0800ad65
 8007cbc:	0800ad76 	.word	0x0800ad76

08007cc0 <std>:
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	b510      	push	{r4, lr}
 8007cc4:	4604      	mov	r4, r0
 8007cc6:	e9c0 3300 	strd	r3, r3, [r0]
 8007cca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007cce:	6083      	str	r3, [r0, #8]
 8007cd0:	8181      	strh	r1, [r0, #12]
 8007cd2:	6643      	str	r3, [r0, #100]	; 0x64
 8007cd4:	81c2      	strh	r2, [r0, #14]
 8007cd6:	6183      	str	r3, [r0, #24]
 8007cd8:	4619      	mov	r1, r3
 8007cda:	2208      	movs	r2, #8
 8007cdc:	305c      	adds	r0, #92	; 0x5c
 8007cde:	f000 f914 	bl	8007f0a <memset>
 8007ce2:	4b0d      	ldr	r3, [pc, #52]	; (8007d18 <std+0x58>)
 8007ce4:	6224      	str	r4, [r4, #32]
 8007ce6:	6263      	str	r3, [r4, #36]	; 0x24
 8007ce8:	4b0c      	ldr	r3, [pc, #48]	; (8007d1c <std+0x5c>)
 8007cea:	62a3      	str	r3, [r4, #40]	; 0x28
 8007cec:	4b0c      	ldr	r3, [pc, #48]	; (8007d20 <std+0x60>)
 8007cee:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007cf0:	4b0c      	ldr	r3, [pc, #48]	; (8007d24 <std+0x64>)
 8007cf2:	6323      	str	r3, [r4, #48]	; 0x30
 8007cf4:	4b0c      	ldr	r3, [pc, #48]	; (8007d28 <std+0x68>)
 8007cf6:	429c      	cmp	r4, r3
 8007cf8:	d006      	beq.n	8007d08 <std+0x48>
 8007cfa:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007cfe:	4294      	cmp	r4, r2
 8007d00:	d002      	beq.n	8007d08 <std+0x48>
 8007d02:	33d0      	adds	r3, #208	; 0xd0
 8007d04:	429c      	cmp	r4, r3
 8007d06:	d105      	bne.n	8007d14 <std+0x54>
 8007d08:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007d0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d10:	f000 b9ac 	b.w	800806c <__retarget_lock_init_recursive>
 8007d14:	bd10      	pop	{r4, pc}
 8007d16:	bf00      	nop
 8007d18:	08007e85 	.word	0x08007e85
 8007d1c:	08007ea7 	.word	0x08007ea7
 8007d20:	08007edf 	.word	0x08007edf
 8007d24:	08007f03 	.word	0x08007f03
 8007d28:	20000534 	.word	0x20000534

08007d2c <stdio_exit_handler>:
 8007d2c:	4a02      	ldr	r2, [pc, #8]	; (8007d38 <stdio_exit_handler+0xc>)
 8007d2e:	4903      	ldr	r1, [pc, #12]	; (8007d3c <stdio_exit_handler+0x10>)
 8007d30:	4803      	ldr	r0, [pc, #12]	; (8007d40 <stdio_exit_handler+0x14>)
 8007d32:	f000 b869 	b.w	8007e08 <_fwalk_sglue>
 8007d36:	bf00      	nop
 8007d38:	20000028 	.word	0x20000028
 8007d3c:	080098dd 	.word	0x080098dd
 8007d40:	20000034 	.word	0x20000034

08007d44 <cleanup_stdio>:
 8007d44:	6841      	ldr	r1, [r0, #4]
 8007d46:	4b0c      	ldr	r3, [pc, #48]	; (8007d78 <cleanup_stdio+0x34>)
 8007d48:	b510      	push	{r4, lr}
 8007d4a:	4299      	cmp	r1, r3
 8007d4c:	4604      	mov	r4, r0
 8007d4e:	d001      	beq.n	8007d54 <cleanup_stdio+0x10>
 8007d50:	f001 fdc4 	bl	80098dc <_fflush_r>
 8007d54:	68a1      	ldr	r1, [r4, #8]
 8007d56:	4b09      	ldr	r3, [pc, #36]	; (8007d7c <cleanup_stdio+0x38>)
 8007d58:	4299      	cmp	r1, r3
 8007d5a:	d002      	beq.n	8007d62 <cleanup_stdio+0x1e>
 8007d5c:	4620      	mov	r0, r4
 8007d5e:	f001 fdbd 	bl	80098dc <_fflush_r>
 8007d62:	68e1      	ldr	r1, [r4, #12]
 8007d64:	4b06      	ldr	r3, [pc, #24]	; (8007d80 <cleanup_stdio+0x3c>)
 8007d66:	4299      	cmp	r1, r3
 8007d68:	d004      	beq.n	8007d74 <cleanup_stdio+0x30>
 8007d6a:	4620      	mov	r0, r4
 8007d6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d70:	f001 bdb4 	b.w	80098dc <_fflush_r>
 8007d74:	bd10      	pop	{r4, pc}
 8007d76:	bf00      	nop
 8007d78:	20000534 	.word	0x20000534
 8007d7c:	2000059c 	.word	0x2000059c
 8007d80:	20000604 	.word	0x20000604

08007d84 <global_stdio_init.part.0>:
 8007d84:	b510      	push	{r4, lr}
 8007d86:	4b0b      	ldr	r3, [pc, #44]	; (8007db4 <global_stdio_init.part.0+0x30>)
 8007d88:	4c0b      	ldr	r4, [pc, #44]	; (8007db8 <global_stdio_init.part.0+0x34>)
 8007d8a:	4a0c      	ldr	r2, [pc, #48]	; (8007dbc <global_stdio_init.part.0+0x38>)
 8007d8c:	4620      	mov	r0, r4
 8007d8e:	601a      	str	r2, [r3, #0]
 8007d90:	2104      	movs	r1, #4
 8007d92:	2200      	movs	r2, #0
 8007d94:	f7ff ff94 	bl	8007cc0 <std>
 8007d98:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007d9c:	2201      	movs	r2, #1
 8007d9e:	2109      	movs	r1, #9
 8007da0:	f7ff ff8e 	bl	8007cc0 <std>
 8007da4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007da8:	2202      	movs	r2, #2
 8007daa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007dae:	2112      	movs	r1, #18
 8007db0:	f7ff bf86 	b.w	8007cc0 <std>
 8007db4:	2000066c 	.word	0x2000066c
 8007db8:	20000534 	.word	0x20000534
 8007dbc:	08007d2d 	.word	0x08007d2d

08007dc0 <__sfp_lock_acquire>:
 8007dc0:	4801      	ldr	r0, [pc, #4]	; (8007dc8 <__sfp_lock_acquire+0x8>)
 8007dc2:	f000 b954 	b.w	800806e <__retarget_lock_acquire_recursive>
 8007dc6:	bf00      	nop
 8007dc8:	20000675 	.word	0x20000675

08007dcc <__sfp_lock_release>:
 8007dcc:	4801      	ldr	r0, [pc, #4]	; (8007dd4 <__sfp_lock_release+0x8>)
 8007dce:	f000 b94f 	b.w	8008070 <__retarget_lock_release_recursive>
 8007dd2:	bf00      	nop
 8007dd4:	20000675 	.word	0x20000675

08007dd8 <__sinit>:
 8007dd8:	b510      	push	{r4, lr}
 8007dda:	4604      	mov	r4, r0
 8007ddc:	f7ff fff0 	bl	8007dc0 <__sfp_lock_acquire>
 8007de0:	6a23      	ldr	r3, [r4, #32]
 8007de2:	b11b      	cbz	r3, 8007dec <__sinit+0x14>
 8007de4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007de8:	f7ff bff0 	b.w	8007dcc <__sfp_lock_release>
 8007dec:	4b04      	ldr	r3, [pc, #16]	; (8007e00 <__sinit+0x28>)
 8007dee:	6223      	str	r3, [r4, #32]
 8007df0:	4b04      	ldr	r3, [pc, #16]	; (8007e04 <__sinit+0x2c>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d1f5      	bne.n	8007de4 <__sinit+0xc>
 8007df8:	f7ff ffc4 	bl	8007d84 <global_stdio_init.part.0>
 8007dfc:	e7f2      	b.n	8007de4 <__sinit+0xc>
 8007dfe:	bf00      	nop
 8007e00:	08007d45 	.word	0x08007d45
 8007e04:	2000066c 	.word	0x2000066c

08007e08 <_fwalk_sglue>:
 8007e08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e0c:	4607      	mov	r7, r0
 8007e0e:	4688      	mov	r8, r1
 8007e10:	4614      	mov	r4, r2
 8007e12:	2600      	movs	r6, #0
 8007e14:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007e18:	f1b9 0901 	subs.w	r9, r9, #1
 8007e1c:	d505      	bpl.n	8007e2a <_fwalk_sglue+0x22>
 8007e1e:	6824      	ldr	r4, [r4, #0]
 8007e20:	2c00      	cmp	r4, #0
 8007e22:	d1f7      	bne.n	8007e14 <_fwalk_sglue+0xc>
 8007e24:	4630      	mov	r0, r6
 8007e26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e2a:	89ab      	ldrh	r3, [r5, #12]
 8007e2c:	2b01      	cmp	r3, #1
 8007e2e:	d907      	bls.n	8007e40 <_fwalk_sglue+0x38>
 8007e30:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007e34:	3301      	adds	r3, #1
 8007e36:	d003      	beq.n	8007e40 <_fwalk_sglue+0x38>
 8007e38:	4629      	mov	r1, r5
 8007e3a:	4638      	mov	r0, r7
 8007e3c:	47c0      	blx	r8
 8007e3e:	4306      	orrs	r6, r0
 8007e40:	3568      	adds	r5, #104	; 0x68
 8007e42:	e7e9      	b.n	8007e18 <_fwalk_sglue+0x10>

08007e44 <siprintf>:
 8007e44:	b40e      	push	{r1, r2, r3}
 8007e46:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007e4a:	b500      	push	{lr}
 8007e4c:	b09c      	sub	sp, #112	; 0x70
 8007e4e:	ab1d      	add	r3, sp, #116	; 0x74
 8007e50:	9002      	str	r0, [sp, #8]
 8007e52:	9006      	str	r0, [sp, #24]
 8007e54:	9107      	str	r1, [sp, #28]
 8007e56:	9104      	str	r1, [sp, #16]
 8007e58:	4808      	ldr	r0, [pc, #32]	; (8007e7c <siprintf+0x38>)
 8007e5a:	4909      	ldr	r1, [pc, #36]	; (8007e80 <siprintf+0x3c>)
 8007e5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e60:	9105      	str	r1, [sp, #20]
 8007e62:	6800      	ldr	r0, [r0, #0]
 8007e64:	a902      	add	r1, sp, #8
 8007e66:	9301      	str	r3, [sp, #4]
 8007e68:	f001 fbb8 	bl	80095dc <_svfiprintf_r>
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	9b02      	ldr	r3, [sp, #8]
 8007e70:	701a      	strb	r2, [r3, #0]
 8007e72:	b01c      	add	sp, #112	; 0x70
 8007e74:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e78:	b003      	add	sp, #12
 8007e7a:	4770      	bx	lr
 8007e7c:	20000080 	.word	0x20000080
 8007e80:	ffff0208 	.word	0xffff0208

08007e84 <__sread>:
 8007e84:	b510      	push	{r4, lr}
 8007e86:	460c      	mov	r4, r1
 8007e88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e8c:	f000 f890 	bl	8007fb0 <_read_r>
 8007e90:	2800      	cmp	r0, #0
 8007e92:	bfab      	itete	ge
 8007e94:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007e96:	89a3      	ldrhlt	r3, [r4, #12]
 8007e98:	181b      	addge	r3, r3, r0
 8007e9a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007e9e:	bfac      	ite	ge
 8007ea0:	6563      	strge	r3, [r4, #84]	; 0x54
 8007ea2:	81a3      	strhlt	r3, [r4, #12]
 8007ea4:	bd10      	pop	{r4, pc}

08007ea6 <__swrite>:
 8007ea6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007eaa:	461f      	mov	r7, r3
 8007eac:	898b      	ldrh	r3, [r1, #12]
 8007eae:	4605      	mov	r5, r0
 8007eb0:	05db      	lsls	r3, r3, #23
 8007eb2:	460c      	mov	r4, r1
 8007eb4:	4616      	mov	r6, r2
 8007eb6:	d505      	bpl.n	8007ec4 <__swrite+0x1e>
 8007eb8:	2302      	movs	r3, #2
 8007eba:	2200      	movs	r2, #0
 8007ebc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ec0:	f000 f864 	bl	8007f8c <_lseek_r>
 8007ec4:	89a3      	ldrh	r3, [r4, #12]
 8007ec6:	4632      	mov	r2, r6
 8007ec8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ecc:	81a3      	strh	r3, [r4, #12]
 8007ece:	4628      	mov	r0, r5
 8007ed0:	463b      	mov	r3, r7
 8007ed2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ed6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007eda:	f000 b88b 	b.w	8007ff4 <_write_r>

08007ede <__sseek>:
 8007ede:	b510      	push	{r4, lr}
 8007ee0:	460c      	mov	r4, r1
 8007ee2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ee6:	f000 f851 	bl	8007f8c <_lseek_r>
 8007eea:	1c43      	adds	r3, r0, #1
 8007eec:	89a3      	ldrh	r3, [r4, #12]
 8007eee:	bf15      	itete	ne
 8007ef0:	6560      	strne	r0, [r4, #84]	; 0x54
 8007ef2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007ef6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007efa:	81a3      	strheq	r3, [r4, #12]
 8007efc:	bf18      	it	ne
 8007efe:	81a3      	strhne	r3, [r4, #12]
 8007f00:	bd10      	pop	{r4, pc}

08007f02 <__sclose>:
 8007f02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f06:	f000 b831 	b.w	8007f6c <_close_r>

08007f0a <memset>:
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	4402      	add	r2, r0
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d100      	bne.n	8007f14 <memset+0xa>
 8007f12:	4770      	bx	lr
 8007f14:	f803 1b01 	strb.w	r1, [r3], #1
 8007f18:	e7f9      	b.n	8007f0e <memset+0x4>

08007f1a <strncmp>:
 8007f1a:	b510      	push	{r4, lr}
 8007f1c:	b16a      	cbz	r2, 8007f3a <strncmp+0x20>
 8007f1e:	3901      	subs	r1, #1
 8007f20:	1884      	adds	r4, r0, r2
 8007f22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f26:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007f2a:	429a      	cmp	r2, r3
 8007f2c:	d103      	bne.n	8007f36 <strncmp+0x1c>
 8007f2e:	42a0      	cmp	r0, r4
 8007f30:	d001      	beq.n	8007f36 <strncmp+0x1c>
 8007f32:	2a00      	cmp	r2, #0
 8007f34:	d1f5      	bne.n	8007f22 <strncmp+0x8>
 8007f36:	1ad0      	subs	r0, r2, r3
 8007f38:	bd10      	pop	{r4, pc}
 8007f3a:	4610      	mov	r0, r2
 8007f3c:	e7fc      	b.n	8007f38 <strncmp+0x1e>

08007f3e <strncpy>:
 8007f3e:	4603      	mov	r3, r0
 8007f40:	b510      	push	{r4, lr}
 8007f42:	3901      	subs	r1, #1
 8007f44:	b132      	cbz	r2, 8007f54 <strncpy+0x16>
 8007f46:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007f4a:	3a01      	subs	r2, #1
 8007f4c:	f803 4b01 	strb.w	r4, [r3], #1
 8007f50:	2c00      	cmp	r4, #0
 8007f52:	d1f7      	bne.n	8007f44 <strncpy+0x6>
 8007f54:	2100      	movs	r1, #0
 8007f56:	441a      	add	r2, r3
 8007f58:	4293      	cmp	r3, r2
 8007f5a:	d100      	bne.n	8007f5e <strncpy+0x20>
 8007f5c:	bd10      	pop	{r4, pc}
 8007f5e:	f803 1b01 	strb.w	r1, [r3], #1
 8007f62:	e7f9      	b.n	8007f58 <strncpy+0x1a>

08007f64 <_localeconv_r>:
 8007f64:	4800      	ldr	r0, [pc, #0]	; (8007f68 <_localeconv_r+0x4>)
 8007f66:	4770      	bx	lr
 8007f68:	20000174 	.word	0x20000174

08007f6c <_close_r>:
 8007f6c:	b538      	push	{r3, r4, r5, lr}
 8007f6e:	2300      	movs	r3, #0
 8007f70:	4d05      	ldr	r5, [pc, #20]	; (8007f88 <_close_r+0x1c>)
 8007f72:	4604      	mov	r4, r0
 8007f74:	4608      	mov	r0, r1
 8007f76:	602b      	str	r3, [r5, #0]
 8007f78:	f7f9 fed0 	bl	8001d1c <_close>
 8007f7c:	1c43      	adds	r3, r0, #1
 8007f7e:	d102      	bne.n	8007f86 <_close_r+0x1a>
 8007f80:	682b      	ldr	r3, [r5, #0]
 8007f82:	b103      	cbz	r3, 8007f86 <_close_r+0x1a>
 8007f84:	6023      	str	r3, [r4, #0]
 8007f86:	bd38      	pop	{r3, r4, r5, pc}
 8007f88:	20000670 	.word	0x20000670

08007f8c <_lseek_r>:
 8007f8c:	b538      	push	{r3, r4, r5, lr}
 8007f8e:	4604      	mov	r4, r0
 8007f90:	4608      	mov	r0, r1
 8007f92:	4611      	mov	r1, r2
 8007f94:	2200      	movs	r2, #0
 8007f96:	4d05      	ldr	r5, [pc, #20]	; (8007fac <_lseek_r+0x20>)
 8007f98:	602a      	str	r2, [r5, #0]
 8007f9a:	461a      	mov	r2, r3
 8007f9c:	f7f9 fee2 	bl	8001d64 <_lseek>
 8007fa0:	1c43      	adds	r3, r0, #1
 8007fa2:	d102      	bne.n	8007faa <_lseek_r+0x1e>
 8007fa4:	682b      	ldr	r3, [r5, #0]
 8007fa6:	b103      	cbz	r3, 8007faa <_lseek_r+0x1e>
 8007fa8:	6023      	str	r3, [r4, #0]
 8007faa:	bd38      	pop	{r3, r4, r5, pc}
 8007fac:	20000670 	.word	0x20000670

08007fb0 <_read_r>:
 8007fb0:	b538      	push	{r3, r4, r5, lr}
 8007fb2:	4604      	mov	r4, r0
 8007fb4:	4608      	mov	r0, r1
 8007fb6:	4611      	mov	r1, r2
 8007fb8:	2200      	movs	r2, #0
 8007fba:	4d05      	ldr	r5, [pc, #20]	; (8007fd0 <_read_r+0x20>)
 8007fbc:	602a      	str	r2, [r5, #0]
 8007fbe:	461a      	mov	r2, r3
 8007fc0:	f7f9 fe73 	bl	8001caa <_read>
 8007fc4:	1c43      	adds	r3, r0, #1
 8007fc6:	d102      	bne.n	8007fce <_read_r+0x1e>
 8007fc8:	682b      	ldr	r3, [r5, #0]
 8007fca:	b103      	cbz	r3, 8007fce <_read_r+0x1e>
 8007fcc:	6023      	str	r3, [r4, #0]
 8007fce:	bd38      	pop	{r3, r4, r5, pc}
 8007fd0:	20000670 	.word	0x20000670

08007fd4 <_sbrk_r>:
 8007fd4:	b538      	push	{r3, r4, r5, lr}
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	4d05      	ldr	r5, [pc, #20]	; (8007ff0 <_sbrk_r+0x1c>)
 8007fda:	4604      	mov	r4, r0
 8007fdc:	4608      	mov	r0, r1
 8007fde:	602b      	str	r3, [r5, #0]
 8007fe0:	f7f9 fecc 	bl	8001d7c <_sbrk>
 8007fe4:	1c43      	adds	r3, r0, #1
 8007fe6:	d102      	bne.n	8007fee <_sbrk_r+0x1a>
 8007fe8:	682b      	ldr	r3, [r5, #0]
 8007fea:	b103      	cbz	r3, 8007fee <_sbrk_r+0x1a>
 8007fec:	6023      	str	r3, [r4, #0]
 8007fee:	bd38      	pop	{r3, r4, r5, pc}
 8007ff0:	20000670 	.word	0x20000670

08007ff4 <_write_r>:
 8007ff4:	b538      	push	{r3, r4, r5, lr}
 8007ff6:	4604      	mov	r4, r0
 8007ff8:	4608      	mov	r0, r1
 8007ffa:	4611      	mov	r1, r2
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	4d05      	ldr	r5, [pc, #20]	; (8008014 <_write_r+0x20>)
 8008000:	602a      	str	r2, [r5, #0]
 8008002:	461a      	mov	r2, r3
 8008004:	f7f9 fe6e 	bl	8001ce4 <_write>
 8008008:	1c43      	adds	r3, r0, #1
 800800a:	d102      	bne.n	8008012 <_write_r+0x1e>
 800800c:	682b      	ldr	r3, [r5, #0]
 800800e:	b103      	cbz	r3, 8008012 <_write_r+0x1e>
 8008010:	6023      	str	r3, [r4, #0]
 8008012:	bd38      	pop	{r3, r4, r5, pc}
 8008014:	20000670 	.word	0x20000670

08008018 <__errno>:
 8008018:	4b01      	ldr	r3, [pc, #4]	; (8008020 <__errno+0x8>)
 800801a:	6818      	ldr	r0, [r3, #0]
 800801c:	4770      	bx	lr
 800801e:	bf00      	nop
 8008020:	20000080 	.word	0x20000080

08008024 <__libc_init_array>:
 8008024:	b570      	push	{r4, r5, r6, lr}
 8008026:	2600      	movs	r6, #0
 8008028:	4d0c      	ldr	r5, [pc, #48]	; (800805c <__libc_init_array+0x38>)
 800802a:	4c0d      	ldr	r4, [pc, #52]	; (8008060 <__libc_init_array+0x3c>)
 800802c:	1b64      	subs	r4, r4, r5
 800802e:	10a4      	asrs	r4, r4, #2
 8008030:	42a6      	cmp	r6, r4
 8008032:	d109      	bne.n	8008048 <__libc_init_array+0x24>
 8008034:	f002 fda2 	bl	800ab7c <_init>
 8008038:	2600      	movs	r6, #0
 800803a:	4d0a      	ldr	r5, [pc, #40]	; (8008064 <__libc_init_array+0x40>)
 800803c:	4c0a      	ldr	r4, [pc, #40]	; (8008068 <__libc_init_array+0x44>)
 800803e:	1b64      	subs	r4, r4, r5
 8008040:	10a4      	asrs	r4, r4, #2
 8008042:	42a6      	cmp	r6, r4
 8008044:	d105      	bne.n	8008052 <__libc_init_array+0x2e>
 8008046:	bd70      	pop	{r4, r5, r6, pc}
 8008048:	f855 3b04 	ldr.w	r3, [r5], #4
 800804c:	4798      	blx	r3
 800804e:	3601      	adds	r6, #1
 8008050:	e7ee      	b.n	8008030 <__libc_init_array+0xc>
 8008052:	f855 3b04 	ldr.w	r3, [r5], #4
 8008056:	4798      	blx	r3
 8008058:	3601      	adds	r6, #1
 800805a:	e7f2      	b.n	8008042 <__libc_init_array+0x1e>
 800805c:	0800b394 	.word	0x0800b394
 8008060:	0800b394 	.word	0x0800b394
 8008064:	0800b394 	.word	0x0800b394
 8008068:	0800b398 	.word	0x0800b398

0800806c <__retarget_lock_init_recursive>:
 800806c:	4770      	bx	lr

0800806e <__retarget_lock_acquire_recursive>:
 800806e:	4770      	bx	lr

08008070 <__retarget_lock_release_recursive>:
 8008070:	4770      	bx	lr

08008072 <strcpy>:
 8008072:	4603      	mov	r3, r0
 8008074:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008078:	f803 2b01 	strb.w	r2, [r3], #1
 800807c:	2a00      	cmp	r2, #0
 800807e:	d1f9      	bne.n	8008074 <strcpy+0x2>
 8008080:	4770      	bx	lr

08008082 <memchr>:
 8008082:	4603      	mov	r3, r0
 8008084:	b510      	push	{r4, lr}
 8008086:	b2c9      	uxtb	r1, r1
 8008088:	4402      	add	r2, r0
 800808a:	4293      	cmp	r3, r2
 800808c:	4618      	mov	r0, r3
 800808e:	d101      	bne.n	8008094 <memchr+0x12>
 8008090:	2000      	movs	r0, #0
 8008092:	e003      	b.n	800809c <memchr+0x1a>
 8008094:	7804      	ldrb	r4, [r0, #0]
 8008096:	3301      	adds	r3, #1
 8008098:	428c      	cmp	r4, r1
 800809a:	d1f6      	bne.n	800808a <memchr+0x8>
 800809c:	bd10      	pop	{r4, pc}

0800809e <memcpy>:
 800809e:	440a      	add	r2, r1
 80080a0:	4291      	cmp	r1, r2
 80080a2:	f100 33ff 	add.w	r3, r0, #4294967295
 80080a6:	d100      	bne.n	80080aa <memcpy+0xc>
 80080a8:	4770      	bx	lr
 80080aa:	b510      	push	{r4, lr}
 80080ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080b0:	4291      	cmp	r1, r2
 80080b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080b6:	d1f9      	bne.n	80080ac <memcpy+0xe>
 80080b8:	bd10      	pop	{r4, pc}

080080ba <quorem>:
 80080ba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080be:	6903      	ldr	r3, [r0, #16]
 80080c0:	690c      	ldr	r4, [r1, #16]
 80080c2:	4607      	mov	r7, r0
 80080c4:	42a3      	cmp	r3, r4
 80080c6:	db7f      	blt.n	80081c8 <quorem+0x10e>
 80080c8:	3c01      	subs	r4, #1
 80080ca:	f100 0514 	add.w	r5, r0, #20
 80080ce:	f101 0814 	add.w	r8, r1, #20
 80080d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80080d6:	9301      	str	r3, [sp, #4]
 80080d8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80080dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80080e0:	3301      	adds	r3, #1
 80080e2:	429a      	cmp	r2, r3
 80080e4:	fbb2 f6f3 	udiv	r6, r2, r3
 80080e8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80080ec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80080f0:	d331      	bcc.n	8008156 <quorem+0x9c>
 80080f2:	f04f 0e00 	mov.w	lr, #0
 80080f6:	4640      	mov	r0, r8
 80080f8:	46ac      	mov	ip, r5
 80080fa:	46f2      	mov	sl, lr
 80080fc:	f850 2b04 	ldr.w	r2, [r0], #4
 8008100:	b293      	uxth	r3, r2
 8008102:	fb06 e303 	mla	r3, r6, r3, lr
 8008106:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800810a:	0c1a      	lsrs	r2, r3, #16
 800810c:	b29b      	uxth	r3, r3
 800810e:	fb06 220e 	mla	r2, r6, lr, r2
 8008112:	ebaa 0303 	sub.w	r3, sl, r3
 8008116:	f8dc a000 	ldr.w	sl, [ip]
 800811a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800811e:	fa1f fa8a 	uxth.w	sl, sl
 8008122:	4453      	add	r3, sl
 8008124:	f8dc a000 	ldr.w	sl, [ip]
 8008128:	b292      	uxth	r2, r2
 800812a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800812e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008132:	b29b      	uxth	r3, r3
 8008134:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008138:	4581      	cmp	r9, r0
 800813a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800813e:	f84c 3b04 	str.w	r3, [ip], #4
 8008142:	d2db      	bcs.n	80080fc <quorem+0x42>
 8008144:	f855 300b 	ldr.w	r3, [r5, fp]
 8008148:	b92b      	cbnz	r3, 8008156 <quorem+0x9c>
 800814a:	9b01      	ldr	r3, [sp, #4]
 800814c:	3b04      	subs	r3, #4
 800814e:	429d      	cmp	r5, r3
 8008150:	461a      	mov	r2, r3
 8008152:	d32d      	bcc.n	80081b0 <quorem+0xf6>
 8008154:	613c      	str	r4, [r7, #16]
 8008156:	4638      	mov	r0, r7
 8008158:	f001 f8e0 	bl	800931c <__mcmp>
 800815c:	2800      	cmp	r0, #0
 800815e:	db23      	blt.n	80081a8 <quorem+0xee>
 8008160:	4629      	mov	r1, r5
 8008162:	2000      	movs	r0, #0
 8008164:	3601      	adds	r6, #1
 8008166:	f858 2b04 	ldr.w	r2, [r8], #4
 800816a:	f8d1 c000 	ldr.w	ip, [r1]
 800816e:	b293      	uxth	r3, r2
 8008170:	1ac3      	subs	r3, r0, r3
 8008172:	0c12      	lsrs	r2, r2, #16
 8008174:	fa1f f08c 	uxth.w	r0, ip
 8008178:	4403      	add	r3, r0
 800817a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800817e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008182:	b29b      	uxth	r3, r3
 8008184:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008188:	45c1      	cmp	r9, r8
 800818a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800818e:	f841 3b04 	str.w	r3, [r1], #4
 8008192:	d2e8      	bcs.n	8008166 <quorem+0xac>
 8008194:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008198:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800819c:	b922      	cbnz	r2, 80081a8 <quorem+0xee>
 800819e:	3b04      	subs	r3, #4
 80081a0:	429d      	cmp	r5, r3
 80081a2:	461a      	mov	r2, r3
 80081a4:	d30a      	bcc.n	80081bc <quorem+0x102>
 80081a6:	613c      	str	r4, [r7, #16]
 80081a8:	4630      	mov	r0, r6
 80081aa:	b003      	add	sp, #12
 80081ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081b0:	6812      	ldr	r2, [r2, #0]
 80081b2:	3b04      	subs	r3, #4
 80081b4:	2a00      	cmp	r2, #0
 80081b6:	d1cd      	bne.n	8008154 <quorem+0x9a>
 80081b8:	3c01      	subs	r4, #1
 80081ba:	e7c8      	b.n	800814e <quorem+0x94>
 80081bc:	6812      	ldr	r2, [r2, #0]
 80081be:	3b04      	subs	r3, #4
 80081c0:	2a00      	cmp	r2, #0
 80081c2:	d1f0      	bne.n	80081a6 <quorem+0xec>
 80081c4:	3c01      	subs	r4, #1
 80081c6:	e7eb      	b.n	80081a0 <quorem+0xe6>
 80081c8:	2000      	movs	r0, #0
 80081ca:	e7ee      	b.n	80081aa <quorem+0xf0>
 80081cc:	0000      	movs	r0, r0
	...

080081d0 <_dtoa_r>:
 80081d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081d4:	4616      	mov	r6, r2
 80081d6:	461f      	mov	r7, r3
 80081d8:	69c4      	ldr	r4, [r0, #28]
 80081da:	b099      	sub	sp, #100	; 0x64
 80081dc:	4605      	mov	r5, r0
 80081de:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80081e2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80081e6:	b974      	cbnz	r4, 8008206 <_dtoa_r+0x36>
 80081e8:	2010      	movs	r0, #16
 80081ea:	f7fe ff8f 	bl	800710c <malloc>
 80081ee:	4602      	mov	r2, r0
 80081f0:	61e8      	str	r0, [r5, #28]
 80081f2:	b920      	cbnz	r0, 80081fe <_dtoa_r+0x2e>
 80081f4:	21ef      	movs	r1, #239	; 0xef
 80081f6:	4bac      	ldr	r3, [pc, #688]	; (80084a8 <_dtoa_r+0x2d8>)
 80081f8:	48ac      	ldr	r0, [pc, #688]	; (80084ac <_dtoa_r+0x2dc>)
 80081fa:	f001 fbb1 	bl	8009960 <__assert_func>
 80081fe:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008202:	6004      	str	r4, [r0, #0]
 8008204:	60c4      	str	r4, [r0, #12]
 8008206:	69eb      	ldr	r3, [r5, #28]
 8008208:	6819      	ldr	r1, [r3, #0]
 800820a:	b151      	cbz	r1, 8008222 <_dtoa_r+0x52>
 800820c:	685a      	ldr	r2, [r3, #4]
 800820e:	2301      	movs	r3, #1
 8008210:	4093      	lsls	r3, r2
 8008212:	604a      	str	r2, [r1, #4]
 8008214:	608b      	str	r3, [r1, #8]
 8008216:	4628      	mov	r0, r5
 8008218:	f000 fe46 	bl	8008ea8 <_Bfree>
 800821c:	2200      	movs	r2, #0
 800821e:	69eb      	ldr	r3, [r5, #28]
 8008220:	601a      	str	r2, [r3, #0]
 8008222:	1e3b      	subs	r3, r7, #0
 8008224:	bfaf      	iteee	ge
 8008226:	2300      	movge	r3, #0
 8008228:	2201      	movlt	r2, #1
 800822a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800822e:	9305      	strlt	r3, [sp, #20]
 8008230:	bfa8      	it	ge
 8008232:	f8c8 3000 	strge.w	r3, [r8]
 8008236:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800823a:	4b9d      	ldr	r3, [pc, #628]	; (80084b0 <_dtoa_r+0x2e0>)
 800823c:	bfb8      	it	lt
 800823e:	f8c8 2000 	strlt.w	r2, [r8]
 8008242:	ea33 0309 	bics.w	r3, r3, r9
 8008246:	d119      	bne.n	800827c <_dtoa_r+0xac>
 8008248:	f242 730f 	movw	r3, #9999	; 0x270f
 800824c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800824e:	6013      	str	r3, [r2, #0]
 8008250:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008254:	4333      	orrs	r3, r6
 8008256:	f000 8589 	beq.w	8008d6c <_dtoa_r+0xb9c>
 800825a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800825c:	b953      	cbnz	r3, 8008274 <_dtoa_r+0xa4>
 800825e:	4b95      	ldr	r3, [pc, #596]	; (80084b4 <_dtoa_r+0x2e4>)
 8008260:	e023      	b.n	80082aa <_dtoa_r+0xda>
 8008262:	4b95      	ldr	r3, [pc, #596]	; (80084b8 <_dtoa_r+0x2e8>)
 8008264:	9303      	str	r3, [sp, #12]
 8008266:	3308      	adds	r3, #8
 8008268:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800826a:	6013      	str	r3, [r2, #0]
 800826c:	9803      	ldr	r0, [sp, #12]
 800826e:	b019      	add	sp, #100	; 0x64
 8008270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008274:	4b8f      	ldr	r3, [pc, #572]	; (80084b4 <_dtoa_r+0x2e4>)
 8008276:	9303      	str	r3, [sp, #12]
 8008278:	3303      	adds	r3, #3
 800827a:	e7f5      	b.n	8008268 <_dtoa_r+0x98>
 800827c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008280:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8008284:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008288:	2200      	movs	r2, #0
 800828a:	2300      	movs	r3, #0
 800828c:	f7f8 fb8c 	bl	80009a8 <__aeabi_dcmpeq>
 8008290:	4680      	mov	r8, r0
 8008292:	b160      	cbz	r0, 80082ae <_dtoa_r+0xde>
 8008294:	2301      	movs	r3, #1
 8008296:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008298:	6013      	str	r3, [r2, #0]
 800829a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800829c:	2b00      	cmp	r3, #0
 800829e:	f000 8562 	beq.w	8008d66 <_dtoa_r+0xb96>
 80082a2:	4b86      	ldr	r3, [pc, #536]	; (80084bc <_dtoa_r+0x2ec>)
 80082a4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80082a6:	6013      	str	r3, [r2, #0]
 80082a8:	3b01      	subs	r3, #1
 80082aa:	9303      	str	r3, [sp, #12]
 80082ac:	e7de      	b.n	800826c <_dtoa_r+0x9c>
 80082ae:	ab16      	add	r3, sp, #88	; 0x58
 80082b0:	9301      	str	r3, [sp, #4]
 80082b2:	ab17      	add	r3, sp, #92	; 0x5c
 80082b4:	9300      	str	r3, [sp, #0]
 80082b6:	4628      	mov	r0, r5
 80082b8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80082bc:	f001 f8d6 	bl	800946c <__d2b>
 80082c0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80082c4:	4682      	mov	sl, r0
 80082c6:	2c00      	cmp	r4, #0
 80082c8:	d07e      	beq.n	80083c8 <_dtoa_r+0x1f8>
 80082ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80082ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80082d0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80082d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80082d8:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80082dc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80082e0:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80082e4:	4619      	mov	r1, r3
 80082e6:	2200      	movs	r2, #0
 80082e8:	4b75      	ldr	r3, [pc, #468]	; (80084c0 <_dtoa_r+0x2f0>)
 80082ea:	f7f7 ff3d 	bl	8000168 <__aeabi_dsub>
 80082ee:	a368      	add	r3, pc, #416	; (adr r3, 8008490 <_dtoa_r+0x2c0>)
 80082f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082f4:	f7f8 f8f0 	bl	80004d8 <__aeabi_dmul>
 80082f8:	a367      	add	r3, pc, #412	; (adr r3, 8008498 <_dtoa_r+0x2c8>)
 80082fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082fe:	f7f7 ff35 	bl	800016c <__adddf3>
 8008302:	4606      	mov	r6, r0
 8008304:	4620      	mov	r0, r4
 8008306:	460f      	mov	r7, r1
 8008308:	f7f8 f87c 	bl	8000404 <__aeabi_i2d>
 800830c:	a364      	add	r3, pc, #400	; (adr r3, 80084a0 <_dtoa_r+0x2d0>)
 800830e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008312:	f7f8 f8e1 	bl	80004d8 <__aeabi_dmul>
 8008316:	4602      	mov	r2, r0
 8008318:	460b      	mov	r3, r1
 800831a:	4630      	mov	r0, r6
 800831c:	4639      	mov	r1, r7
 800831e:	f7f7 ff25 	bl	800016c <__adddf3>
 8008322:	4606      	mov	r6, r0
 8008324:	460f      	mov	r7, r1
 8008326:	f7f8 fb87 	bl	8000a38 <__aeabi_d2iz>
 800832a:	2200      	movs	r2, #0
 800832c:	4683      	mov	fp, r0
 800832e:	2300      	movs	r3, #0
 8008330:	4630      	mov	r0, r6
 8008332:	4639      	mov	r1, r7
 8008334:	f7f8 fb42 	bl	80009bc <__aeabi_dcmplt>
 8008338:	b148      	cbz	r0, 800834e <_dtoa_r+0x17e>
 800833a:	4658      	mov	r0, fp
 800833c:	f7f8 f862 	bl	8000404 <__aeabi_i2d>
 8008340:	4632      	mov	r2, r6
 8008342:	463b      	mov	r3, r7
 8008344:	f7f8 fb30 	bl	80009a8 <__aeabi_dcmpeq>
 8008348:	b908      	cbnz	r0, 800834e <_dtoa_r+0x17e>
 800834a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800834e:	f1bb 0f16 	cmp.w	fp, #22
 8008352:	d857      	bhi.n	8008404 <_dtoa_r+0x234>
 8008354:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008358:	4b5a      	ldr	r3, [pc, #360]	; (80084c4 <_dtoa_r+0x2f4>)
 800835a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800835e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008362:	f7f8 fb2b 	bl	80009bc <__aeabi_dcmplt>
 8008366:	2800      	cmp	r0, #0
 8008368:	d04e      	beq.n	8008408 <_dtoa_r+0x238>
 800836a:	2300      	movs	r3, #0
 800836c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008370:	930f      	str	r3, [sp, #60]	; 0x3c
 8008372:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008374:	1b1b      	subs	r3, r3, r4
 8008376:	1e5a      	subs	r2, r3, #1
 8008378:	bf46      	itte	mi
 800837a:	f1c3 0901 	rsbmi	r9, r3, #1
 800837e:	2300      	movmi	r3, #0
 8008380:	f04f 0900 	movpl.w	r9, #0
 8008384:	9209      	str	r2, [sp, #36]	; 0x24
 8008386:	bf48      	it	mi
 8008388:	9309      	strmi	r3, [sp, #36]	; 0x24
 800838a:	f1bb 0f00 	cmp.w	fp, #0
 800838e:	db3d      	blt.n	800840c <_dtoa_r+0x23c>
 8008390:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008392:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8008396:	445b      	add	r3, fp
 8008398:	9309      	str	r3, [sp, #36]	; 0x24
 800839a:	2300      	movs	r3, #0
 800839c:	930a      	str	r3, [sp, #40]	; 0x28
 800839e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80083a0:	2b09      	cmp	r3, #9
 80083a2:	d867      	bhi.n	8008474 <_dtoa_r+0x2a4>
 80083a4:	2b05      	cmp	r3, #5
 80083a6:	bfc4      	itt	gt
 80083a8:	3b04      	subgt	r3, #4
 80083aa:	9322      	strgt	r3, [sp, #136]	; 0x88
 80083ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80083ae:	bfc8      	it	gt
 80083b0:	2400      	movgt	r4, #0
 80083b2:	f1a3 0302 	sub.w	r3, r3, #2
 80083b6:	bfd8      	it	le
 80083b8:	2401      	movle	r4, #1
 80083ba:	2b03      	cmp	r3, #3
 80083bc:	f200 8086 	bhi.w	80084cc <_dtoa_r+0x2fc>
 80083c0:	e8df f003 	tbb	[pc, r3]
 80083c4:	5637392c 	.word	0x5637392c
 80083c8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80083cc:	441c      	add	r4, r3
 80083ce:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80083d2:	2b20      	cmp	r3, #32
 80083d4:	bfc1      	itttt	gt
 80083d6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80083da:	fa09 f903 	lslgt.w	r9, r9, r3
 80083de:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 80083e2:	fa26 f303 	lsrgt.w	r3, r6, r3
 80083e6:	bfd6      	itet	le
 80083e8:	f1c3 0320 	rsble	r3, r3, #32
 80083ec:	ea49 0003 	orrgt.w	r0, r9, r3
 80083f0:	fa06 f003 	lslle.w	r0, r6, r3
 80083f4:	f7f7 fff6 	bl	80003e4 <__aeabi_ui2d>
 80083f8:	2201      	movs	r2, #1
 80083fa:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80083fe:	3c01      	subs	r4, #1
 8008400:	9213      	str	r2, [sp, #76]	; 0x4c
 8008402:	e76f      	b.n	80082e4 <_dtoa_r+0x114>
 8008404:	2301      	movs	r3, #1
 8008406:	e7b3      	b.n	8008370 <_dtoa_r+0x1a0>
 8008408:	900f      	str	r0, [sp, #60]	; 0x3c
 800840a:	e7b2      	b.n	8008372 <_dtoa_r+0x1a2>
 800840c:	f1cb 0300 	rsb	r3, fp, #0
 8008410:	930a      	str	r3, [sp, #40]	; 0x28
 8008412:	2300      	movs	r3, #0
 8008414:	eba9 090b 	sub.w	r9, r9, fp
 8008418:	930e      	str	r3, [sp, #56]	; 0x38
 800841a:	e7c0      	b.n	800839e <_dtoa_r+0x1ce>
 800841c:	2300      	movs	r3, #0
 800841e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008420:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008422:	2b00      	cmp	r3, #0
 8008424:	dc55      	bgt.n	80084d2 <_dtoa_r+0x302>
 8008426:	2301      	movs	r3, #1
 8008428:	461a      	mov	r2, r3
 800842a:	9306      	str	r3, [sp, #24]
 800842c:	9308      	str	r3, [sp, #32]
 800842e:	9223      	str	r2, [sp, #140]	; 0x8c
 8008430:	e00b      	b.n	800844a <_dtoa_r+0x27a>
 8008432:	2301      	movs	r3, #1
 8008434:	e7f3      	b.n	800841e <_dtoa_r+0x24e>
 8008436:	2300      	movs	r3, #0
 8008438:	930b      	str	r3, [sp, #44]	; 0x2c
 800843a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800843c:	445b      	add	r3, fp
 800843e:	9306      	str	r3, [sp, #24]
 8008440:	3301      	adds	r3, #1
 8008442:	2b01      	cmp	r3, #1
 8008444:	9308      	str	r3, [sp, #32]
 8008446:	bfb8      	it	lt
 8008448:	2301      	movlt	r3, #1
 800844a:	2100      	movs	r1, #0
 800844c:	2204      	movs	r2, #4
 800844e:	69e8      	ldr	r0, [r5, #28]
 8008450:	f102 0614 	add.w	r6, r2, #20
 8008454:	429e      	cmp	r6, r3
 8008456:	d940      	bls.n	80084da <_dtoa_r+0x30a>
 8008458:	6041      	str	r1, [r0, #4]
 800845a:	4628      	mov	r0, r5
 800845c:	f000 fce4 	bl	8008e28 <_Balloc>
 8008460:	9003      	str	r0, [sp, #12]
 8008462:	2800      	cmp	r0, #0
 8008464:	d13c      	bne.n	80084e0 <_dtoa_r+0x310>
 8008466:	4602      	mov	r2, r0
 8008468:	f240 11af 	movw	r1, #431	; 0x1af
 800846c:	4b16      	ldr	r3, [pc, #88]	; (80084c8 <_dtoa_r+0x2f8>)
 800846e:	e6c3      	b.n	80081f8 <_dtoa_r+0x28>
 8008470:	2301      	movs	r3, #1
 8008472:	e7e1      	b.n	8008438 <_dtoa_r+0x268>
 8008474:	2401      	movs	r4, #1
 8008476:	2300      	movs	r3, #0
 8008478:	940b      	str	r4, [sp, #44]	; 0x2c
 800847a:	9322      	str	r3, [sp, #136]	; 0x88
 800847c:	f04f 33ff 	mov.w	r3, #4294967295
 8008480:	2200      	movs	r2, #0
 8008482:	9306      	str	r3, [sp, #24]
 8008484:	9308      	str	r3, [sp, #32]
 8008486:	2312      	movs	r3, #18
 8008488:	e7d1      	b.n	800842e <_dtoa_r+0x25e>
 800848a:	bf00      	nop
 800848c:	f3af 8000 	nop.w
 8008490:	636f4361 	.word	0x636f4361
 8008494:	3fd287a7 	.word	0x3fd287a7
 8008498:	8b60c8b3 	.word	0x8b60c8b3
 800849c:	3fc68a28 	.word	0x3fc68a28
 80084a0:	509f79fb 	.word	0x509f79fb
 80084a4:	3fd34413 	.word	0x3fd34413
 80084a8:	0800ad94 	.word	0x0800ad94
 80084ac:	0800adab 	.word	0x0800adab
 80084b0:	7ff00000 	.word	0x7ff00000
 80084b4:	0800ad90 	.word	0x0800ad90
 80084b8:	0800ad87 	.word	0x0800ad87
 80084bc:	0800ad64 	.word	0x0800ad64
 80084c0:	3ff80000 	.word	0x3ff80000
 80084c4:	0800ae98 	.word	0x0800ae98
 80084c8:	0800ae03 	.word	0x0800ae03
 80084cc:	2301      	movs	r3, #1
 80084ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80084d0:	e7d4      	b.n	800847c <_dtoa_r+0x2ac>
 80084d2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80084d4:	9306      	str	r3, [sp, #24]
 80084d6:	9308      	str	r3, [sp, #32]
 80084d8:	e7b7      	b.n	800844a <_dtoa_r+0x27a>
 80084da:	3101      	adds	r1, #1
 80084dc:	0052      	lsls	r2, r2, #1
 80084de:	e7b7      	b.n	8008450 <_dtoa_r+0x280>
 80084e0:	69eb      	ldr	r3, [r5, #28]
 80084e2:	9a03      	ldr	r2, [sp, #12]
 80084e4:	601a      	str	r2, [r3, #0]
 80084e6:	9b08      	ldr	r3, [sp, #32]
 80084e8:	2b0e      	cmp	r3, #14
 80084ea:	f200 80a8 	bhi.w	800863e <_dtoa_r+0x46e>
 80084ee:	2c00      	cmp	r4, #0
 80084f0:	f000 80a5 	beq.w	800863e <_dtoa_r+0x46e>
 80084f4:	f1bb 0f00 	cmp.w	fp, #0
 80084f8:	dd34      	ble.n	8008564 <_dtoa_r+0x394>
 80084fa:	4b9a      	ldr	r3, [pc, #616]	; (8008764 <_dtoa_r+0x594>)
 80084fc:	f00b 020f 	and.w	r2, fp, #15
 8008500:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008504:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008508:	e9d3 3400 	ldrd	r3, r4, [r3]
 800850c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008510:	ea4f 142b 	mov.w	r4, fp, asr #4
 8008514:	d016      	beq.n	8008544 <_dtoa_r+0x374>
 8008516:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800851a:	4b93      	ldr	r3, [pc, #588]	; (8008768 <_dtoa_r+0x598>)
 800851c:	2703      	movs	r7, #3
 800851e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008522:	f7f8 f903 	bl	800072c <__aeabi_ddiv>
 8008526:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800852a:	f004 040f 	and.w	r4, r4, #15
 800852e:	4e8e      	ldr	r6, [pc, #568]	; (8008768 <_dtoa_r+0x598>)
 8008530:	b954      	cbnz	r4, 8008548 <_dtoa_r+0x378>
 8008532:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008536:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800853a:	f7f8 f8f7 	bl	800072c <__aeabi_ddiv>
 800853e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008542:	e029      	b.n	8008598 <_dtoa_r+0x3c8>
 8008544:	2702      	movs	r7, #2
 8008546:	e7f2      	b.n	800852e <_dtoa_r+0x35e>
 8008548:	07e1      	lsls	r1, r4, #31
 800854a:	d508      	bpl.n	800855e <_dtoa_r+0x38e>
 800854c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008550:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008554:	f7f7 ffc0 	bl	80004d8 <__aeabi_dmul>
 8008558:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800855c:	3701      	adds	r7, #1
 800855e:	1064      	asrs	r4, r4, #1
 8008560:	3608      	adds	r6, #8
 8008562:	e7e5      	b.n	8008530 <_dtoa_r+0x360>
 8008564:	f000 80a5 	beq.w	80086b2 <_dtoa_r+0x4e2>
 8008568:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800856c:	f1cb 0400 	rsb	r4, fp, #0
 8008570:	4b7c      	ldr	r3, [pc, #496]	; (8008764 <_dtoa_r+0x594>)
 8008572:	f004 020f 	and.w	r2, r4, #15
 8008576:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800857a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800857e:	f7f7 ffab 	bl	80004d8 <__aeabi_dmul>
 8008582:	2702      	movs	r7, #2
 8008584:	2300      	movs	r3, #0
 8008586:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800858a:	4e77      	ldr	r6, [pc, #476]	; (8008768 <_dtoa_r+0x598>)
 800858c:	1124      	asrs	r4, r4, #4
 800858e:	2c00      	cmp	r4, #0
 8008590:	f040 8084 	bne.w	800869c <_dtoa_r+0x4cc>
 8008594:	2b00      	cmp	r3, #0
 8008596:	d1d2      	bne.n	800853e <_dtoa_r+0x36e>
 8008598:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800859c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80085a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	f000 8087 	beq.w	80086b6 <_dtoa_r+0x4e6>
 80085a8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80085ac:	2200      	movs	r2, #0
 80085ae:	4b6f      	ldr	r3, [pc, #444]	; (800876c <_dtoa_r+0x59c>)
 80085b0:	f7f8 fa04 	bl	80009bc <__aeabi_dcmplt>
 80085b4:	2800      	cmp	r0, #0
 80085b6:	d07e      	beq.n	80086b6 <_dtoa_r+0x4e6>
 80085b8:	9b08      	ldr	r3, [sp, #32]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d07b      	beq.n	80086b6 <_dtoa_r+0x4e6>
 80085be:	9b06      	ldr	r3, [sp, #24]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	dd38      	ble.n	8008636 <_dtoa_r+0x466>
 80085c4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80085c8:	2200      	movs	r2, #0
 80085ca:	4b69      	ldr	r3, [pc, #420]	; (8008770 <_dtoa_r+0x5a0>)
 80085cc:	f7f7 ff84 	bl	80004d8 <__aeabi_dmul>
 80085d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80085d4:	9c06      	ldr	r4, [sp, #24]
 80085d6:	f10b 38ff 	add.w	r8, fp, #4294967295
 80085da:	3701      	adds	r7, #1
 80085dc:	4638      	mov	r0, r7
 80085de:	f7f7 ff11 	bl	8000404 <__aeabi_i2d>
 80085e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80085e6:	f7f7 ff77 	bl	80004d8 <__aeabi_dmul>
 80085ea:	2200      	movs	r2, #0
 80085ec:	4b61      	ldr	r3, [pc, #388]	; (8008774 <_dtoa_r+0x5a4>)
 80085ee:	f7f7 fdbd 	bl	800016c <__adddf3>
 80085f2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80085f6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80085fa:	9611      	str	r6, [sp, #68]	; 0x44
 80085fc:	2c00      	cmp	r4, #0
 80085fe:	d15d      	bne.n	80086bc <_dtoa_r+0x4ec>
 8008600:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008604:	2200      	movs	r2, #0
 8008606:	4b5c      	ldr	r3, [pc, #368]	; (8008778 <_dtoa_r+0x5a8>)
 8008608:	f7f7 fdae 	bl	8000168 <__aeabi_dsub>
 800860c:	4602      	mov	r2, r0
 800860e:	460b      	mov	r3, r1
 8008610:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008614:	4633      	mov	r3, r6
 8008616:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008618:	f7f8 f9ee 	bl	80009f8 <__aeabi_dcmpgt>
 800861c:	2800      	cmp	r0, #0
 800861e:	f040 8295 	bne.w	8008b4c <_dtoa_r+0x97c>
 8008622:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008626:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008628:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800862c:	f7f8 f9c6 	bl	80009bc <__aeabi_dcmplt>
 8008630:	2800      	cmp	r0, #0
 8008632:	f040 8289 	bne.w	8008b48 <_dtoa_r+0x978>
 8008636:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800863a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800863e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008640:	2b00      	cmp	r3, #0
 8008642:	f2c0 8151 	blt.w	80088e8 <_dtoa_r+0x718>
 8008646:	f1bb 0f0e 	cmp.w	fp, #14
 800864a:	f300 814d 	bgt.w	80088e8 <_dtoa_r+0x718>
 800864e:	4b45      	ldr	r3, [pc, #276]	; (8008764 <_dtoa_r+0x594>)
 8008650:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008654:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008658:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800865c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800865e:	2b00      	cmp	r3, #0
 8008660:	f280 80da 	bge.w	8008818 <_dtoa_r+0x648>
 8008664:	9b08      	ldr	r3, [sp, #32]
 8008666:	2b00      	cmp	r3, #0
 8008668:	f300 80d6 	bgt.w	8008818 <_dtoa_r+0x648>
 800866c:	f040 826b 	bne.w	8008b46 <_dtoa_r+0x976>
 8008670:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008674:	2200      	movs	r2, #0
 8008676:	4b40      	ldr	r3, [pc, #256]	; (8008778 <_dtoa_r+0x5a8>)
 8008678:	f7f7 ff2e 	bl	80004d8 <__aeabi_dmul>
 800867c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008680:	f7f8 f9b0 	bl	80009e4 <__aeabi_dcmpge>
 8008684:	9c08      	ldr	r4, [sp, #32]
 8008686:	4626      	mov	r6, r4
 8008688:	2800      	cmp	r0, #0
 800868a:	f040 8241 	bne.w	8008b10 <_dtoa_r+0x940>
 800868e:	2331      	movs	r3, #49	; 0x31
 8008690:	9f03      	ldr	r7, [sp, #12]
 8008692:	f10b 0b01 	add.w	fp, fp, #1
 8008696:	f807 3b01 	strb.w	r3, [r7], #1
 800869a:	e23d      	b.n	8008b18 <_dtoa_r+0x948>
 800869c:	07e2      	lsls	r2, r4, #31
 800869e:	d505      	bpl.n	80086ac <_dtoa_r+0x4dc>
 80086a0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80086a4:	f7f7 ff18 	bl	80004d8 <__aeabi_dmul>
 80086a8:	2301      	movs	r3, #1
 80086aa:	3701      	adds	r7, #1
 80086ac:	1064      	asrs	r4, r4, #1
 80086ae:	3608      	adds	r6, #8
 80086b0:	e76d      	b.n	800858e <_dtoa_r+0x3be>
 80086b2:	2702      	movs	r7, #2
 80086b4:	e770      	b.n	8008598 <_dtoa_r+0x3c8>
 80086b6:	46d8      	mov	r8, fp
 80086b8:	9c08      	ldr	r4, [sp, #32]
 80086ba:	e78f      	b.n	80085dc <_dtoa_r+0x40c>
 80086bc:	9903      	ldr	r1, [sp, #12]
 80086be:	4b29      	ldr	r3, [pc, #164]	; (8008764 <_dtoa_r+0x594>)
 80086c0:	4421      	add	r1, r4
 80086c2:	9112      	str	r1, [sp, #72]	; 0x48
 80086c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80086c6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80086ca:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80086ce:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80086d2:	2900      	cmp	r1, #0
 80086d4:	d054      	beq.n	8008780 <_dtoa_r+0x5b0>
 80086d6:	2000      	movs	r0, #0
 80086d8:	4928      	ldr	r1, [pc, #160]	; (800877c <_dtoa_r+0x5ac>)
 80086da:	f7f8 f827 	bl	800072c <__aeabi_ddiv>
 80086de:	463b      	mov	r3, r7
 80086e0:	4632      	mov	r2, r6
 80086e2:	f7f7 fd41 	bl	8000168 <__aeabi_dsub>
 80086e6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80086ea:	9f03      	ldr	r7, [sp, #12]
 80086ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80086f0:	f7f8 f9a2 	bl	8000a38 <__aeabi_d2iz>
 80086f4:	4604      	mov	r4, r0
 80086f6:	f7f7 fe85 	bl	8000404 <__aeabi_i2d>
 80086fa:	4602      	mov	r2, r0
 80086fc:	460b      	mov	r3, r1
 80086fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008702:	f7f7 fd31 	bl	8000168 <__aeabi_dsub>
 8008706:	4602      	mov	r2, r0
 8008708:	460b      	mov	r3, r1
 800870a:	3430      	adds	r4, #48	; 0x30
 800870c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008710:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008714:	f807 4b01 	strb.w	r4, [r7], #1
 8008718:	f7f8 f950 	bl	80009bc <__aeabi_dcmplt>
 800871c:	2800      	cmp	r0, #0
 800871e:	d173      	bne.n	8008808 <_dtoa_r+0x638>
 8008720:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008724:	2000      	movs	r0, #0
 8008726:	4911      	ldr	r1, [pc, #68]	; (800876c <_dtoa_r+0x59c>)
 8008728:	f7f7 fd1e 	bl	8000168 <__aeabi_dsub>
 800872c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008730:	f7f8 f944 	bl	80009bc <__aeabi_dcmplt>
 8008734:	2800      	cmp	r0, #0
 8008736:	f040 80b6 	bne.w	80088a6 <_dtoa_r+0x6d6>
 800873a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800873c:	429f      	cmp	r7, r3
 800873e:	f43f af7a 	beq.w	8008636 <_dtoa_r+0x466>
 8008742:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008746:	2200      	movs	r2, #0
 8008748:	4b09      	ldr	r3, [pc, #36]	; (8008770 <_dtoa_r+0x5a0>)
 800874a:	f7f7 fec5 	bl	80004d8 <__aeabi_dmul>
 800874e:	2200      	movs	r2, #0
 8008750:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008754:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008758:	4b05      	ldr	r3, [pc, #20]	; (8008770 <_dtoa_r+0x5a0>)
 800875a:	f7f7 febd 	bl	80004d8 <__aeabi_dmul>
 800875e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008762:	e7c3      	b.n	80086ec <_dtoa_r+0x51c>
 8008764:	0800ae98 	.word	0x0800ae98
 8008768:	0800ae70 	.word	0x0800ae70
 800876c:	3ff00000 	.word	0x3ff00000
 8008770:	40240000 	.word	0x40240000
 8008774:	401c0000 	.word	0x401c0000
 8008778:	40140000 	.word	0x40140000
 800877c:	3fe00000 	.word	0x3fe00000
 8008780:	4630      	mov	r0, r6
 8008782:	4639      	mov	r1, r7
 8008784:	f7f7 fea8 	bl	80004d8 <__aeabi_dmul>
 8008788:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800878a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800878e:	9c03      	ldr	r4, [sp, #12]
 8008790:	9314      	str	r3, [sp, #80]	; 0x50
 8008792:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008796:	f7f8 f94f 	bl	8000a38 <__aeabi_d2iz>
 800879a:	9015      	str	r0, [sp, #84]	; 0x54
 800879c:	f7f7 fe32 	bl	8000404 <__aeabi_i2d>
 80087a0:	4602      	mov	r2, r0
 80087a2:	460b      	mov	r3, r1
 80087a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80087a8:	f7f7 fcde 	bl	8000168 <__aeabi_dsub>
 80087ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80087ae:	4606      	mov	r6, r0
 80087b0:	3330      	adds	r3, #48	; 0x30
 80087b2:	f804 3b01 	strb.w	r3, [r4], #1
 80087b6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80087b8:	460f      	mov	r7, r1
 80087ba:	429c      	cmp	r4, r3
 80087bc:	f04f 0200 	mov.w	r2, #0
 80087c0:	d124      	bne.n	800880c <_dtoa_r+0x63c>
 80087c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80087c6:	4baf      	ldr	r3, [pc, #700]	; (8008a84 <_dtoa_r+0x8b4>)
 80087c8:	f7f7 fcd0 	bl	800016c <__adddf3>
 80087cc:	4602      	mov	r2, r0
 80087ce:	460b      	mov	r3, r1
 80087d0:	4630      	mov	r0, r6
 80087d2:	4639      	mov	r1, r7
 80087d4:	f7f8 f910 	bl	80009f8 <__aeabi_dcmpgt>
 80087d8:	2800      	cmp	r0, #0
 80087da:	d163      	bne.n	80088a4 <_dtoa_r+0x6d4>
 80087dc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80087e0:	2000      	movs	r0, #0
 80087e2:	49a8      	ldr	r1, [pc, #672]	; (8008a84 <_dtoa_r+0x8b4>)
 80087e4:	f7f7 fcc0 	bl	8000168 <__aeabi_dsub>
 80087e8:	4602      	mov	r2, r0
 80087ea:	460b      	mov	r3, r1
 80087ec:	4630      	mov	r0, r6
 80087ee:	4639      	mov	r1, r7
 80087f0:	f7f8 f8e4 	bl	80009bc <__aeabi_dcmplt>
 80087f4:	2800      	cmp	r0, #0
 80087f6:	f43f af1e 	beq.w	8008636 <_dtoa_r+0x466>
 80087fa:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80087fc:	1e7b      	subs	r3, r7, #1
 80087fe:	9314      	str	r3, [sp, #80]	; 0x50
 8008800:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8008804:	2b30      	cmp	r3, #48	; 0x30
 8008806:	d0f8      	beq.n	80087fa <_dtoa_r+0x62a>
 8008808:	46c3      	mov	fp, r8
 800880a:	e03b      	b.n	8008884 <_dtoa_r+0x6b4>
 800880c:	4b9e      	ldr	r3, [pc, #632]	; (8008a88 <_dtoa_r+0x8b8>)
 800880e:	f7f7 fe63 	bl	80004d8 <__aeabi_dmul>
 8008812:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008816:	e7bc      	b.n	8008792 <_dtoa_r+0x5c2>
 8008818:	9f03      	ldr	r7, [sp, #12]
 800881a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800881e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008822:	4640      	mov	r0, r8
 8008824:	4649      	mov	r1, r9
 8008826:	f7f7 ff81 	bl	800072c <__aeabi_ddiv>
 800882a:	f7f8 f905 	bl	8000a38 <__aeabi_d2iz>
 800882e:	4604      	mov	r4, r0
 8008830:	f7f7 fde8 	bl	8000404 <__aeabi_i2d>
 8008834:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008838:	f7f7 fe4e 	bl	80004d8 <__aeabi_dmul>
 800883c:	4602      	mov	r2, r0
 800883e:	460b      	mov	r3, r1
 8008840:	4640      	mov	r0, r8
 8008842:	4649      	mov	r1, r9
 8008844:	f7f7 fc90 	bl	8000168 <__aeabi_dsub>
 8008848:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800884c:	f807 6b01 	strb.w	r6, [r7], #1
 8008850:	9e03      	ldr	r6, [sp, #12]
 8008852:	f8dd c020 	ldr.w	ip, [sp, #32]
 8008856:	1bbe      	subs	r6, r7, r6
 8008858:	45b4      	cmp	ip, r6
 800885a:	4602      	mov	r2, r0
 800885c:	460b      	mov	r3, r1
 800885e:	d136      	bne.n	80088ce <_dtoa_r+0x6fe>
 8008860:	f7f7 fc84 	bl	800016c <__adddf3>
 8008864:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008868:	4680      	mov	r8, r0
 800886a:	4689      	mov	r9, r1
 800886c:	f7f8 f8c4 	bl	80009f8 <__aeabi_dcmpgt>
 8008870:	bb58      	cbnz	r0, 80088ca <_dtoa_r+0x6fa>
 8008872:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008876:	4640      	mov	r0, r8
 8008878:	4649      	mov	r1, r9
 800887a:	f7f8 f895 	bl	80009a8 <__aeabi_dcmpeq>
 800887e:	b108      	cbz	r0, 8008884 <_dtoa_r+0x6b4>
 8008880:	07e3      	lsls	r3, r4, #31
 8008882:	d422      	bmi.n	80088ca <_dtoa_r+0x6fa>
 8008884:	4651      	mov	r1, sl
 8008886:	4628      	mov	r0, r5
 8008888:	f000 fb0e 	bl	8008ea8 <_Bfree>
 800888c:	2300      	movs	r3, #0
 800888e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008890:	703b      	strb	r3, [r7, #0]
 8008892:	f10b 0301 	add.w	r3, fp, #1
 8008896:	6013      	str	r3, [r2, #0]
 8008898:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800889a:	2b00      	cmp	r3, #0
 800889c:	f43f ace6 	beq.w	800826c <_dtoa_r+0x9c>
 80088a0:	601f      	str	r7, [r3, #0]
 80088a2:	e4e3      	b.n	800826c <_dtoa_r+0x9c>
 80088a4:	4627      	mov	r7, r4
 80088a6:	463b      	mov	r3, r7
 80088a8:	461f      	mov	r7, r3
 80088aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80088ae:	2a39      	cmp	r2, #57	; 0x39
 80088b0:	d107      	bne.n	80088c2 <_dtoa_r+0x6f2>
 80088b2:	9a03      	ldr	r2, [sp, #12]
 80088b4:	429a      	cmp	r2, r3
 80088b6:	d1f7      	bne.n	80088a8 <_dtoa_r+0x6d8>
 80088b8:	2230      	movs	r2, #48	; 0x30
 80088ba:	9903      	ldr	r1, [sp, #12]
 80088bc:	f108 0801 	add.w	r8, r8, #1
 80088c0:	700a      	strb	r2, [r1, #0]
 80088c2:	781a      	ldrb	r2, [r3, #0]
 80088c4:	3201      	adds	r2, #1
 80088c6:	701a      	strb	r2, [r3, #0]
 80088c8:	e79e      	b.n	8008808 <_dtoa_r+0x638>
 80088ca:	46d8      	mov	r8, fp
 80088cc:	e7eb      	b.n	80088a6 <_dtoa_r+0x6d6>
 80088ce:	2200      	movs	r2, #0
 80088d0:	4b6d      	ldr	r3, [pc, #436]	; (8008a88 <_dtoa_r+0x8b8>)
 80088d2:	f7f7 fe01 	bl	80004d8 <__aeabi_dmul>
 80088d6:	2200      	movs	r2, #0
 80088d8:	2300      	movs	r3, #0
 80088da:	4680      	mov	r8, r0
 80088dc:	4689      	mov	r9, r1
 80088de:	f7f8 f863 	bl	80009a8 <__aeabi_dcmpeq>
 80088e2:	2800      	cmp	r0, #0
 80088e4:	d09b      	beq.n	800881e <_dtoa_r+0x64e>
 80088e6:	e7cd      	b.n	8008884 <_dtoa_r+0x6b4>
 80088e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80088ea:	2a00      	cmp	r2, #0
 80088ec:	f000 80c4 	beq.w	8008a78 <_dtoa_r+0x8a8>
 80088f0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80088f2:	2a01      	cmp	r2, #1
 80088f4:	f300 80a8 	bgt.w	8008a48 <_dtoa_r+0x878>
 80088f8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80088fa:	2a00      	cmp	r2, #0
 80088fc:	f000 80a0 	beq.w	8008a40 <_dtoa_r+0x870>
 8008900:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008904:	464f      	mov	r7, r9
 8008906:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008908:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800890a:	2101      	movs	r1, #1
 800890c:	441a      	add	r2, r3
 800890e:	4628      	mov	r0, r5
 8008910:	4499      	add	r9, r3
 8008912:	9209      	str	r2, [sp, #36]	; 0x24
 8008914:	f000 fb7e 	bl	8009014 <__i2b>
 8008918:	4606      	mov	r6, r0
 800891a:	b15f      	cbz	r7, 8008934 <_dtoa_r+0x764>
 800891c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800891e:	2b00      	cmp	r3, #0
 8008920:	dd08      	ble.n	8008934 <_dtoa_r+0x764>
 8008922:	42bb      	cmp	r3, r7
 8008924:	bfa8      	it	ge
 8008926:	463b      	movge	r3, r7
 8008928:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800892a:	eba9 0903 	sub.w	r9, r9, r3
 800892e:	1aff      	subs	r7, r7, r3
 8008930:	1ad3      	subs	r3, r2, r3
 8008932:	9309      	str	r3, [sp, #36]	; 0x24
 8008934:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008936:	b1f3      	cbz	r3, 8008976 <_dtoa_r+0x7a6>
 8008938:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800893a:	2b00      	cmp	r3, #0
 800893c:	f000 80a0 	beq.w	8008a80 <_dtoa_r+0x8b0>
 8008940:	2c00      	cmp	r4, #0
 8008942:	dd10      	ble.n	8008966 <_dtoa_r+0x796>
 8008944:	4631      	mov	r1, r6
 8008946:	4622      	mov	r2, r4
 8008948:	4628      	mov	r0, r5
 800894a:	f000 fc21 	bl	8009190 <__pow5mult>
 800894e:	4652      	mov	r2, sl
 8008950:	4601      	mov	r1, r0
 8008952:	4606      	mov	r6, r0
 8008954:	4628      	mov	r0, r5
 8008956:	f000 fb73 	bl	8009040 <__multiply>
 800895a:	4680      	mov	r8, r0
 800895c:	4651      	mov	r1, sl
 800895e:	4628      	mov	r0, r5
 8008960:	f000 faa2 	bl	8008ea8 <_Bfree>
 8008964:	46c2      	mov	sl, r8
 8008966:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008968:	1b1a      	subs	r2, r3, r4
 800896a:	d004      	beq.n	8008976 <_dtoa_r+0x7a6>
 800896c:	4651      	mov	r1, sl
 800896e:	4628      	mov	r0, r5
 8008970:	f000 fc0e 	bl	8009190 <__pow5mult>
 8008974:	4682      	mov	sl, r0
 8008976:	2101      	movs	r1, #1
 8008978:	4628      	mov	r0, r5
 800897a:	f000 fb4b 	bl	8009014 <__i2b>
 800897e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008980:	4604      	mov	r4, r0
 8008982:	2b00      	cmp	r3, #0
 8008984:	f340 8082 	ble.w	8008a8c <_dtoa_r+0x8bc>
 8008988:	461a      	mov	r2, r3
 800898a:	4601      	mov	r1, r0
 800898c:	4628      	mov	r0, r5
 800898e:	f000 fbff 	bl	8009190 <__pow5mult>
 8008992:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008994:	4604      	mov	r4, r0
 8008996:	2b01      	cmp	r3, #1
 8008998:	dd7b      	ble.n	8008a92 <_dtoa_r+0x8c2>
 800899a:	f04f 0800 	mov.w	r8, #0
 800899e:	6923      	ldr	r3, [r4, #16]
 80089a0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80089a4:	6918      	ldr	r0, [r3, #16]
 80089a6:	f000 fae7 	bl	8008f78 <__hi0bits>
 80089aa:	f1c0 0020 	rsb	r0, r0, #32
 80089ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089b0:	4418      	add	r0, r3
 80089b2:	f010 001f 	ands.w	r0, r0, #31
 80089b6:	f000 8092 	beq.w	8008ade <_dtoa_r+0x90e>
 80089ba:	f1c0 0320 	rsb	r3, r0, #32
 80089be:	2b04      	cmp	r3, #4
 80089c0:	f340 8085 	ble.w	8008ace <_dtoa_r+0x8fe>
 80089c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089c6:	f1c0 001c 	rsb	r0, r0, #28
 80089ca:	4403      	add	r3, r0
 80089cc:	4481      	add	r9, r0
 80089ce:	4407      	add	r7, r0
 80089d0:	9309      	str	r3, [sp, #36]	; 0x24
 80089d2:	f1b9 0f00 	cmp.w	r9, #0
 80089d6:	dd05      	ble.n	80089e4 <_dtoa_r+0x814>
 80089d8:	4651      	mov	r1, sl
 80089da:	464a      	mov	r2, r9
 80089dc:	4628      	mov	r0, r5
 80089de:	f000 fc31 	bl	8009244 <__lshift>
 80089e2:	4682      	mov	sl, r0
 80089e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	dd05      	ble.n	80089f6 <_dtoa_r+0x826>
 80089ea:	4621      	mov	r1, r4
 80089ec:	461a      	mov	r2, r3
 80089ee:	4628      	mov	r0, r5
 80089f0:	f000 fc28 	bl	8009244 <__lshift>
 80089f4:	4604      	mov	r4, r0
 80089f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d072      	beq.n	8008ae2 <_dtoa_r+0x912>
 80089fc:	4621      	mov	r1, r4
 80089fe:	4650      	mov	r0, sl
 8008a00:	f000 fc8c 	bl	800931c <__mcmp>
 8008a04:	2800      	cmp	r0, #0
 8008a06:	da6c      	bge.n	8008ae2 <_dtoa_r+0x912>
 8008a08:	2300      	movs	r3, #0
 8008a0a:	4651      	mov	r1, sl
 8008a0c:	220a      	movs	r2, #10
 8008a0e:	4628      	mov	r0, r5
 8008a10:	f000 fa6c 	bl	8008eec <__multadd>
 8008a14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a16:	4682      	mov	sl, r0
 8008a18:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	f000 81ac 	beq.w	8008d7a <_dtoa_r+0xbaa>
 8008a22:	2300      	movs	r3, #0
 8008a24:	4631      	mov	r1, r6
 8008a26:	220a      	movs	r2, #10
 8008a28:	4628      	mov	r0, r5
 8008a2a:	f000 fa5f 	bl	8008eec <__multadd>
 8008a2e:	9b06      	ldr	r3, [sp, #24]
 8008a30:	4606      	mov	r6, r0
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	f300 8093 	bgt.w	8008b5e <_dtoa_r+0x98e>
 8008a38:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008a3a:	2b02      	cmp	r3, #2
 8008a3c:	dc59      	bgt.n	8008af2 <_dtoa_r+0x922>
 8008a3e:	e08e      	b.n	8008b5e <_dtoa_r+0x98e>
 8008a40:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008a42:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008a46:	e75d      	b.n	8008904 <_dtoa_r+0x734>
 8008a48:	9b08      	ldr	r3, [sp, #32]
 8008a4a:	1e5c      	subs	r4, r3, #1
 8008a4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a4e:	42a3      	cmp	r3, r4
 8008a50:	bfbf      	itttt	lt
 8008a52:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008a54:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8008a56:	1ae3      	sublt	r3, r4, r3
 8008a58:	18d2      	addlt	r2, r2, r3
 8008a5a:	bfa8      	it	ge
 8008a5c:	1b1c      	subge	r4, r3, r4
 8008a5e:	9b08      	ldr	r3, [sp, #32]
 8008a60:	bfbe      	ittt	lt
 8008a62:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008a64:	920e      	strlt	r2, [sp, #56]	; 0x38
 8008a66:	2400      	movlt	r4, #0
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	bfb5      	itete	lt
 8008a6c:	eba9 0703 	sublt.w	r7, r9, r3
 8008a70:	464f      	movge	r7, r9
 8008a72:	2300      	movlt	r3, #0
 8008a74:	9b08      	ldrge	r3, [sp, #32]
 8008a76:	e747      	b.n	8008908 <_dtoa_r+0x738>
 8008a78:	464f      	mov	r7, r9
 8008a7a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008a7c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008a7e:	e74c      	b.n	800891a <_dtoa_r+0x74a>
 8008a80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a82:	e773      	b.n	800896c <_dtoa_r+0x79c>
 8008a84:	3fe00000 	.word	0x3fe00000
 8008a88:	40240000 	.word	0x40240000
 8008a8c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008a8e:	2b01      	cmp	r3, #1
 8008a90:	dc18      	bgt.n	8008ac4 <_dtoa_r+0x8f4>
 8008a92:	9b04      	ldr	r3, [sp, #16]
 8008a94:	b9b3      	cbnz	r3, 8008ac4 <_dtoa_r+0x8f4>
 8008a96:	9b05      	ldr	r3, [sp, #20]
 8008a98:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a9c:	b993      	cbnz	r3, 8008ac4 <_dtoa_r+0x8f4>
 8008a9e:	9b05      	ldr	r3, [sp, #20]
 8008aa0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008aa4:	0d1b      	lsrs	r3, r3, #20
 8008aa6:	051b      	lsls	r3, r3, #20
 8008aa8:	b17b      	cbz	r3, 8008aca <_dtoa_r+0x8fa>
 8008aaa:	f04f 0801 	mov.w	r8, #1
 8008aae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ab0:	f109 0901 	add.w	r9, r9, #1
 8008ab4:	3301      	adds	r3, #1
 8008ab6:	9309      	str	r3, [sp, #36]	; 0x24
 8008ab8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	f47f af6f 	bne.w	800899e <_dtoa_r+0x7ce>
 8008ac0:	2001      	movs	r0, #1
 8008ac2:	e774      	b.n	80089ae <_dtoa_r+0x7de>
 8008ac4:	f04f 0800 	mov.w	r8, #0
 8008ac8:	e7f6      	b.n	8008ab8 <_dtoa_r+0x8e8>
 8008aca:	4698      	mov	r8, r3
 8008acc:	e7f4      	b.n	8008ab8 <_dtoa_r+0x8e8>
 8008ace:	d080      	beq.n	80089d2 <_dtoa_r+0x802>
 8008ad0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ad2:	331c      	adds	r3, #28
 8008ad4:	441a      	add	r2, r3
 8008ad6:	4499      	add	r9, r3
 8008ad8:	441f      	add	r7, r3
 8008ada:	9209      	str	r2, [sp, #36]	; 0x24
 8008adc:	e779      	b.n	80089d2 <_dtoa_r+0x802>
 8008ade:	4603      	mov	r3, r0
 8008ae0:	e7f6      	b.n	8008ad0 <_dtoa_r+0x900>
 8008ae2:	9b08      	ldr	r3, [sp, #32]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	dc34      	bgt.n	8008b52 <_dtoa_r+0x982>
 8008ae8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008aea:	2b02      	cmp	r3, #2
 8008aec:	dd31      	ble.n	8008b52 <_dtoa_r+0x982>
 8008aee:	9b08      	ldr	r3, [sp, #32]
 8008af0:	9306      	str	r3, [sp, #24]
 8008af2:	9b06      	ldr	r3, [sp, #24]
 8008af4:	b963      	cbnz	r3, 8008b10 <_dtoa_r+0x940>
 8008af6:	4621      	mov	r1, r4
 8008af8:	2205      	movs	r2, #5
 8008afa:	4628      	mov	r0, r5
 8008afc:	f000 f9f6 	bl	8008eec <__multadd>
 8008b00:	4601      	mov	r1, r0
 8008b02:	4604      	mov	r4, r0
 8008b04:	4650      	mov	r0, sl
 8008b06:	f000 fc09 	bl	800931c <__mcmp>
 8008b0a:	2800      	cmp	r0, #0
 8008b0c:	f73f adbf 	bgt.w	800868e <_dtoa_r+0x4be>
 8008b10:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008b12:	9f03      	ldr	r7, [sp, #12]
 8008b14:	ea6f 0b03 	mvn.w	fp, r3
 8008b18:	f04f 0800 	mov.w	r8, #0
 8008b1c:	4621      	mov	r1, r4
 8008b1e:	4628      	mov	r0, r5
 8008b20:	f000 f9c2 	bl	8008ea8 <_Bfree>
 8008b24:	2e00      	cmp	r6, #0
 8008b26:	f43f aead 	beq.w	8008884 <_dtoa_r+0x6b4>
 8008b2a:	f1b8 0f00 	cmp.w	r8, #0
 8008b2e:	d005      	beq.n	8008b3c <_dtoa_r+0x96c>
 8008b30:	45b0      	cmp	r8, r6
 8008b32:	d003      	beq.n	8008b3c <_dtoa_r+0x96c>
 8008b34:	4641      	mov	r1, r8
 8008b36:	4628      	mov	r0, r5
 8008b38:	f000 f9b6 	bl	8008ea8 <_Bfree>
 8008b3c:	4631      	mov	r1, r6
 8008b3e:	4628      	mov	r0, r5
 8008b40:	f000 f9b2 	bl	8008ea8 <_Bfree>
 8008b44:	e69e      	b.n	8008884 <_dtoa_r+0x6b4>
 8008b46:	2400      	movs	r4, #0
 8008b48:	4626      	mov	r6, r4
 8008b4a:	e7e1      	b.n	8008b10 <_dtoa_r+0x940>
 8008b4c:	46c3      	mov	fp, r8
 8008b4e:	4626      	mov	r6, r4
 8008b50:	e59d      	b.n	800868e <_dtoa_r+0x4be>
 8008b52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	f000 80c8 	beq.w	8008cea <_dtoa_r+0xb1a>
 8008b5a:	9b08      	ldr	r3, [sp, #32]
 8008b5c:	9306      	str	r3, [sp, #24]
 8008b5e:	2f00      	cmp	r7, #0
 8008b60:	dd05      	ble.n	8008b6e <_dtoa_r+0x99e>
 8008b62:	4631      	mov	r1, r6
 8008b64:	463a      	mov	r2, r7
 8008b66:	4628      	mov	r0, r5
 8008b68:	f000 fb6c 	bl	8009244 <__lshift>
 8008b6c:	4606      	mov	r6, r0
 8008b6e:	f1b8 0f00 	cmp.w	r8, #0
 8008b72:	d05b      	beq.n	8008c2c <_dtoa_r+0xa5c>
 8008b74:	4628      	mov	r0, r5
 8008b76:	6871      	ldr	r1, [r6, #4]
 8008b78:	f000 f956 	bl	8008e28 <_Balloc>
 8008b7c:	4607      	mov	r7, r0
 8008b7e:	b928      	cbnz	r0, 8008b8c <_dtoa_r+0x9bc>
 8008b80:	4602      	mov	r2, r0
 8008b82:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008b86:	4b81      	ldr	r3, [pc, #516]	; (8008d8c <_dtoa_r+0xbbc>)
 8008b88:	f7ff bb36 	b.w	80081f8 <_dtoa_r+0x28>
 8008b8c:	6932      	ldr	r2, [r6, #16]
 8008b8e:	f106 010c 	add.w	r1, r6, #12
 8008b92:	3202      	adds	r2, #2
 8008b94:	0092      	lsls	r2, r2, #2
 8008b96:	300c      	adds	r0, #12
 8008b98:	f7ff fa81 	bl	800809e <memcpy>
 8008b9c:	2201      	movs	r2, #1
 8008b9e:	4639      	mov	r1, r7
 8008ba0:	4628      	mov	r0, r5
 8008ba2:	f000 fb4f 	bl	8009244 <__lshift>
 8008ba6:	46b0      	mov	r8, r6
 8008ba8:	4606      	mov	r6, r0
 8008baa:	9b03      	ldr	r3, [sp, #12]
 8008bac:	9a03      	ldr	r2, [sp, #12]
 8008bae:	3301      	adds	r3, #1
 8008bb0:	9308      	str	r3, [sp, #32]
 8008bb2:	9b06      	ldr	r3, [sp, #24]
 8008bb4:	4413      	add	r3, r2
 8008bb6:	930b      	str	r3, [sp, #44]	; 0x2c
 8008bb8:	9b04      	ldr	r3, [sp, #16]
 8008bba:	f003 0301 	and.w	r3, r3, #1
 8008bbe:	930a      	str	r3, [sp, #40]	; 0x28
 8008bc0:	9b08      	ldr	r3, [sp, #32]
 8008bc2:	4621      	mov	r1, r4
 8008bc4:	3b01      	subs	r3, #1
 8008bc6:	4650      	mov	r0, sl
 8008bc8:	9304      	str	r3, [sp, #16]
 8008bca:	f7ff fa76 	bl	80080ba <quorem>
 8008bce:	4641      	mov	r1, r8
 8008bd0:	9006      	str	r0, [sp, #24]
 8008bd2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008bd6:	4650      	mov	r0, sl
 8008bd8:	f000 fba0 	bl	800931c <__mcmp>
 8008bdc:	4632      	mov	r2, r6
 8008bde:	9009      	str	r0, [sp, #36]	; 0x24
 8008be0:	4621      	mov	r1, r4
 8008be2:	4628      	mov	r0, r5
 8008be4:	f000 fbb6 	bl	8009354 <__mdiff>
 8008be8:	68c2      	ldr	r2, [r0, #12]
 8008bea:	4607      	mov	r7, r0
 8008bec:	bb02      	cbnz	r2, 8008c30 <_dtoa_r+0xa60>
 8008bee:	4601      	mov	r1, r0
 8008bf0:	4650      	mov	r0, sl
 8008bf2:	f000 fb93 	bl	800931c <__mcmp>
 8008bf6:	4602      	mov	r2, r0
 8008bf8:	4639      	mov	r1, r7
 8008bfa:	4628      	mov	r0, r5
 8008bfc:	920c      	str	r2, [sp, #48]	; 0x30
 8008bfe:	f000 f953 	bl	8008ea8 <_Bfree>
 8008c02:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008c04:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c06:	9f08      	ldr	r7, [sp, #32]
 8008c08:	ea43 0102 	orr.w	r1, r3, r2
 8008c0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c0e:	4319      	orrs	r1, r3
 8008c10:	d110      	bne.n	8008c34 <_dtoa_r+0xa64>
 8008c12:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008c16:	d029      	beq.n	8008c6c <_dtoa_r+0xa9c>
 8008c18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	dd02      	ble.n	8008c24 <_dtoa_r+0xa54>
 8008c1e:	9b06      	ldr	r3, [sp, #24]
 8008c20:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8008c24:	9b04      	ldr	r3, [sp, #16]
 8008c26:	f883 9000 	strb.w	r9, [r3]
 8008c2a:	e777      	b.n	8008b1c <_dtoa_r+0x94c>
 8008c2c:	4630      	mov	r0, r6
 8008c2e:	e7ba      	b.n	8008ba6 <_dtoa_r+0x9d6>
 8008c30:	2201      	movs	r2, #1
 8008c32:	e7e1      	b.n	8008bf8 <_dtoa_r+0xa28>
 8008c34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	db04      	blt.n	8008c44 <_dtoa_r+0xa74>
 8008c3a:	9922      	ldr	r1, [sp, #136]	; 0x88
 8008c3c:	430b      	orrs	r3, r1
 8008c3e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008c40:	430b      	orrs	r3, r1
 8008c42:	d120      	bne.n	8008c86 <_dtoa_r+0xab6>
 8008c44:	2a00      	cmp	r2, #0
 8008c46:	dded      	ble.n	8008c24 <_dtoa_r+0xa54>
 8008c48:	4651      	mov	r1, sl
 8008c4a:	2201      	movs	r2, #1
 8008c4c:	4628      	mov	r0, r5
 8008c4e:	f000 faf9 	bl	8009244 <__lshift>
 8008c52:	4621      	mov	r1, r4
 8008c54:	4682      	mov	sl, r0
 8008c56:	f000 fb61 	bl	800931c <__mcmp>
 8008c5a:	2800      	cmp	r0, #0
 8008c5c:	dc03      	bgt.n	8008c66 <_dtoa_r+0xa96>
 8008c5e:	d1e1      	bne.n	8008c24 <_dtoa_r+0xa54>
 8008c60:	f019 0f01 	tst.w	r9, #1
 8008c64:	d0de      	beq.n	8008c24 <_dtoa_r+0xa54>
 8008c66:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008c6a:	d1d8      	bne.n	8008c1e <_dtoa_r+0xa4e>
 8008c6c:	2339      	movs	r3, #57	; 0x39
 8008c6e:	9a04      	ldr	r2, [sp, #16]
 8008c70:	7013      	strb	r3, [r2, #0]
 8008c72:	463b      	mov	r3, r7
 8008c74:	461f      	mov	r7, r3
 8008c76:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8008c7a:	3b01      	subs	r3, #1
 8008c7c:	2a39      	cmp	r2, #57	; 0x39
 8008c7e:	d06b      	beq.n	8008d58 <_dtoa_r+0xb88>
 8008c80:	3201      	adds	r2, #1
 8008c82:	701a      	strb	r2, [r3, #0]
 8008c84:	e74a      	b.n	8008b1c <_dtoa_r+0x94c>
 8008c86:	2a00      	cmp	r2, #0
 8008c88:	dd07      	ble.n	8008c9a <_dtoa_r+0xaca>
 8008c8a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008c8e:	d0ed      	beq.n	8008c6c <_dtoa_r+0xa9c>
 8008c90:	9a04      	ldr	r2, [sp, #16]
 8008c92:	f109 0301 	add.w	r3, r9, #1
 8008c96:	7013      	strb	r3, [r2, #0]
 8008c98:	e740      	b.n	8008b1c <_dtoa_r+0x94c>
 8008c9a:	9b08      	ldr	r3, [sp, #32]
 8008c9c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008c9e:	f803 9c01 	strb.w	r9, [r3, #-1]
 8008ca2:	4293      	cmp	r3, r2
 8008ca4:	d042      	beq.n	8008d2c <_dtoa_r+0xb5c>
 8008ca6:	4651      	mov	r1, sl
 8008ca8:	2300      	movs	r3, #0
 8008caa:	220a      	movs	r2, #10
 8008cac:	4628      	mov	r0, r5
 8008cae:	f000 f91d 	bl	8008eec <__multadd>
 8008cb2:	45b0      	cmp	r8, r6
 8008cb4:	4682      	mov	sl, r0
 8008cb6:	f04f 0300 	mov.w	r3, #0
 8008cba:	f04f 020a 	mov.w	r2, #10
 8008cbe:	4641      	mov	r1, r8
 8008cc0:	4628      	mov	r0, r5
 8008cc2:	d107      	bne.n	8008cd4 <_dtoa_r+0xb04>
 8008cc4:	f000 f912 	bl	8008eec <__multadd>
 8008cc8:	4680      	mov	r8, r0
 8008cca:	4606      	mov	r6, r0
 8008ccc:	9b08      	ldr	r3, [sp, #32]
 8008cce:	3301      	adds	r3, #1
 8008cd0:	9308      	str	r3, [sp, #32]
 8008cd2:	e775      	b.n	8008bc0 <_dtoa_r+0x9f0>
 8008cd4:	f000 f90a 	bl	8008eec <__multadd>
 8008cd8:	4631      	mov	r1, r6
 8008cda:	4680      	mov	r8, r0
 8008cdc:	2300      	movs	r3, #0
 8008cde:	220a      	movs	r2, #10
 8008ce0:	4628      	mov	r0, r5
 8008ce2:	f000 f903 	bl	8008eec <__multadd>
 8008ce6:	4606      	mov	r6, r0
 8008ce8:	e7f0      	b.n	8008ccc <_dtoa_r+0xafc>
 8008cea:	9b08      	ldr	r3, [sp, #32]
 8008cec:	9306      	str	r3, [sp, #24]
 8008cee:	9f03      	ldr	r7, [sp, #12]
 8008cf0:	4621      	mov	r1, r4
 8008cf2:	4650      	mov	r0, sl
 8008cf4:	f7ff f9e1 	bl	80080ba <quorem>
 8008cf8:	9b03      	ldr	r3, [sp, #12]
 8008cfa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008cfe:	f807 9b01 	strb.w	r9, [r7], #1
 8008d02:	1afa      	subs	r2, r7, r3
 8008d04:	9b06      	ldr	r3, [sp, #24]
 8008d06:	4293      	cmp	r3, r2
 8008d08:	dd07      	ble.n	8008d1a <_dtoa_r+0xb4a>
 8008d0a:	4651      	mov	r1, sl
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	220a      	movs	r2, #10
 8008d10:	4628      	mov	r0, r5
 8008d12:	f000 f8eb 	bl	8008eec <__multadd>
 8008d16:	4682      	mov	sl, r0
 8008d18:	e7ea      	b.n	8008cf0 <_dtoa_r+0xb20>
 8008d1a:	9b06      	ldr	r3, [sp, #24]
 8008d1c:	f04f 0800 	mov.w	r8, #0
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	bfcc      	ite	gt
 8008d24:	461f      	movgt	r7, r3
 8008d26:	2701      	movle	r7, #1
 8008d28:	9b03      	ldr	r3, [sp, #12]
 8008d2a:	441f      	add	r7, r3
 8008d2c:	4651      	mov	r1, sl
 8008d2e:	2201      	movs	r2, #1
 8008d30:	4628      	mov	r0, r5
 8008d32:	f000 fa87 	bl	8009244 <__lshift>
 8008d36:	4621      	mov	r1, r4
 8008d38:	4682      	mov	sl, r0
 8008d3a:	f000 faef 	bl	800931c <__mcmp>
 8008d3e:	2800      	cmp	r0, #0
 8008d40:	dc97      	bgt.n	8008c72 <_dtoa_r+0xaa2>
 8008d42:	d102      	bne.n	8008d4a <_dtoa_r+0xb7a>
 8008d44:	f019 0f01 	tst.w	r9, #1
 8008d48:	d193      	bne.n	8008c72 <_dtoa_r+0xaa2>
 8008d4a:	463b      	mov	r3, r7
 8008d4c:	461f      	mov	r7, r3
 8008d4e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d52:	2a30      	cmp	r2, #48	; 0x30
 8008d54:	d0fa      	beq.n	8008d4c <_dtoa_r+0xb7c>
 8008d56:	e6e1      	b.n	8008b1c <_dtoa_r+0x94c>
 8008d58:	9a03      	ldr	r2, [sp, #12]
 8008d5a:	429a      	cmp	r2, r3
 8008d5c:	d18a      	bne.n	8008c74 <_dtoa_r+0xaa4>
 8008d5e:	2331      	movs	r3, #49	; 0x31
 8008d60:	f10b 0b01 	add.w	fp, fp, #1
 8008d64:	e797      	b.n	8008c96 <_dtoa_r+0xac6>
 8008d66:	4b0a      	ldr	r3, [pc, #40]	; (8008d90 <_dtoa_r+0xbc0>)
 8008d68:	f7ff ba9f 	b.w	80082aa <_dtoa_r+0xda>
 8008d6c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	f47f aa77 	bne.w	8008262 <_dtoa_r+0x92>
 8008d74:	4b07      	ldr	r3, [pc, #28]	; (8008d94 <_dtoa_r+0xbc4>)
 8008d76:	f7ff ba98 	b.w	80082aa <_dtoa_r+0xda>
 8008d7a:	9b06      	ldr	r3, [sp, #24]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	dcb6      	bgt.n	8008cee <_dtoa_r+0xb1e>
 8008d80:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008d82:	2b02      	cmp	r3, #2
 8008d84:	f73f aeb5 	bgt.w	8008af2 <_dtoa_r+0x922>
 8008d88:	e7b1      	b.n	8008cee <_dtoa_r+0xb1e>
 8008d8a:	bf00      	nop
 8008d8c:	0800ae03 	.word	0x0800ae03
 8008d90:	0800ad63 	.word	0x0800ad63
 8008d94:	0800ad87 	.word	0x0800ad87

08008d98 <_free_r>:
 8008d98:	b538      	push	{r3, r4, r5, lr}
 8008d9a:	4605      	mov	r5, r0
 8008d9c:	2900      	cmp	r1, #0
 8008d9e:	d040      	beq.n	8008e22 <_free_r+0x8a>
 8008da0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008da4:	1f0c      	subs	r4, r1, #4
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	bfb8      	it	lt
 8008daa:	18e4      	addlt	r4, r4, r3
 8008dac:	f7fe fa5e 	bl	800726c <__malloc_lock>
 8008db0:	4a1c      	ldr	r2, [pc, #112]	; (8008e24 <_free_r+0x8c>)
 8008db2:	6813      	ldr	r3, [r2, #0]
 8008db4:	b933      	cbnz	r3, 8008dc4 <_free_r+0x2c>
 8008db6:	6063      	str	r3, [r4, #4]
 8008db8:	6014      	str	r4, [r2, #0]
 8008dba:	4628      	mov	r0, r5
 8008dbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008dc0:	f7fe ba5a 	b.w	8007278 <__malloc_unlock>
 8008dc4:	42a3      	cmp	r3, r4
 8008dc6:	d908      	bls.n	8008dda <_free_r+0x42>
 8008dc8:	6820      	ldr	r0, [r4, #0]
 8008dca:	1821      	adds	r1, r4, r0
 8008dcc:	428b      	cmp	r3, r1
 8008dce:	bf01      	itttt	eq
 8008dd0:	6819      	ldreq	r1, [r3, #0]
 8008dd2:	685b      	ldreq	r3, [r3, #4]
 8008dd4:	1809      	addeq	r1, r1, r0
 8008dd6:	6021      	streq	r1, [r4, #0]
 8008dd8:	e7ed      	b.n	8008db6 <_free_r+0x1e>
 8008dda:	461a      	mov	r2, r3
 8008ddc:	685b      	ldr	r3, [r3, #4]
 8008dde:	b10b      	cbz	r3, 8008de4 <_free_r+0x4c>
 8008de0:	42a3      	cmp	r3, r4
 8008de2:	d9fa      	bls.n	8008dda <_free_r+0x42>
 8008de4:	6811      	ldr	r1, [r2, #0]
 8008de6:	1850      	adds	r0, r2, r1
 8008de8:	42a0      	cmp	r0, r4
 8008dea:	d10b      	bne.n	8008e04 <_free_r+0x6c>
 8008dec:	6820      	ldr	r0, [r4, #0]
 8008dee:	4401      	add	r1, r0
 8008df0:	1850      	adds	r0, r2, r1
 8008df2:	4283      	cmp	r3, r0
 8008df4:	6011      	str	r1, [r2, #0]
 8008df6:	d1e0      	bne.n	8008dba <_free_r+0x22>
 8008df8:	6818      	ldr	r0, [r3, #0]
 8008dfa:	685b      	ldr	r3, [r3, #4]
 8008dfc:	4408      	add	r0, r1
 8008dfe:	6010      	str	r0, [r2, #0]
 8008e00:	6053      	str	r3, [r2, #4]
 8008e02:	e7da      	b.n	8008dba <_free_r+0x22>
 8008e04:	d902      	bls.n	8008e0c <_free_r+0x74>
 8008e06:	230c      	movs	r3, #12
 8008e08:	602b      	str	r3, [r5, #0]
 8008e0a:	e7d6      	b.n	8008dba <_free_r+0x22>
 8008e0c:	6820      	ldr	r0, [r4, #0]
 8008e0e:	1821      	adds	r1, r4, r0
 8008e10:	428b      	cmp	r3, r1
 8008e12:	bf01      	itttt	eq
 8008e14:	6819      	ldreq	r1, [r3, #0]
 8008e16:	685b      	ldreq	r3, [r3, #4]
 8008e18:	1809      	addeq	r1, r1, r0
 8008e1a:	6021      	streq	r1, [r4, #0]
 8008e1c:	6063      	str	r3, [r4, #4]
 8008e1e:	6054      	str	r4, [r2, #4]
 8008e20:	e7cb      	b.n	8008dba <_free_r+0x22>
 8008e22:	bd38      	pop	{r3, r4, r5, pc}
 8008e24:	2000052c 	.word	0x2000052c

08008e28 <_Balloc>:
 8008e28:	b570      	push	{r4, r5, r6, lr}
 8008e2a:	69c6      	ldr	r6, [r0, #28]
 8008e2c:	4604      	mov	r4, r0
 8008e2e:	460d      	mov	r5, r1
 8008e30:	b976      	cbnz	r6, 8008e50 <_Balloc+0x28>
 8008e32:	2010      	movs	r0, #16
 8008e34:	f7fe f96a 	bl	800710c <malloc>
 8008e38:	4602      	mov	r2, r0
 8008e3a:	61e0      	str	r0, [r4, #28]
 8008e3c:	b920      	cbnz	r0, 8008e48 <_Balloc+0x20>
 8008e3e:	216b      	movs	r1, #107	; 0x6b
 8008e40:	4b17      	ldr	r3, [pc, #92]	; (8008ea0 <_Balloc+0x78>)
 8008e42:	4818      	ldr	r0, [pc, #96]	; (8008ea4 <_Balloc+0x7c>)
 8008e44:	f000 fd8c 	bl	8009960 <__assert_func>
 8008e48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008e4c:	6006      	str	r6, [r0, #0]
 8008e4e:	60c6      	str	r6, [r0, #12]
 8008e50:	69e6      	ldr	r6, [r4, #28]
 8008e52:	68f3      	ldr	r3, [r6, #12]
 8008e54:	b183      	cbz	r3, 8008e78 <_Balloc+0x50>
 8008e56:	69e3      	ldr	r3, [r4, #28]
 8008e58:	68db      	ldr	r3, [r3, #12]
 8008e5a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008e5e:	b9b8      	cbnz	r0, 8008e90 <_Balloc+0x68>
 8008e60:	2101      	movs	r1, #1
 8008e62:	fa01 f605 	lsl.w	r6, r1, r5
 8008e66:	1d72      	adds	r2, r6, #5
 8008e68:	4620      	mov	r0, r4
 8008e6a:	0092      	lsls	r2, r2, #2
 8008e6c:	f7fe f93a 	bl	80070e4 <_calloc_r>
 8008e70:	b160      	cbz	r0, 8008e8c <_Balloc+0x64>
 8008e72:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008e76:	e00e      	b.n	8008e96 <_Balloc+0x6e>
 8008e78:	2221      	movs	r2, #33	; 0x21
 8008e7a:	2104      	movs	r1, #4
 8008e7c:	4620      	mov	r0, r4
 8008e7e:	f7fe f931 	bl	80070e4 <_calloc_r>
 8008e82:	69e3      	ldr	r3, [r4, #28]
 8008e84:	60f0      	str	r0, [r6, #12]
 8008e86:	68db      	ldr	r3, [r3, #12]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d1e4      	bne.n	8008e56 <_Balloc+0x2e>
 8008e8c:	2000      	movs	r0, #0
 8008e8e:	bd70      	pop	{r4, r5, r6, pc}
 8008e90:	6802      	ldr	r2, [r0, #0]
 8008e92:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008e96:	2300      	movs	r3, #0
 8008e98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008e9c:	e7f7      	b.n	8008e8e <_Balloc+0x66>
 8008e9e:	bf00      	nop
 8008ea0:	0800ad94 	.word	0x0800ad94
 8008ea4:	0800ae14 	.word	0x0800ae14

08008ea8 <_Bfree>:
 8008ea8:	b570      	push	{r4, r5, r6, lr}
 8008eaa:	69c6      	ldr	r6, [r0, #28]
 8008eac:	4605      	mov	r5, r0
 8008eae:	460c      	mov	r4, r1
 8008eb0:	b976      	cbnz	r6, 8008ed0 <_Bfree+0x28>
 8008eb2:	2010      	movs	r0, #16
 8008eb4:	f7fe f92a 	bl	800710c <malloc>
 8008eb8:	4602      	mov	r2, r0
 8008eba:	61e8      	str	r0, [r5, #28]
 8008ebc:	b920      	cbnz	r0, 8008ec8 <_Bfree+0x20>
 8008ebe:	218f      	movs	r1, #143	; 0x8f
 8008ec0:	4b08      	ldr	r3, [pc, #32]	; (8008ee4 <_Bfree+0x3c>)
 8008ec2:	4809      	ldr	r0, [pc, #36]	; (8008ee8 <_Bfree+0x40>)
 8008ec4:	f000 fd4c 	bl	8009960 <__assert_func>
 8008ec8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ecc:	6006      	str	r6, [r0, #0]
 8008ece:	60c6      	str	r6, [r0, #12]
 8008ed0:	b13c      	cbz	r4, 8008ee2 <_Bfree+0x3a>
 8008ed2:	69eb      	ldr	r3, [r5, #28]
 8008ed4:	6862      	ldr	r2, [r4, #4]
 8008ed6:	68db      	ldr	r3, [r3, #12]
 8008ed8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008edc:	6021      	str	r1, [r4, #0]
 8008ede:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008ee2:	bd70      	pop	{r4, r5, r6, pc}
 8008ee4:	0800ad94 	.word	0x0800ad94
 8008ee8:	0800ae14 	.word	0x0800ae14

08008eec <__multadd>:
 8008eec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ef0:	4607      	mov	r7, r0
 8008ef2:	460c      	mov	r4, r1
 8008ef4:	461e      	mov	r6, r3
 8008ef6:	2000      	movs	r0, #0
 8008ef8:	690d      	ldr	r5, [r1, #16]
 8008efa:	f101 0c14 	add.w	ip, r1, #20
 8008efe:	f8dc 3000 	ldr.w	r3, [ip]
 8008f02:	3001      	adds	r0, #1
 8008f04:	b299      	uxth	r1, r3
 8008f06:	fb02 6101 	mla	r1, r2, r1, r6
 8008f0a:	0c1e      	lsrs	r6, r3, #16
 8008f0c:	0c0b      	lsrs	r3, r1, #16
 8008f0e:	fb02 3306 	mla	r3, r2, r6, r3
 8008f12:	b289      	uxth	r1, r1
 8008f14:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008f18:	4285      	cmp	r5, r0
 8008f1a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008f1e:	f84c 1b04 	str.w	r1, [ip], #4
 8008f22:	dcec      	bgt.n	8008efe <__multadd+0x12>
 8008f24:	b30e      	cbz	r6, 8008f6a <__multadd+0x7e>
 8008f26:	68a3      	ldr	r3, [r4, #8]
 8008f28:	42ab      	cmp	r3, r5
 8008f2a:	dc19      	bgt.n	8008f60 <__multadd+0x74>
 8008f2c:	6861      	ldr	r1, [r4, #4]
 8008f2e:	4638      	mov	r0, r7
 8008f30:	3101      	adds	r1, #1
 8008f32:	f7ff ff79 	bl	8008e28 <_Balloc>
 8008f36:	4680      	mov	r8, r0
 8008f38:	b928      	cbnz	r0, 8008f46 <__multadd+0x5a>
 8008f3a:	4602      	mov	r2, r0
 8008f3c:	21ba      	movs	r1, #186	; 0xba
 8008f3e:	4b0c      	ldr	r3, [pc, #48]	; (8008f70 <__multadd+0x84>)
 8008f40:	480c      	ldr	r0, [pc, #48]	; (8008f74 <__multadd+0x88>)
 8008f42:	f000 fd0d 	bl	8009960 <__assert_func>
 8008f46:	6922      	ldr	r2, [r4, #16]
 8008f48:	f104 010c 	add.w	r1, r4, #12
 8008f4c:	3202      	adds	r2, #2
 8008f4e:	0092      	lsls	r2, r2, #2
 8008f50:	300c      	adds	r0, #12
 8008f52:	f7ff f8a4 	bl	800809e <memcpy>
 8008f56:	4621      	mov	r1, r4
 8008f58:	4638      	mov	r0, r7
 8008f5a:	f7ff ffa5 	bl	8008ea8 <_Bfree>
 8008f5e:	4644      	mov	r4, r8
 8008f60:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008f64:	3501      	adds	r5, #1
 8008f66:	615e      	str	r6, [r3, #20]
 8008f68:	6125      	str	r5, [r4, #16]
 8008f6a:	4620      	mov	r0, r4
 8008f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f70:	0800ae03 	.word	0x0800ae03
 8008f74:	0800ae14 	.word	0x0800ae14

08008f78 <__hi0bits>:
 8008f78:	0c02      	lsrs	r2, r0, #16
 8008f7a:	0412      	lsls	r2, r2, #16
 8008f7c:	4603      	mov	r3, r0
 8008f7e:	b9ca      	cbnz	r2, 8008fb4 <__hi0bits+0x3c>
 8008f80:	0403      	lsls	r3, r0, #16
 8008f82:	2010      	movs	r0, #16
 8008f84:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008f88:	bf04      	itt	eq
 8008f8a:	021b      	lsleq	r3, r3, #8
 8008f8c:	3008      	addeq	r0, #8
 8008f8e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008f92:	bf04      	itt	eq
 8008f94:	011b      	lsleq	r3, r3, #4
 8008f96:	3004      	addeq	r0, #4
 8008f98:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008f9c:	bf04      	itt	eq
 8008f9e:	009b      	lsleq	r3, r3, #2
 8008fa0:	3002      	addeq	r0, #2
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	db05      	blt.n	8008fb2 <__hi0bits+0x3a>
 8008fa6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8008faa:	f100 0001 	add.w	r0, r0, #1
 8008fae:	bf08      	it	eq
 8008fb0:	2020      	moveq	r0, #32
 8008fb2:	4770      	bx	lr
 8008fb4:	2000      	movs	r0, #0
 8008fb6:	e7e5      	b.n	8008f84 <__hi0bits+0xc>

08008fb8 <__lo0bits>:
 8008fb8:	6803      	ldr	r3, [r0, #0]
 8008fba:	4602      	mov	r2, r0
 8008fbc:	f013 0007 	ands.w	r0, r3, #7
 8008fc0:	d00b      	beq.n	8008fda <__lo0bits+0x22>
 8008fc2:	07d9      	lsls	r1, r3, #31
 8008fc4:	d421      	bmi.n	800900a <__lo0bits+0x52>
 8008fc6:	0798      	lsls	r0, r3, #30
 8008fc8:	bf49      	itett	mi
 8008fca:	085b      	lsrmi	r3, r3, #1
 8008fcc:	089b      	lsrpl	r3, r3, #2
 8008fce:	2001      	movmi	r0, #1
 8008fd0:	6013      	strmi	r3, [r2, #0]
 8008fd2:	bf5c      	itt	pl
 8008fd4:	2002      	movpl	r0, #2
 8008fd6:	6013      	strpl	r3, [r2, #0]
 8008fd8:	4770      	bx	lr
 8008fda:	b299      	uxth	r1, r3
 8008fdc:	b909      	cbnz	r1, 8008fe2 <__lo0bits+0x2a>
 8008fde:	2010      	movs	r0, #16
 8008fe0:	0c1b      	lsrs	r3, r3, #16
 8008fe2:	b2d9      	uxtb	r1, r3
 8008fe4:	b909      	cbnz	r1, 8008fea <__lo0bits+0x32>
 8008fe6:	3008      	adds	r0, #8
 8008fe8:	0a1b      	lsrs	r3, r3, #8
 8008fea:	0719      	lsls	r1, r3, #28
 8008fec:	bf04      	itt	eq
 8008fee:	091b      	lsreq	r3, r3, #4
 8008ff0:	3004      	addeq	r0, #4
 8008ff2:	0799      	lsls	r1, r3, #30
 8008ff4:	bf04      	itt	eq
 8008ff6:	089b      	lsreq	r3, r3, #2
 8008ff8:	3002      	addeq	r0, #2
 8008ffa:	07d9      	lsls	r1, r3, #31
 8008ffc:	d403      	bmi.n	8009006 <__lo0bits+0x4e>
 8008ffe:	085b      	lsrs	r3, r3, #1
 8009000:	f100 0001 	add.w	r0, r0, #1
 8009004:	d003      	beq.n	800900e <__lo0bits+0x56>
 8009006:	6013      	str	r3, [r2, #0]
 8009008:	4770      	bx	lr
 800900a:	2000      	movs	r0, #0
 800900c:	4770      	bx	lr
 800900e:	2020      	movs	r0, #32
 8009010:	4770      	bx	lr
	...

08009014 <__i2b>:
 8009014:	b510      	push	{r4, lr}
 8009016:	460c      	mov	r4, r1
 8009018:	2101      	movs	r1, #1
 800901a:	f7ff ff05 	bl	8008e28 <_Balloc>
 800901e:	4602      	mov	r2, r0
 8009020:	b928      	cbnz	r0, 800902e <__i2b+0x1a>
 8009022:	f240 1145 	movw	r1, #325	; 0x145
 8009026:	4b04      	ldr	r3, [pc, #16]	; (8009038 <__i2b+0x24>)
 8009028:	4804      	ldr	r0, [pc, #16]	; (800903c <__i2b+0x28>)
 800902a:	f000 fc99 	bl	8009960 <__assert_func>
 800902e:	2301      	movs	r3, #1
 8009030:	6144      	str	r4, [r0, #20]
 8009032:	6103      	str	r3, [r0, #16]
 8009034:	bd10      	pop	{r4, pc}
 8009036:	bf00      	nop
 8009038:	0800ae03 	.word	0x0800ae03
 800903c:	0800ae14 	.word	0x0800ae14

08009040 <__multiply>:
 8009040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009044:	4691      	mov	r9, r2
 8009046:	690a      	ldr	r2, [r1, #16]
 8009048:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800904c:	460c      	mov	r4, r1
 800904e:	429a      	cmp	r2, r3
 8009050:	bfbe      	ittt	lt
 8009052:	460b      	movlt	r3, r1
 8009054:	464c      	movlt	r4, r9
 8009056:	4699      	movlt	r9, r3
 8009058:	6927      	ldr	r7, [r4, #16]
 800905a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800905e:	68a3      	ldr	r3, [r4, #8]
 8009060:	6861      	ldr	r1, [r4, #4]
 8009062:	eb07 060a 	add.w	r6, r7, sl
 8009066:	42b3      	cmp	r3, r6
 8009068:	b085      	sub	sp, #20
 800906a:	bfb8      	it	lt
 800906c:	3101      	addlt	r1, #1
 800906e:	f7ff fedb 	bl	8008e28 <_Balloc>
 8009072:	b930      	cbnz	r0, 8009082 <__multiply+0x42>
 8009074:	4602      	mov	r2, r0
 8009076:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800907a:	4b43      	ldr	r3, [pc, #268]	; (8009188 <__multiply+0x148>)
 800907c:	4843      	ldr	r0, [pc, #268]	; (800918c <__multiply+0x14c>)
 800907e:	f000 fc6f 	bl	8009960 <__assert_func>
 8009082:	f100 0514 	add.w	r5, r0, #20
 8009086:	462b      	mov	r3, r5
 8009088:	2200      	movs	r2, #0
 800908a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800908e:	4543      	cmp	r3, r8
 8009090:	d321      	bcc.n	80090d6 <__multiply+0x96>
 8009092:	f104 0314 	add.w	r3, r4, #20
 8009096:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800909a:	f109 0314 	add.w	r3, r9, #20
 800909e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80090a2:	9202      	str	r2, [sp, #8]
 80090a4:	1b3a      	subs	r2, r7, r4
 80090a6:	3a15      	subs	r2, #21
 80090a8:	f022 0203 	bic.w	r2, r2, #3
 80090ac:	3204      	adds	r2, #4
 80090ae:	f104 0115 	add.w	r1, r4, #21
 80090b2:	428f      	cmp	r7, r1
 80090b4:	bf38      	it	cc
 80090b6:	2204      	movcc	r2, #4
 80090b8:	9201      	str	r2, [sp, #4]
 80090ba:	9a02      	ldr	r2, [sp, #8]
 80090bc:	9303      	str	r3, [sp, #12]
 80090be:	429a      	cmp	r2, r3
 80090c0:	d80c      	bhi.n	80090dc <__multiply+0x9c>
 80090c2:	2e00      	cmp	r6, #0
 80090c4:	dd03      	ble.n	80090ce <__multiply+0x8e>
 80090c6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d05a      	beq.n	8009184 <__multiply+0x144>
 80090ce:	6106      	str	r6, [r0, #16]
 80090d0:	b005      	add	sp, #20
 80090d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090d6:	f843 2b04 	str.w	r2, [r3], #4
 80090da:	e7d8      	b.n	800908e <__multiply+0x4e>
 80090dc:	f8b3 a000 	ldrh.w	sl, [r3]
 80090e0:	f1ba 0f00 	cmp.w	sl, #0
 80090e4:	d023      	beq.n	800912e <__multiply+0xee>
 80090e6:	46a9      	mov	r9, r5
 80090e8:	f04f 0c00 	mov.w	ip, #0
 80090ec:	f104 0e14 	add.w	lr, r4, #20
 80090f0:	f85e 2b04 	ldr.w	r2, [lr], #4
 80090f4:	f8d9 1000 	ldr.w	r1, [r9]
 80090f8:	fa1f fb82 	uxth.w	fp, r2
 80090fc:	b289      	uxth	r1, r1
 80090fe:	fb0a 110b 	mla	r1, sl, fp, r1
 8009102:	4461      	add	r1, ip
 8009104:	f8d9 c000 	ldr.w	ip, [r9]
 8009108:	0c12      	lsrs	r2, r2, #16
 800910a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800910e:	fb0a c202 	mla	r2, sl, r2, ip
 8009112:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009116:	b289      	uxth	r1, r1
 8009118:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800911c:	4577      	cmp	r7, lr
 800911e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009122:	f849 1b04 	str.w	r1, [r9], #4
 8009126:	d8e3      	bhi.n	80090f0 <__multiply+0xb0>
 8009128:	9a01      	ldr	r2, [sp, #4]
 800912a:	f845 c002 	str.w	ip, [r5, r2]
 800912e:	9a03      	ldr	r2, [sp, #12]
 8009130:	3304      	adds	r3, #4
 8009132:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009136:	f1b9 0f00 	cmp.w	r9, #0
 800913a:	d021      	beq.n	8009180 <__multiply+0x140>
 800913c:	46ae      	mov	lr, r5
 800913e:	f04f 0a00 	mov.w	sl, #0
 8009142:	6829      	ldr	r1, [r5, #0]
 8009144:	f104 0c14 	add.w	ip, r4, #20
 8009148:	f8bc b000 	ldrh.w	fp, [ip]
 800914c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009150:	b289      	uxth	r1, r1
 8009152:	fb09 220b 	mla	r2, r9, fp, r2
 8009156:	4452      	add	r2, sl
 8009158:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800915c:	f84e 1b04 	str.w	r1, [lr], #4
 8009160:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009164:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009168:	f8be 1000 	ldrh.w	r1, [lr]
 800916c:	4567      	cmp	r7, ip
 800916e:	fb09 110a 	mla	r1, r9, sl, r1
 8009172:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8009176:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800917a:	d8e5      	bhi.n	8009148 <__multiply+0x108>
 800917c:	9a01      	ldr	r2, [sp, #4]
 800917e:	50a9      	str	r1, [r5, r2]
 8009180:	3504      	adds	r5, #4
 8009182:	e79a      	b.n	80090ba <__multiply+0x7a>
 8009184:	3e01      	subs	r6, #1
 8009186:	e79c      	b.n	80090c2 <__multiply+0x82>
 8009188:	0800ae03 	.word	0x0800ae03
 800918c:	0800ae14 	.word	0x0800ae14

08009190 <__pow5mult>:
 8009190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009194:	4615      	mov	r5, r2
 8009196:	f012 0203 	ands.w	r2, r2, #3
 800919a:	4606      	mov	r6, r0
 800919c:	460f      	mov	r7, r1
 800919e:	d007      	beq.n	80091b0 <__pow5mult+0x20>
 80091a0:	4c25      	ldr	r4, [pc, #148]	; (8009238 <__pow5mult+0xa8>)
 80091a2:	3a01      	subs	r2, #1
 80091a4:	2300      	movs	r3, #0
 80091a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80091aa:	f7ff fe9f 	bl	8008eec <__multadd>
 80091ae:	4607      	mov	r7, r0
 80091b0:	10ad      	asrs	r5, r5, #2
 80091b2:	d03d      	beq.n	8009230 <__pow5mult+0xa0>
 80091b4:	69f4      	ldr	r4, [r6, #28]
 80091b6:	b97c      	cbnz	r4, 80091d8 <__pow5mult+0x48>
 80091b8:	2010      	movs	r0, #16
 80091ba:	f7fd ffa7 	bl	800710c <malloc>
 80091be:	4602      	mov	r2, r0
 80091c0:	61f0      	str	r0, [r6, #28]
 80091c2:	b928      	cbnz	r0, 80091d0 <__pow5mult+0x40>
 80091c4:	f240 11b3 	movw	r1, #435	; 0x1b3
 80091c8:	4b1c      	ldr	r3, [pc, #112]	; (800923c <__pow5mult+0xac>)
 80091ca:	481d      	ldr	r0, [pc, #116]	; (8009240 <__pow5mult+0xb0>)
 80091cc:	f000 fbc8 	bl	8009960 <__assert_func>
 80091d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80091d4:	6004      	str	r4, [r0, #0]
 80091d6:	60c4      	str	r4, [r0, #12]
 80091d8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80091dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80091e0:	b94c      	cbnz	r4, 80091f6 <__pow5mult+0x66>
 80091e2:	f240 2171 	movw	r1, #625	; 0x271
 80091e6:	4630      	mov	r0, r6
 80091e8:	f7ff ff14 	bl	8009014 <__i2b>
 80091ec:	2300      	movs	r3, #0
 80091ee:	4604      	mov	r4, r0
 80091f0:	f8c8 0008 	str.w	r0, [r8, #8]
 80091f4:	6003      	str	r3, [r0, #0]
 80091f6:	f04f 0900 	mov.w	r9, #0
 80091fa:	07eb      	lsls	r3, r5, #31
 80091fc:	d50a      	bpl.n	8009214 <__pow5mult+0x84>
 80091fe:	4639      	mov	r1, r7
 8009200:	4622      	mov	r2, r4
 8009202:	4630      	mov	r0, r6
 8009204:	f7ff ff1c 	bl	8009040 <__multiply>
 8009208:	4680      	mov	r8, r0
 800920a:	4639      	mov	r1, r7
 800920c:	4630      	mov	r0, r6
 800920e:	f7ff fe4b 	bl	8008ea8 <_Bfree>
 8009212:	4647      	mov	r7, r8
 8009214:	106d      	asrs	r5, r5, #1
 8009216:	d00b      	beq.n	8009230 <__pow5mult+0xa0>
 8009218:	6820      	ldr	r0, [r4, #0]
 800921a:	b938      	cbnz	r0, 800922c <__pow5mult+0x9c>
 800921c:	4622      	mov	r2, r4
 800921e:	4621      	mov	r1, r4
 8009220:	4630      	mov	r0, r6
 8009222:	f7ff ff0d 	bl	8009040 <__multiply>
 8009226:	6020      	str	r0, [r4, #0]
 8009228:	f8c0 9000 	str.w	r9, [r0]
 800922c:	4604      	mov	r4, r0
 800922e:	e7e4      	b.n	80091fa <__pow5mult+0x6a>
 8009230:	4638      	mov	r0, r7
 8009232:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009236:	bf00      	nop
 8009238:	0800af60 	.word	0x0800af60
 800923c:	0800ad94 	.word	0x0800ad94
 8009240:	0800ae14 	.word	0x0800ae14

08009244 <__lshift>:
 8009244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009248:	460c      	mov	r4, r1
 800924a:	4607      	mov	r7, r0
 800924c:	4691      	mov	r9, r2
 800924e:	6923      	ldr	r3, [r4, #16]
 8009250:	6849      	ldr	r1, [r1, #4]
 8009252:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009256:	68a3      	ldr	r3, [r4, #8]
 8009258:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800925c:	f108 0601 	add.w	r6, r8, #1
 8009260:	42b3      	cmp	r3, r6
 8009262:	db0b      	blt.n	800927c <__lshift+0x38>
 8009264:	4638      	mov	r0, r7
 8009266:	f7ff fddf 	bl	8008e28 <_Balloc>
 800926a:	4605      	mov	r5, r0
 800926c:	b948      	cbnz	r0, 8009282 <__lshift+0x3e>
 800926e:	4602      	mov	r2, r0
 8009270:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8009274:	4b27      	ldr	r3, [pc, #156]	; (8009314 <__lshift+0xd0>)
 8009276:	4828      	ldr	r0, [pc, #160]	; (8009318 <__lshift+0xd4>)
 8009278:	f000 fb72 	bl	8009960 <__assert_func>
 800927c:	3101      	adds	r1, #1
 800927e:	005b      	lsls	r3, r3, #1
 8009280:	e7ee      	b.n	8009260 <__lshift+0x1c>
 8009282:	2300      	movs	r3, #0
 8009284:	f100 0114 	add.w	r1, r0, #20
 8009288:	f100 0210 	add.w	r2, r0, #16
 800928c:	4618      	mov	r0, r3
 800928e:	4553      	cmp	r3, sl
 8009290:	db33      	blt.n	80092fa <__lshift+0xb6>
 8009292:	6920      	ldr	r0, [r4, #16]
 8009294:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009298:	f104 0314 	add.w	r3, r4, #20
 800929c:	f019 091f 	ands.w	r9, r9, #31
 80092a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80092a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80092a8:	d02b      	beq.n	8009302 <__lshift+0xbe>
 80092aa:	468a      	mov	sl, r1
 80092ac:	2200      	movs	r2, #0
 80092ae:	f1c9 0e20 	rsb	lr, r9, #32
 80092b2:	6818      	ldr	r0, [r3, #0]
 80092b4:	fa00 f009 	lsl.w	r0, r0, r9
 80092b8:	4310      	orrs	r0, r2
 80092ba:	f84a 0b04 	str.w	r0, [sl], #4
 80092be:	f853 2b04 	ldr.w	r2, [r3], #4
 80092c2:	459c      	cmp	ip, r3
 80092c4:	fa22 f20e 	lsr.w	r2, r2, lr
 80092c8:	d8f3      	bhi.n	80092b2 <__lshift+0x6e>
 80092ca:	ebac 0304 	sub.w	r3, ip, r4
 80092ce:	3b15      	subs	r3, #21
 80092d0:	f023 0303 	bic.w	r3, r3, #3
 80092d4:	3304      	adds	r3, #4
 80092d6:	f104 0015 	add.w	r0, r4, #21
 80092da:	4584      	cmp	ip, r0
 80092dc:	bf38      	it	cc
 80092de:	2304      	movcc	r3, #4
 80092e0:	50ca      	str	r2, [r1, r3]
 80092e2:	b10a      	cbz	r2, 80092e8 <__lshift+0xa4>
 80092e4:	f108 0602 	add.w	r6, r8, #2
 80092e8:	3e01      	subs	r6, #1
 80092ea:	4638      	mov	r0, r7
 80092ec:	4621      	mov	r1, r4
 80092ee:	612e      	str	r6, [r5, #16]
 80092f0:	f7ff fdda 	bl	8008ea8 <_Bfree>
 80092f4:	4628      	mov	r0, r5
 80092f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80092fe:	3301      	adds	r3, #1
 8009300:	e7c5      	b.n	800928e <__lshift+0x4a>
 8009302:	3904      	subs	r1, #4
 8009304:	f853 2b04 	ldr.w	r2, [r3], #4
 8009308:	459c      	cmp	ip, r3
 800930a:	f841 2f04 	str.w	r2, [r1, #4]!
 800930e:	d8f9      	bhi.n	8009304 <__lshift+0xc0>
 8009310:	e7ea      	b.n	80092e8 <__lshift+0xa4>
 8009312:	bf00      	nop
 8009314:	0800ae03 	.word	0x0800ae03
 8009318:	0800ae14 	.word	0x0800ae14

0800931c <__mcmp>:
 800931c:	4603      	mov	r3, r0
 800931e:	690a      	ldr	r2, [r1, #16]
 8009320:	6900      	ldr	r0, [r0, #16]
 8009322:	b530      	push	{r4, r5, lr}
 8009324:	1a80      	subs	r0, r0, r2
 8009326:	d10d      	bne.n	8009344 <__mcmp+0x28>
 8009328:	3314      	adds	r3, #20
 800932a:	3114      	adds	r1, #20
 800932c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009330:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009334:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009338:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800933c:	4295      	cmp	r5, r2
 800933e:	d002      	beq.n	8009346 <__mcmp+0x2a>
 8009340:	d304      	bcc.n	800934c <__mcmp+0x30>
 8009342:	2001      	movs	r0, #1
 8009344:	bd30      	pop	{r4, r5, pc}
 8009346:	42a3      	cmp	r3, r4
 8009348:	d3f4      	bcc.n	8009334 <__mcmp+0x18>
 800934a:	e7fb      	b.n	8009344 <__mcmp+0x28>
 800934c:	f04f 30ff 	mov.w	r0, #4294967295
 8009350:	e7f8      	b.n	8009344 <__mcmp+0x28>
	...

08009354 <__mdiff>:
 8009354:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009358:	460d      	mov	r5, r1
 800935a:	4607      	mov	r7, r0
 800935c:	4611      	mov	r1, r2
 800935e:	4628      	mov	r0, r5
 8009360:	4614      	mov	r4, r2
 8009362:	f7ff ffdb 	bl	800931c <__mcmp>
 8009366:	1e06      	subs	r6, r0, #0
 8009368:	d111      	bne.n	800938e <__mdiff+0x3a>
 800936a:	4631      	mov	r1, r6
 800936c:	4638      	mov	r0, r7
 800936e:	f7ff fd5b 	bl	8008e28 <_Balloc>
 8009372:	4602      	mov	r2, r0
 8009374:	b928      	cbnz	r0, 8009382 <__mdiff+0x2e>
 8009376:	f240 2137 	movw	r1, #567	; 0x237
 800937a:	4b3a      	ldr	r3, [pc, #232]	; (8009464 <__mdiff+0x110>)
 800937c:	483a      	ldr	r0, [pc, #232]	; (8009468 <__mdiff+0x114>)
 800937e:	f000 faef 	bl	8009960 <__assert_func>
 8009382:	2301      	movs	r3, #1
 8009384:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009388:	4610      	mov	r0, r2
 800938a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800938e:	bfa4      	itt	ge
 8009390:	4623      	movge	r3, r4
 8009392:	462c      	movge	r4, r5
 8009394:	4638      	mov	r0, r7
 8009396:	6861      	ldr	r1, [r4, #4]
 8009398:	bfa6      	itte	ge
 800939a:	461d      	movge	r5, r3
 800939c:	2600      	movge	r6, #0
 800939e:	2601      	movlt	r6, #1
 80093a0:	f7ff fd42 	bl	8008e28 <_Balloc>
 80093a4:	4602      	mov	r2, r0
 80093a6:	b918      	cbnz	r0, 80093b0 <__mdiff+0x5c>
 80093a8:	f240 2145 	movw	r1, #581	; 0x245
 80093ac:	4b2d      	ldr	r3, [pc, #180]	; (8009464 <__mdiff+0x110>)
 80093ae:	e7e5      	b.n	800937c <__mdiff+0x28>
 80093b0:	f102 0814 	add.w	r8, r2, #20
 80093b4:	46c2      	mov	sl, r8
 80093b6:	f04f 0c00 	mov.w	ip, #0
 80093ba:	6927      	ldr	r7, [r4, #16]
 80093bc:	60c6      	str	r6, [r0, #12]
 80093be:	692e      	ldr	r6, [r5, #16]
 80093c0:	f104 0014 	add.w	r0, r4, #20
 80093c4:	f105 0914 	add.w	r9, r5, #20
 80093c8:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80093cc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80093d0:	3410      	adds	r4, #16
 80093d2:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80093d6:	f859 3b04 	ldr.w	r3, [r9], #4
 80093da:	fa1f f18b 	uxth.w	r1, fp
 80093de:	4461      	add	r1, ip
 80093e0:	fa1f fc83 	uxth.w	ip, r3
 80093e4:	0c1b      	lsrs	r3, r3, #16
 80093e6:	eba1 010c 	sub.w	r1, r1, ip
 80093ea:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80093ee:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80093f2:	b289      	uxth	r1, r1
 80093f4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80093f8:	454e      	cmp	r6, r9
 80093fa:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80093fe:	f84a 1b04 	str.w	r1, [sl], #4
 8009402:	d8e6      	bhi.n	80093d2 <__mdiff+0x7e>
 8009404:	1b73      	subs	r3, r6, r5
 8009406:	3b15      	subs	r3, #21
 8009408:	f023 0303 	bic.w	r3, r3, #3
 800940c:	3515      	adds	r5, #21
 800940e:	3304      	adds	r3, #4
 8009410:	42ae      	cmp	r6, r5
 8009412:	bf38      	it	cc
 8009414:	2304      	movcc	r3, #4
 8009416:	4418      	add	r0, r3
 8009418:	4443      	add	r3, r8
 800941a:	461e      	mov	r6, r3
 800941c:	4605      	mov	r5, r0
 800941e:	4575      	cmp	r5, lr
 8009420:	d30e      	bcc.n	8009440 <__mdiff+0xec>
 8009422:	f10e 0103 	add.w	r1, lr, #3
 8009426:	1a09      	subs	r1, r1, r0
 8009428:	f021 0103 	bic.w	r1, r1, #3
 800942c:	3803      	subs	r0, #3
 800942e:	4586      	cmp	lr, r0
 8009430:	bf38      	it	cc
 8009432:	2100      	movcc	r1, #0
 8009434:	440b      	add	r3, r1
 8009436:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800943a:	b189      	cbz	r1, 8009460 <__mdiff+0x10c>
 800943c:	6117      	str	r7, [r2, #16]
 800943e:	e7a3      	b.n	8009388 <__mdiff+0x34>
 8009440:	f855 8b04 	ldr.w	r8, [r5], #4
 8009444:	fa1f f188 	uxth.w	r1, r8
 8009448:	4461      	add	r1, ip
 800944a:	140c      	asrs	r4, r1, #16
 800944c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009450:	b289      	uxth	r1, r1
 8009452:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009456:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800945a:	f846 1b04 	str.w	r1, [r6], #4
 800945e:	e7de      	b.n	800941e <__mdiff+0xca>
 8009460:	3f01      	subs	r7, #1
 8009462:	e7e8      	b.n	8009436 <__mdiff+0xe2>
 8009464:	0800ae03 	.word	0x0800ae03
 8009468:	0800ae14 	.word	0x0800ae14

0800946c <__d2b>:
 800946c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800946e:	2101      	movs	r1, #1
 8009470:	4617      	mov	r7, r2
 8009472:	461c      	mov	r4, r3
 8009474:	9e08      	ldr	r6, [sp, #32]
 8009476:	f7ff fcd7 	bl	8008e28 <_Balloc>
 800947a:	4605      	mov	r5, r0
 800947c:	b930      	cbnz	r0, 800948c <__d2b+0x20>
 800947e:	4602      	mov	r2, r0
 8009480:	f240 310f 	movw	r1, #783	; 0x30f
 8009484:	4b22      	ldr	r3, [pc, #136]	; (8009510 <__d2b+0xa4>)
 8009486:	4823      	ldr	r0, [pc, #140]	; (8009514 <__d2b+0xa8>)
 8009488:	f000 fa6a 	bl	8009960 <__assert_func>
 800948c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8009490:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8009494:	bb24      	cbnz	r4, 80094e0 <__d2b+0x74>
 8009496:	2f00      	cmp	r7, #0
 8009498:	9301      	str	r3, [sp, #4]
 800949a:	d026      	beq.n	80094ea <__d2b+0x7e>
 800949c:	4668      	mov	r0, sp
 800949e:	9700      	str	r7, [sp, #0]
 80094a0:	f7ff fd8a 	bl	8008fb8 <__lo0bits>
 80094a4:	e9dd 1200 	ldrd	r1, r2, [sp]
 80094a8:	b1e8      	cbz	r0, 80094e6 <__d2b+0x7a>
 80094aa:	f1c0 0320 	rsb	r3, r0, #32
 80094ae:	fa02 f303 	lsl.w	r3, r2, r3
 80094b2:	430b      	orrs	r3, r1
 80094b4:	40c2      	lsrs	r2, r0
 80094b6:	616b      	str	r3, [r5, #20]
 80094b8:	9201      	str	r2, [sp, #4]
 80094ba:	9b01      	ldr	r3, [sp, #4]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	bf14      	ite	ne
 80094c0:	2102      	movne	r1, #2
 80094c2:	2101      	moveq	r1, #1
 80094c4:	61ab      	str	r3, [r5, #24]
 80094c6:	6129      	str	r1, [r5, #16]
 80094c8:	b1bc      	cbz	r4, 80094fa <__d2b+0x8e>
 80094ca:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80094ce:	4404      	add	r4, r0
 80094d0:	6034      	str	r4, [r6, #0]
 80094d2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80094d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094d8:	6018      	str	r0, [r3, #0]
 80094da:	4628      	mov	r0, r5
 80094dc:	b003      	add	sp, #12
 80094de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80094e4:	e7d7      	b.n	8009496 <__d2b+0x2a>
 80094e6:	6169      	str	r1, [r5, #20]
 80094e8:	e7e7      	b.n	80094ba <__d2b+0x4e>
 80094ea:	a801      	add	r0, sp, #4
 80094ec:	f7ff fd64 	bl	8008fb8 <__lo0bits>
 80094f0:	9b01      	ldr	r3, [sp, #4]
 80094f2:	2101      	movs	r1, #1
 80094f4:	616b      	str	r3, [r5, #20]
 80094f6:	3020      	adds	r0, #32
 80094f8:	e7e5      	b.n	80094c6 <__d2b+0x5a>
 80094fa:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80094fe:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8009502:	6030      	str	r0, [r6, #0]
 8009504:	6918      	ldr	r0, [r3, #16]
 8009506:	f7ff fd37 	bl	8008f78 <__hi0bits>
 800950a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800950e:	e7e2      	b.n	80094d6 <__d2b+0x6a>
 8009510:	0800ae03 	.word	0x0800ae03
 8009514:	0800ae14 	.word	0x0800ae14

08009518 <_malloc_usable_size_r>:
 8009518:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800951c:	1f18      	subs	r0, r3, #4
 800951e:	2b00      	cmp	r3, #0
 8009520:	bfbc      	itt	lt
 8009522:	580b      	ldrlt	r3, [r1, r0]
 8009524:	18c0      	addlt	r0, r0, r3
 8009526:	4770      	bx	lr

08009528 <__ssputs_r>:
 8009528:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800952c:	461f      	mov	r7, r3
 800952e:	688e      	ldr	r6, [r1, #8]
 8009530:	4682      	mov	sl, r0
 8009532:	42be      	cmp	r6, r7
 8009534:	460c      	mov	r4, r1
 8009536:	4690      	mov	r8, r2
 8009538:	680b      	ldr	r3, [r1, #0]
 800953a:	d82c      	bhi.n	8009596 <__ssputs_r+0x6e>
 800953c:	898a      	ldrh	r2, [r1, #12]
 800953e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009542:	d026      	beq.n	8009592 <__ssputs_r+0x6a>
 8009544:	6965      	ldr	r5, [r4, #20]
 8009546:	6909      	ldr	r1, [r1, #16]
 8009548:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800954c:	eba3 0901 	sub.w	r9, r3, r1
 8009550:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009554:	1c7b      	adds	r3, r7, #1
 8009556:	444b      	add	r3, r9
 8009558:	106d      	asrs	r5, r5, #1
 800955a:	429d      	cmp	r5, r3
 800955c:	bf38      	it	cc
 800955e:	461d      	movcc	r5, r3
 8009560:	0553      	lsls	r3, r2, #21
 8009562:	d527      	bpl.n	80095b4 <__ssputs_r+0x8c>
 8009564:	4629      	mov	r1, r5
 8009566:	f7fd fe01 	bl	800716c <_malloc_r>
 800956a:	4606      	mov	r6, r0
 800956c:	b360      	cbz	r0, 80095c8 <__ssputs_r+0xa0>
 800956e:	464a      	mov	r2, r9
 8009570:	6921      	ldr	r1, [r4, #16]
 8009572:	f7fe fd94 	bl	800809e <memcpy>
 8009576:	89a3      	ldrh	r3, [r4, #12]
 8009578:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800957c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009580:	81a3      	strh	r3, [r4, #12]
 8009582:	6126      	str	r6, [r4, #16]
 8009584:	444e      	add	r6, r9
 8009586:	6026      	str	r6, [r4, #0]
 8009588:	463e      	mov	r6, r7
 800958a:	6165      	str	r5, [r4, #20]
 800958c:	eba5 0509 	sub.w	r5, r5, r9
 8009590:	60a5      	str	r5, [r4, #8]
 8009592:	42be      	cmp	r6, r7
 8009594:	d900      	bls.n	8009598 <__ssputs_r+0x70>
 8009596:	463e      	mov	r6, r7
 8009598:	4632      	mov	r2, r6
 800959a:	4641      	mov	r1, r8
 800959c:	6820      	ldr	r0, [r4, #0]
 800959e:	f000 f9c5 	bl	800992c <memmove>
 80095a2:	2000      	movs	r0, #0
 80095a4:	68a3      	ldr	r3, [r4, #8]
 80095a6:	1b9b      	subs	r3, r3, r6
 80095a8:	60a3      	str	r3, [r4, #8]
 80095aa:	6823      	ldr	r3, [r4, #0]
 80095ac:	4433      	add	r3, r6
 80095ae:	6023      	str	r3, [r4, #0]
 80095b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095b4:	462a      	mov	r2, r5
 80095b6:	f7fd fe6d 	bl	8007294 <_realloc_r>
 80095ba:	4606      	mov	r6, r0
 80095bc:	2800      	cmp	r0, #0
 80095be:	d1e0      	bne.n	8009582 <__ssputs_r+0x5a>
 80095c0:	4650      	mov	r0, sl
 80095c2:	6921      	ldr	r1, [r4, #16]
 80095c4:	f7ff fbe8 	bl	8008d98 <_free_r>
 80095c8:	230c      	movs	r3, #12
 80095ca:	f8ca 3000 	str.w	r3, [sl]
 80095ce:	89a3      	ldrh	r3, [r4, #12]
 80095d0:	f04f 30ff 	mov.w	r0, #4294967295
 80095d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80095d8:	81a3      	strh	r3, [r4, #12]
 80095da:	e7e9      	b.n	80095b0 <__ssputs_r+0x88>

080095dc <_svfiprintf_r>:
 80095dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095e0:	4698      	mov	r8, r3
 80095e2:	898b      	ldrh	r3, [r1, #12]
 80095e4:	4607      	mov	r7, r0
 80095e6:	061b      	lsls	r3, r3, #24
 80095e8:	460d      	mov	r5, r1
 80095ea:	4614      	mov	r4, r2
 80095ec:	b09d      	sub	sp, #116	; 0x74
 80095ee:	d50e      	bpl.n	800960e <_svfiprintf_r+0x32>
 80095f0:	690b      	ldr	r3, [r1, #16]
 80095f2:	b963      	cbnz	r3, 800960e <_svfiprintf_r+0x32>
 80095f4:	2140      	movs	r1, #64	; 0x40
 80095f6:	f7fd fdb9 	bl	800716c <_malloc_r>
 80095fa:	6028      	str	r0, [r5, #0]
 80095fc:	6128      	str	r0, [r5, #16]
 80095fe:	b920      	cbnz	r0, 800960a <_svfiprintf_r+0x2e>
 8009600:	230c      	movs	r3, #12
 8009602:	603b      	str	r3, [r7, #0]
 8009604:	f04f 30ff 	mov.w	r0, #4294967295
 8009608:	e0d0      	b.n	80097ac <_svfiprintf_r+0x1d0>
 800960a:	2340      	movs	r3, #64	; 0x40
 800960c:	616b      	str	r3, [r5, #20]
 800960e:	2300      	movs	r3, #0
 8009610:	9309      	str	r3, [sp, #36]	; 0x24
 8009612:	2320      	movs	r3, #32
 8009614:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009618:	2330      	movs	r3, #48	; 0x30
 800961a:	f04f 0901 	mov.w	r9, #1
 800961e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009622:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 80097c4 <_svfiprintf_r+0x1e8>
 8009626:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800962a:	4623      	mov	r3, r4
 800962c:	469a      	mov	sl, r3
 800962e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009632:	b10a      	cbz	r2, 8009638 <_svfiprintf_r+0x5c>
 8009634:	2a25      	cmp	r2, #37	; 0x25
 8009636:	d1f9      	bne.n	800962c <_svfiprintf_r+0x50>
 8009638:	ebba 0b04 	subs.w	fp, sl, r4
 800963c:	d00b      	beq.n	8009656 <_svfiprintf_r+0x7a>
 800963e:	465b      	mov	r3, fp
 8009640:	4622      	mov	r2, r4
 8009642:	4629      	mov	r1, r5
 8009644:	4638      	mov	r0, r7
 8009646:	f7ff ff6f 	bl	8009528 <__ssputs_r>
 800964a:	3001      	adds	r0, #1
 800964c:	f000 80a9 	beq.w	80097a2 <_svfiprintf_r+0x1c6>
 8009650:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009652:	445a      	add	r2, fp
 8009654:	9209      	str	r2, [sp, #36]	; 0x24
 8009656:	f89a 3000 	ldrb.w	r3, [sl]
 800965a:	2b00      	cmp	r3, #0
 800965c:	f000 80a1 	beq.w	80097a2 <_svfiprintf_r+0x1c6>
 8009660:	2300      	movs	r3, #0
 8009662:	f04f 32ff 	mov.w	r2, #4294967295
 8009666:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800966a:	f10a 0a01 	add.w	sl, sl, #1
 800966e:	9304      	str	r3, [sp, #16]
 8009670:	9307      	str	r3, [sp, #28]
 8009672:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009676:	931a      	str	r3, [sp, #104]	; 0x68
 8009678:	4654      	mov	r4, sl
 800967a:	2205      	movs	r2, #5
 800967c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009680:	4850      	ldr	r0, [pc, #320]	; (80097c4 <_svfiprintf_r+0x1e8>)
 8009682:	f7fe fcfe 	bl	8008082 <memchr>
 8009686:	9a04      	ldr	r2, [sp, #16]
 8009688:	b9d8      	cbnz	r0, 80096c2 <_svfiprintf_r+0xe6>
 800968a:	06d0      	lsls	r0, r2, #27
 800968c:	bf44      	itt	mi
 800968e:	2320      	movmi	r3, #32
 8009690:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009694:	0711      	lsls	r1, r2, #28
 8009696:	bf44      	itt	mi
 8009698:	232b      	movmi	r3, #43	; 0x2b
 800969a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800969e:	f89a 3000 	ldrb.w	r3, [sl]
 80096a2:	2b2a      	cmp	r3, #42	; 0x2a
 80096a4:	d015      	beq.n	80096d2 <_svfiprintf_r+0xf6>
 80096a6:	4654      	mov	r4, sl
 80096a8:	2000      	movs	r0, #0
 80096aa:	f04f 0c0a 	mov.w	ip, #10
 80096ae:	9a07      	ldr	r2, [sp, #28]
 80096b0:	4621      	mov	r1, r4
 80096b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096b6:	3b30      	subs	r3, #48	; 0x30
 80096b8:	2b09      	cmp	r3, #9
 80096ba:	d94d      	bls.n	8009758 <_svfiprintf_r+0x17c>
 80096bc:	b1b0      	cbz	r0, 80096ec <_svfiprintf_r+0x110>
 80096be:	9207      	str	r2, [sp, #28]
 80096c0:	e014      	b.n	80096ec <_svfiprintf_r+0x110>
 80096c2:	eba0 0308 	sub.w	r3, r0, r8
 80096c6:	fa09 f303 	lsl.w	r3, r9, r3
 80096ca:	4313      	orrs	r3, r2
 80096cc:	46a2      	mov	sl, r4
 80096ce:	9304      	str	r3, [sp, #16]
 80096d0:	e7d2      	b.n	8009678 <_svfiprintf_r+0x9c>
 80096d2:	9b03      	ldr	r3, [sp, #12]
 80096d4:	1d19      	adds	r1, r3, #4
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	9103      	str	r1, [sp, #12]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	bfbb      	ittet	lt
 80096de:	425b      	neglt	r3, r3
 80096e0:	f042 0202 	orrlt.w	r2, r2, #2
 80096e4:	9307      	strge	r3, [sp, #28]
 80096e6:	9307      	strlt	r3, [sp, #28]
 80096e8:	bfb8      	it	lt
 80096ea:	9204      	strlt	r2, [sp, #16]
 80096ec:	7823      	ldrb	r3, [r4, #0]
 80096ee:	2b2e      	cmp	r3, #46	; 0x2e
 80096f0:	d10c      	bne.n	800970c <_svfiprintf_r+0x130>
 80096f2:	7863      	ldrb	r3, [r4, #1]
 80096f4:	2b2a      	cmp	r3, #42	; 0x2a
 80096f6:	d134      	bne.n	8009762 <_svfiprintf_r+0x186>
 80096f8:	9b03      	ldr	r3, [sp, #12]
 80096fa:	3402      	adds	r4, #2
 80096fc:	1d1a      	adds	r2, r3, #4
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	9203      	str	r2, [sp, #12]
 8009702:	2b00      	cmp	r3, #0
 8009704:	bfb8      	it	lt
 8009706:	f04f 33ff 	movlt.w	r3, #4294967295
 800970a:	9305      	str	r3, [sp, #20]
 800970c:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 80097c8 <_svfiprintf_r+0x1ec>
 8009710:	2203      	movs	r2, #3
 8009712:	4650      	mov	r0, sl
 8009714:	7821      	ldrb	r1, [r4, #0]
 8009716:	f7fe fcb4 	bl	8008082 <memchr>
 800971a:	b138      	cbz	r0, 800972c <_svfiprintf_r+0x150>
 800971c:	2240      	movs	r2, #64	; 0x40
 800971e:	9b04      	ldr	r3, [sp, #16]
 8009720:	eba0 000a 	sub.w	r0, r0, sl
 8009724:	4082      	lsls	r2, r0
 8009726:	4313      	orrs	r3, r2
 8009728:	3401      	adds	r4, #1
 800972a:	9304      	str	r3, [sp, #16]
 800972c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009730:	2206      	movs	r2, #6
 8009732:	4826      	ldr	r0, [pc, #152]	; (80097cc <_svfiprintf_r+0x1f0>)
 8009734:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009738:	f7fe fca3 	bl	8008082 <memchr>
 800973c:	2800      	cmp	r0, #0
 800973e:	d038      	beq.n	80097b2 <_svfiprintf_r+0x1d6>
 8009740:	4b23      	ldr	r3, [pc, #140]	; (80097d0 <_svfiprintf_r+0x1f4>)
 8009742:	bb1b      	cbnz	r3, 800978c <_svfiprintf_r+0x1b0>
 8009744:	9b03      	ldr	r3, [sp, #12]
 8009746:	3307      	adds	r3, #7
 8009748:	f023 0307 	bic.w	r3, r3, #7
 800974c:	3308      	adds	r3, #8
 800974e:	9303      	str	r3, [sp, #12]
 8009750:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009752:	4433      	add	r3, r6
 8009754:	9309      	str	r3, [sp, #36]	; 0x24
 8009756:	e768      	b.n	800962a <_svfiprintf_r+0x4e>
 8009758:	460c      	mov	r4, r1
 800975a:	2001      	movs	r0, #1
 800975c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009760:	e7a6      	b.n	80096b0 <_svfiprintf_r+0xd4>
 8009762:	2300      	movs	r3, #0
 8009764:	f04f 0c0a 	mov.w	ip, #10
 8009768:	4619      	mov	r1, r3
 800976a:	3401      	adds	r4, #1
 800976c:	9305      	str	r3, [sp, #20]
 800976e:	4620      	mov	r0, r4
 8009770:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009774:	3a30      	subs	r2, #48	; 0x30
 8009776:	2a09      	cmp	r2, #9
 8009778:	d903      	bls.n	8009782 <_svfiprintf_r+0x1a6>
 800977a:	2b00      	cmp	r3, #0
 800977c:	d0c6      	beq.n	800970c <_svfiprintf_r+0x130>
 800977e:	9105      	str	r1, [sp, #20]
 8009780:	e7c4      	b.n	800970c <_svfiprintf_r+0x130>
 8009782:	4604      	mov	r4, r0
 8009784:	2301      	movs	r3, #1
 8009786:	fb0c 2101 	mla	r1, ip, r1, r2
 800978a:	e7f0      	b.n	800976e <_svfiprintf_r+0x192>
 800978c:	ab03      	add	r3, sp, #12
 800978e:	9300      	str	r3, [sp, #0]
 8009790:	462a      	mov	r2, r5
 8009792:	4638      	mov	r0, r7
 8009794:	4b0f      	ldr	r3, [pc, #60]	; (80097d4 <_svfiprintf_r+0x1f8>)
 8009796:	a904      	add	r1, sp, #16
 8009798:	f7fd fed0 	bl	800753c <_printf_float>
 800979c:	1c42      	adds	r2, r0, #1
 800979e:	4606      	mov	r6, r0
 80097a0:	d1d6      	bne.n	8009750 <_svfiprintf_r+0x174>
 80097a2:	89ab      	ldrh	r3, [r5, #12]
 80097a4:	065b      	lsls	r3, r3, #25
 80097a6:	f53f af2d 	bmi.w	8009604 <_svfiprintf_r+0x28>
 80097aa:	9809      	ldr	r0, [sp, #36]	; 0x24
 80097ac:	b01d      	add	sp, #116	; 0x74
 80097ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097b2:	ab03      	add	r3, sp, #12
 80097b4:	9300      	str	r3, [sp, #0]
 80097b6:	462a      	mov	r2, r5
 80097b8:	4638      	mov	r0, r7
 80097ba:	4b06      	ldr	r3, [pc, #24]	; (80097d4 <_svfiprintf_r+0x1f8>)
 80097bc:	a904      	add	r1, sp, #16
 80097be:	f7fe f95d 	bl	8007a7c <_printf_i>
 80097c2:	e7eb      	b.n	800979c <_svfiprintf_r+0x1c0>
 80097c4:	0800af6c 	.word	0x0800af6c
 80097c8:	0800af72 	.word	0x0800af72
 80097cc:	0800af76 	.word	0x0800af76
 80097d0:	0800753d 	.word	0x0800753d
 80097d4:	08009529 	.word	0x08009529

080097d8 <__sflush_r>:
 80097d8:	898a      	ldrh	r2, [r1, #12]
 80097da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097dc:	4605      	mov	r5, r0
 80097de:	0710      	lsls	r0, r2, #28
 80097e0:	460c      	mov	r4, r1
 80097e2:	d457      	bmi.n	8009894 <__sflush_r+0xbc>
 80097e4:	684b      	ldr	r3, [r1, #4]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	dc04      	bgt.n	80097f4 <__sflush_r+0x1c>
 80097ea:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	dc01      	bgt.n	80097f4 <__sflush_r+0x1c>
 80097f0:	2000      	movs	r0, #0
 80097f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80097f6:	2e00      	cmp	r6, #0
 80097f8:	d0fa      	beq.n	80097f0 <__sflush_r+0x18>
 80097fa:	2300      	movs	r3, #0
 80097fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009800:	682f      	ldr	r7, [r5, #0]
 8009802:	6a21      	ldr	r1, [r4, #32]
 8009804:	602b      	str	r3, [r5, #0]
 8009806:	d032      	beq.n	800986e <__sflush_r+0x96>
 8009808:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800980a:	89a3      	ldrh	r3, [r4, #12]
 800980c:	075a      	lsls	r2, r3, #29
 800980e:	d505      	bpl.n	800981c <__sflush_r+0x44>
 8009810:	6863      	ldr	r3, [r4, #4]
 8009812:	1ac0      	subs	r0, r0, r3
 8009814:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009816:	b10b      	cbz	r3, 800981c <__sflush_r+0x44>
 8009818:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800981a:	1ac0      	subs	r0, r0, r3
 800981c:	2300      	movs	r3, #0
 800981e:	4602      	mov	r2, r0
 8009820:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009822:	4628      	mov	r0, r5
 8009824:	6a21      	ldr	r1, [r4, #32]
 8009826:	47b0      	blx	r6
 8009828:	1c43      	adds	r3, r0, #1
 800982a:	89a3      	ldrh	r3, [r4, #12]
 800982c:	d106      	bne.n	800983c <__sflush_r+0x64>
 800982e:	6829      	ldr	r1, [r5, #0]
 8009830:	291d      	cmp	r1, #29
 8009832:	d82b      	bhi.n	800988c <__sflush_r+0xb4>
 8009834:	4a28      	ldr	r2, [pc, #160]	; (80098d8 <__sflush_r+0x100>)
 8009836:	410a      	asrs	r2, r1
 8009838:	07d6      	lsls	r6, r2, #31
 800983a:	d427      	bmi.n	800988c <__sflush_r+0xb4>
 800983c:	2200      	movs	r2, #0
 800983e:	6062      	str	r2, [r4, #4]
 8009840:	6922      	ldr	r2, [r4, #16]
 8009842:	04d9      	lsls	r1, r3, #19
 8009844:	6022      	str	r2, [r4, #0]
 8009846:	d504      	bpl.n	8009852 <__sflush_r+0x7a>
 8009848:	1c42      	adds	r2, r0, #1
 800984a:	d101      	bne.n	8009850 <__sflush_r+0x78>
 800984c:	682b      	ldr	r3, [r5, #0]
 800984e:	b903      	cbnz	r3, 8009852 <__sflush_r+0x7a>
 8009850:	6560      	str	r0, [r4, #84]	; 0x54
 8009852:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009854:	602f      	str	r7, [r5, #0]
 8009856:	2900      	cmp	r1, #0
 8009858:	d0ca      	beq.n	80097f0 <__sflush_r+0x18>
 800985a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800985e:	4299      	cmp	r1, r3
 8009860:	d002      	beq.n	8009868 <__sflush_r+0x90>
 8009862:	4628      	mov	r0, r5
 8009864:	f7ff fa98 	bl	8008d98 <_free_r>
 8009868:	2000      	movs	r0, #0
 800986a:	6360      	str	r0, [r4, #52]	; 0x34
 800986c:	e7c1      	b.n	80097f2 <__sflush_r+0x1a>
 800986e:	2301      	movs	r3, #1
 8009870:	4628      	mov	r0, r5
 8009872:	47b0      	blx	r6
 8009874:	1c41      	adds	r1, r0, #1
 8009876:	d1c8      	bne.n	800980a <__sflush_r+0x32>
 8009878:	682b      	ldr	r3, [r5, #0]
 800987a:	2b00      	cmp	r3, #0
 800987c:	d0c5      	beq.n	800980a <__sflush_r+0x32>
 800987e:	2b1d      	cmp	r3, #29
 8009880:	d001      	beq.n	8009886 <__sflush_r+0xae>
 8009882:	2b16      	cmp	r3, #22
 8009884:	d101      	bne.n	800988a <__sflush_r+0xb2>
 8009886:	602f      	str	r7, [r5, #0]
 8009888:	e7b2      	b.n	80097f0 <__sflush_r+0x18>
 800988a:	89a3      	ldrh	r3, [r4, #12]
 800988c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009890:	81a3      	strh	r3, [r4, #12]
 8009892:	e7ae      	b.n	80097f2 <__sflush_r+0x1a>
 8009894:	690f      	ldr	r7, [r1, #16]
 8009896:	2f00      	cmp	r7, #0
 8009898:	d0aa      	beq.n	80097f0 <__sflush_r+0x18>
 800989a:	0793      	lsls	r3, r2, #30
 800989c:	bf18      	it	ne
 800989e:	2300      	movne	r3, #0
 80098a0:	680e      	ldr	r6, [r1, #0]
 80098a2:	bf08      	it	eq
 80098a4:	694b      	ldreq	r3, [r1, #20]
 80098a6:	1bf6      	subs	r6, r6, r7
 80098a8:	600f      	str	r7, [r1, #0]
 80098aa:	608b      	str	r3, [r1, #8]
 80098ac:	2e00      	cmp	r6, #0
 80098ae:	dd9f      	ble.n	80097f0 <__sflush_r+0x18>
 80098b0:	4633      	mov	r3, r6
 80098b2:	463a      	mov	r2, r7
 80098b4:	4628      	mov	r0, r5
 80098b6:	6a21      	ldr	r1, [r4, #32]
 80098b8:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80098bc:	47e0      	blx	ip
 80098be:	2800      	cmp	r0, #0
 80098c0:	dc06      	bgt.n	80098d0 <__sflush_r+0xf8>
 80098c2:	89a3      	ldrh	r3, [r4, #12]
 80098c4:	f04f 30ff 	mov.w	r0, #4294967295
 80098c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80098cc:	81a3      	strh	r3, [r4, #12]
 80098ce:	e790      	b.n	80097f2 <__sflush_r+0x1a>
 80098d0:	4407      	add	r7, r0
 80098d2:	1a36      	subs	r6, r6, r0
 80098d4:	e7ea      	b.n	80098ac <__sflush_r+0xd4>
 80098d6:	bf00      	nop
 80098d8:	dfbffffe 	.word	0xdfbffffe

080098dc <_fflush_r>:
 80098dc:	b538      	push	{r3, r4, r5, lr}
 80098de:	690b      	ldr	r3, [r1, #16]
 80098e0:	4605      	mov	r5, r0
 80098e2:	460c      	mov	r4, r1
 80098e4:	b913      	cbnz	r3, 80098ec <_fflush_r+0x10>
 80098e6:	2500      	movs	r5, #0
 80098e8:	4628      	mov	r0, r5
 80098ea:	bd38      	pop	{r3, r4, r5, pc}
 80098ec:	b118      	cbz	r0, 80098f6 <_fflush_r+0x1a>
 80098ee:	6a03      	ldr	r3, [r0, #32]
 80098f0:	b90b      	cbnz	r3, 80098f6 <_fflush_r+0x1a>
 80098f2:	f7fe fa71 	bl	8007dd8 <__sinit>
 80098f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d0f3      	beq.n	80098e6 <_fflush_r+0xa>
 80098fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009900:	07d0      	lsls	r0, r2, #31
 8009902:	d404      	bmi.n	800990e <_fflush_r+0x32>
 8009904:	0599      	lsls	r1, r3, #22
 8009906:	d402      	bmi.n	800990e <_fflush_r+0x32>
 8009908:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800990a:	f7fe fbb0 	bl	800806e <__retarget_lock_acquire_recursive>
 800990e:	4628      	mov	r0, r5
 8009910:	4621      	mov	r1, r4
 8009912:	f7ff ff61 	bl	80097d8 <__sflush_r>
 8009916:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009918:	4605      	mov	r5, r0
 800991a:	07da      	lsls	r2, r3, #31
 800991c:	d4e4      	bmi.n	80098e8 <_fflush_r+0xc>
 800991e:	89a3      	ldrh	r3, [r4, #12]
 8009920:	059b      	lsls	r3, r3, #22
 8009922:	d4e1      	bmi.n	80098e8 <_fflush_r+0xc>
 8009924:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009926:	f7fe fba3 	bl	8008070 <__retarget_lock_release_recursive>
 800992a:	e7dd      	b.n	80098e8 <_fflush_r+0xc>

0800992c <memmove>:
 800992c:	4288      	cmp	r0, r1
 800992e:	b510      	push	{r4, lr}
 8009930:	eb01 0402 	add.w	r4, r1, r2
 8009934:	d902      	bls.n	800993c <memmove+0x10>
 8009936:	4284      	cmp	r4, r0
 8009938:	4623      	mov	r3, r4
 800993a:	d807      	bhi.n	800994c <memmove+0x20>
 800993c:	1e43      	subs	r3, r0, #1
 800993e:	42a1      	cmp	r1, r4
 8009940:	d008      	beq.n	8009954 <memmove+0x28>
 8009942:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009946:	f803 2f01 	strb.w	r2, [r3, #1]!
 800994a:	e7f8      	b.n	800993e <memmove+0x12>
 800994c:	4601      	mov	r1, r0
 800994e:	4402      	add	r2, r0
 8009950:	428a      	cmp	r2, r1
 8009952:	d100      	bne.n	8009956 <memmove+0x2a>
 8009954:	bd10      	pop	{r4, pc}
 8009956:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800995a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800995e:	e7f7      	b.n	8009950 <memmove+0x24>

08009960 <__assert_func>:
 8009960:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009962:	4614      	mov	r4, r2
 8009964:	461a      	mov	r2, r3
 8009966:	4b09      	ldr	r3, [pc, #36]	; (800998c <__assert_func+0x2c>)
 8009968:	4605      	mov	r5, r0
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	68d8      	ldr	r0, [r3, #12]
 800996e:	b14c      	cbz	r4, 8009984 <__assert_func+0x24>
 8009970:	4b07      	ldr	r3, [pc, #28]	; (8009990 <__assert_func+0x30>)
 8009972:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009976:	9100      	str	r1, [sp, #0]
 8009978:	462b      	mov	r3, r5
 800997a:	4906      	ldr	r1, [pc, #24]	; (8009994 <__assert_func+0x34>)
 800997c:	f000 f82e 	bl	80099dc <fiprintf>
 8009980:	f000 f83e 	bl	8009a00 <abort>
 8009984:	4b04      	ldr	r3, [pc, #16]	; (8009998 <__assert_func+0x38>)
 8009986:	461c      	mov	r4, r3
 8009988:	e7f3      	b.n	8009972 <__assert_func+0x12>
 800998a:	bf00      	nop
 800998c:	20000080 	.word	0x20000080
 8009990:	0800af87 	.word	0x0800af87
 8009994:	0800af94 	.word	0x0800af94
 8009998:	0800afc2 	.word	0x0800afc2

0800999c <__ascii_mbtowc>:
 800999c:	b082      	sub	sp, #8
 800999e:	b901      	cbnz	r1, 80099a2 <__ascii_mbtowc+0x6>
 80099a0:	a901      	add	r1, sp, #4
 80099a2:	b142      	cbz	r2, 80099b6 <__ascii_mbtowc+0x1a>
 80099a4:	b14b      	cbz	r3, 80099ba <__ascii_mbtowc+0x1e>
 80099a6:	7813      	ldrb	r3, [r2, #0]
 80099a8:	600b      	str	r3, [r1, #0]
 80099aa:	7812      	ldrb	r2, [r2, #0]
 80099ac:	1e10      	subs	r0, r2, #0
 80099ae:	bf18      	it	ne
 80099b0:	2001      	movne	r0, #1
 80099b2:	b002      	add	sp, #8
 80099b4:	4770      	bx	lr
 80099b6:	4610      	mov	r0, r2
 80099b8:	e7fb      	b.n	80099b2 <__ascii_mbtowc+0x16>
 80099ba:	f06f 0001 	mvn.w	r0, #1
 80099be:	e7f8      	b.n	80099b2 <__ascii_mbtowc+0x16>

080099c0 <__ascii_wctomb>:
 80099c0:	4603      	mov	r3, r0
 80099c2:	4608      	mov	r0, r1
 80099c4:	b141      	cbz	r1, 80099d8 <__ascii_wctomb+0x18>
 80099c6:	2aff      	cmp	r2, #255	; 0xff
 80099c8:	d904      	bls.n	80099d4 <__ascii_wctomb+0x14>
 80099ca:	228a      	movs	r2, #138	; 0x8a
 80099cc:	f04f 30ff 	mov.w	r0, #4294967295
 80099d0:	601a      	str	r2, [r3, #0]
 80099d2:	4770      	bx	lr
 80099d4:	2001      	movs	r0, #1
 80099d6:	700a      	strb	r2, [r1, #0]
 80099d8:	4770      	bx	lr
	...

080099dc <fiprintf>:
 80099dc:	b40e      	push	{r1, r2, r3}
 80099de:	b503      	push	{r0, r1, lr}
 80099e0:	4601      	mov	r1, r0
 80099e2:	ab03      	add	r3, sp, #12
 80099e4:	4805      	ldr	r0, [pc, #20]	; (80099fc <fiprintf+0x20>)
 80099e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80099ea:	6800      	ldr	r0, [r0, #0]
 80099ec:	9301      	str	r3, [sp, #4]
 80099ee:	f000 f835 	bl	8009a5c <_vfiprintf_r>
 80099f2:	b002      	add	sp, #8
 80099f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80099f8:	b003      	add	sp, #12
 80099fa:	4770      	bx	lr
 80099fc:	20000080 	.word	0x20000080

08009a00 <abort>:
 8009a00:	2006      	movs	r0, #6
 8009a02:	b508      	push	{r3, lr}
 8009a04:	f000 fa02 	bl	8009e0c <raise>
 8009a08:	2001      	movs	r0, #1
 8009a0a:	f7f8 f944 	bl	8001c96 <_exit>

08009a0e <__sfputc_r>:
 8009a0e:	6893      	ldr	r3, [r2, #8]
 8009a10:	b410      	push	{r4}
 8009a12:	3b01      	subs	r3, #1
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	6093      	str	r3, [r2, #8]
 8009a18:	da07      	bge.n	8009a2a <__sfputc_r+0x1c>
 8009a1a:	6994      	ldr	r4, [r2, #24]
 8009a1c:	42a3      	cmp	r3, r4
 8009a1e:	db01      	blt.n	8009a24 <__sfputc_r+0x16>
 8009a20:	290a      	cmp	r1, #10
 8009a22:	d102      	bne.n	8009a2a <__sfputc_r+0x1c>
 8009a24:	bc10      	pop	{r4}
 8009a26:	f000 b933 	b.w	8009c90 <__swbuf_r>
 8009a2a:	6813      	ldr	r3, [r2, #0]
 8009a2c:	1c58      	adds	r0, r3, #1
 8009a2e:	6010      	str	r0, [r2, #0]
 8009a30:	7019      	strb	r1, [r3, #0]
 8009a32:	4608      	mov	r0, r1
 8009a34:	bc10      	pop	{r4}
 8009a36:	4770      	bx	lr

08009a38 <__sfputs_r>:
 8009a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a3a:	4606      	mov	r6, r0
 8009a3c:	460f      	mov	r7, r1
 8009a3e:	4614      	mov	r4, r2
 8009a40:	18d5      	adds	r5, r2, r3
 8009a42:	42ac      	cmp	r4, r5
 8009a44:	d101      	bne.n	8009a4a <__sfputs_r+0x12>
 8009a46:	2000      	movs	r0, #0
 8009a48:	e007      	b.n	8009a5a <__sfputs_r+0x22>
 8009a4a:	463a      	mov	r2, r7
 8009a4c:	4630      	mov	r0, r6
 8009a4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a52:	f7ff ffdc 	bl	8009a0e <__sfputc_r>
 8009a56:	1c43      	adds	r3, r0, #1
 8009a58:	d1f3      	bne.n	8009a42 <__sfputs_r+0xa>
 8009a5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009a5c <_vfiprintf_r>:
 8009a5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a60:	460d      	mov	r5, r1
 8009a62:	4614      	mov	r4, r2
 8009a64:	4698      	mov	r8, r3
 8009a66:	4606      	mov	r6, r0
 8009a68:	b09d      	sub	sp, #116	; 0x74
 8009a6a:	b118      	cbz	r0, 8009a74 <_vfiprintf_r+0x18>
 8009a6c:	6a03      	ldr	r3, [r0, #32]
 8009a6e:	b90b      	cbnz	r3, 8009a74 <_vfiprintf_r+0x18>
 8009a70:	f7fe f9b2 	bl	8007dd8 <__sinit>
 8009a74:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009a76:	07d9      	lsls	r1, r3, #31
 8009a78:	d405      	bmi.n	8009a86 <_vfiprintf_r+0x2a>
 8009a7a:	89ab      	ldrh	r3, [r5, #12]
 8009a7c:	059a      	lsls	r2, r3, #22
 8009a7e:	d402      	bmi.n	8009a86 <_vfiprintf_r+0x2a>
 8009a80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009a82:	f7fe faf4 	bl	800806e <__retarget_lock_acquire_recursive>
 8009a86:	89ab      	ldrh	r3, [r5, #12]
 8009a88:	071b      	lsls	r3, r3, #28
 8009a8a:	d501      	bpl.n	8009a90 <_vfiprintf_r+0x34>
 8009a8c:	692b      	ldr	r3, [r5, #16]
 8009a8e:	b99b      	cbnz	r3, 8009ab8 <_vfiprintf_r+0x5c>
 8009a90:	4629      	mov	r1, r5
 8009a92:	4630      	mov	r0, r6
 8009a94:	f000 f93a 	bl	8009d0c <__swsetup_r>
 8009a98:	b170      	cbz	r0, 8009ab8 <_vfiprintf_r+0x5c>
 8009a9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009a9c:	07dc      	lsls	r4, r3, #31
 8009a9e:	d504      	bpl.n	8009aaa <_vfiprintf_r+0x4e>
 8009aa0:	f04f 30ff 	mov.w	r0, #4294967295
 8009aa4:	b01d      	add	sp, #116	; 0x74
 8009aa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009aaa:	89ab      	ldrh	r3, [r5, #12]
 8009aac:	0598      	lsls	r0, r3, #22
 8009aae:	d4f7      	bmi.n	8009aa0 <_vfiprintf_r+0x44>
 8009ab0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009ab2:	f7fe fadd 	bl	8008070 <__retarget_lock_release_recursive>
 8009ab6:	e7f3      	b.n	8009aa0 <_vfiprintf_r+0x44>
 8009ab8:	2300      	movs	r3, #0
 8009aba:	9309      	str	r3, [sp, #36]	; 0x24
 8009abc:	2320      	movs	r3, #32
 8009abe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009ac2:	2330      	movs	r3, #48	; 0x30
 8009ac4:	f04f 0901 	mov.w	r9, #1
 8009ac8:	f8cd 800c 	str.w	r8, [sp, #12]
 8009acc:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8009c7c <_vfiprintf_r+0x220>
 8009ad0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009ad4:	4623      	mov	r3, r4
 8009ad6:	469a      	mov	sl, r3
 8009ad8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009adc:	b10a      	cbz	r2, 8009ae2 <_vfiprintf_r+0x86>
 8009ade:	2a25      	cmp	r2, #37	; 0x25
 8009ae0:	d1f9      	bne.n	8009ad6 <_vfiprintf_r+0x7a>
 8009ae2:	ebba 0b04 	subs.w	fp, sl, r4
 8009ae6:	d00b      	beq.n	8009b00 <_vfiprintf_r+0xa4>
 8009ae8:	465b      	mov	r3, fp
 8009aea:	4622      	mov	r2, r4
 8009aec:	4629      	mov	r1, r5
 8009aee:	4630      	mov	r0, r6
 8009af0:	f7ff ffa2 	bl	8009a38 <__sfputs_r>
 8009af4:	3001      	adds	r0, #1
 8009af6:	f000 80a9 	beq.w	8009c4c <_vfiprintf_r+0x1f0>
 8009afa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009afc:	445a      	add	r2, fp
 8009afe:	9209      	str	r2, [sp, #36]	; 0x24
 8009b00:	f89a 3000 	ldrb.w	r3, [sl]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	f000 80a1 	beq.w	8009c4c <_vfiprintf_r+0x1f0>
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	f04f 32ff 	mov.w	r2, #4294967295
 8009b10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b14:	f10a 0a01 	add.w	sl, sl, #1
 8009b18:	9304      	str	r3, [sp, #16]
 8009b1a:	9307      	str	r3, [sp, #28]
 8009b1c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009b20:	931a      	str	r3, [sp, #104]	; 0x68
 8009b22:	4654      	mov	r4, sl
 8009b24:	2205      	movs	r2, #5
 8009b26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b2a:	4854      	ldr	r0, [pc, #336]	; (8009c7c <_vfiprintf_r+0x220>)
 8009b2c:	f7fe faa9 	bl	8008082 <memchr>
 8009b30:	9a04      	ldr	r2, [sp, #16]
 8009b32:	b9d8      	cbnz	r0, 8009b6c <_vfiprintf_r+0x110>
 8009b34:	06d1      	lsls	r1, r2, #27
 8009b36:	bf44      	itt	mi
 8009b38:	2320      	movmi	r3, #32
 8009b3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b3e:	0713      	lsls	r3, r2, #28
 8009b40:	bf44      	itt	mi
 8009b42:	232b      	movmi	r3, #43	; 0x2b
 8009b44:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b48:	f89a 3000 	ldrb.w	r3, [sl]
 8009b4c:	2b2a      	cmp	r3, #42	; 0x2a
 8009b4e:	d015      	beq.n	8009b7c <_vfiprintf_r+0x120>
 8009b50:	4654      	mov	r4, sl
 8009b52:	2000      	movs	r0, #0
 8009b54:	f04f 0c0a 	mov.w	ip, #10
 8009b58:	9a07      	ldr	r2, [sp, #28]
 8009b5a:	4621      	mov	r1, r4
 8009b5c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b60:	3b30      	subs	r3, #48	; 0x30
 8009b62:	2b09      	cmp	r3, #9
 8009b64:	d94d      	bls.n	8009c02 <_vfiprintf_r+0x1a6>
 8009b66:	b1b0      	cbz	r0, 8009b96 <_vfiprintf_r+0x13a>
 8009b68:	9207      	str	r2, [sp, #28]
 8009b6a:	e014      	b.n	8009b96 <_vfiprintf_r+0x13a>
 8009b6c:	eba0 0308 	sub.w	r3, r0, r8
 8009b70:	fa09 f303 	lsl.w	r3, r9, r3
 8009b74:	4313      	orrs	r3, r2
 8009b76:	46a2      	mov	sl, r4
 8009b78:	9304      	str	r3, [sp, #16]
 8009b7a:	e7d2      	b.n	8009b22 <_vfiprintf_r+0xc6>
 8009b7c:	9b03      	ldr	r3, [sp, #12]
 8009b7e:	1d19      	adds	r1, r3, #4
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	9103      	str	r1, [sp, #12]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	bfbb      	ittet	lt
 8009b88:	425b      	neglt	r3, r3
 8009b8a:	f042 0202 	orrlt.w	r2, r2, #2
 8009b8e:	9307      	strge	r3, [sp, #28]
 8009b90:	9307      	strlt	r3, [sp, #28]
 8009b92:	bfb8      	it	lt
 8009b94:	9204      	strlt	r2, [sp, #16]
 8009b96:	7823      	ldrb	r3, [r4, #0]
 8009b98:	2b2e      	cmp	r3, #46	; 0x2e
 8009b9a:	d10c      	bne.n	8009bb6 <_vfiprintf_r+0x15a>
 8009b9c:	7863      	ldrb	r3, [r4, #1]
 8009b9e:	2b2a      	cmp	r3, #42	; 0x2a
 8009ba0:	d134      	bne.n	8009c0c <_vfiprintf_r+0x1b0>
 8009ba2:	9b03      	ldr	r3, [sp, #12]
 8009ba4:	3402      	adds	r4, #2
 8009ba6:	1d1a      	adds	r2, r3, #4
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	9203      	str	r2, [sp, #12]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	bfb8      	it	lt
 8009bb0:	f04f 33ff 	movlt.w	r3, #4294967295
 8009bb4:	9305      	str	r3, [sp, #20]
 8009bb6:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009c80 <_vfiprintf_r+0x224>
 8009bba:	2203      	movs	r2, #3
 8009bbc:	4650      	mov	r0, sl
 8009bbe:	7821      	ldrb	r1, [r4, #0]
 8009bc0:	f7fe fa5f 	bl	8008082 <memchr>
 8009bc4:	b138      	cbz	r0, 8009bd6 <_vfiprintf_r+0x17a>
 8009bc6:	2240      	movs	r2, #64	; 0x40
 8009bc8:	9b04      	ldr	r3, [sp, #16]
 8009bca:	eba0 000a 	sub.w	r0, r0, sl
 8009bce:	4082      	lsls	r2, r0
 8009bd0:	4313      	orrs	r3, r2
 8009bd2:	3401      	adds	r4, #1
 8009bd4:	9304      	str	r3, [sp, #16]
 8009bd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bda:	2206      	movs	r2, #6
 8009bdc:	4829      	ldr	r0, [pc, #164]	; (8009c84 <_vfiprintf_r+0x228>)
 8009bde:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009be2:	f7fe fa4e 	bl	8008082 <memchr>
 8009be6:	2800      	cmp	r0, #0
 8009be8:	d03f      	beq.n	8009c6a <_vfiprintf_r+0x20e>
 8009bea:	4b27      	ldr	r3, [pc, #156]	; (8009c88 <_vfiprintf_r+0x22c>)
 8009bec:	bb1b      	cbnz	r3, 8009c36 <_vfiprintf_r+0x1da>
 8009bee:	9b03      	ldr	r3, [sp, #12]
 8009bf0:	3307      	adds	r3, #7
 8009bf2:	f023 0307 	bic.w	r3, r3, #7
 8009bf6:	3308      	adds	r3, #8
 8009bf8:	9303      	str	r3, [sp, #12]
 8009bfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bfc:	443b      	add	r3, r7
 8009bfe:	9309      	str	r3, [sp, #36]	; 0x24
 8009c00:	e768      	b.n	8009ad4 <_vfiprintf_r+0x78>
 8009c02:	460c      	mov	r4, r1
 8009c04:	2001      	movs	r0, #1
 8009c06:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c0a:	e7a6      	b.n	8009b5a <_vfiprintf_r+0xfe>
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	f04f 0c0a 	mov.w	ip, #10
 8009c12:	4619      	mov	r1, r3
 8009c14:	3401      	adds	r4, #1
 8009c16:	9305      	str	r3, [sp, #20]
 8009c18:	4620      	mov	r0, r4
 8009c1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c1e:	3a30      	subs	r2, #48	; 0x30
 8009c20:	2a09      	cmp	r2, #9
 8009c22:	d903      	bls.n	8009c2c <_vfiprintf_r+0x1d0>
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d0c6      	beq.n	8009bb6 <_vfiprintf_r+0x15a>
 8009c28:	9105      	str	r1, [sp, #20]
 8009c2a:	e7c4      	b.n	8009bb6 <_vfiprintf_r+0x15a>
 8009c2c:	4604      	mov	r4, r0
 8009c2e:	2301      	movs	r3, #1
 8009c30:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c34:	e7f0      	b.n	8009c18 <_vfiprintf_r+0x1bc>
 8009c36:	ab03      	add	r3, sp, #12
 8009c38:	9300      	str	r3, [sp, #0]
 8009c3a:	462a      	mov	r2, r5
 8009c3c:	4630      	mov	r0, r6
 8009c3e:	4b13      	ldr	r3, [pc, #76]	; (8009c8c <_vfiprintf_r+0x230>)
 8009c40:	a904      	add	r1, sp, #16
 8009c42:	f7fd fc7b 	bl	800753c <_printf_float>
 8009c46:	4607      	mov	r7, r0
 8009c48:	1c78      	adds	r0, r7, #1
 8009c4a:	d1d6      	bne.n	8009bfa <_vfiprintf_r+0x19e>
 8009c4c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009c4e:	07d9      	lsls	r1, r3, #31
 8009c50:	d405      	bmi.n	8009c5e <_vfiprintf_r+0x202>
 8009c52:	89ab      	ldrh	r3, [r5, #12]
 8009c54:	059a      	lsls	r2, r3, #22
 8009c56:	d402      	bmi.n	8009c5e <_vfiprintf_r+0x202>
 8009c58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009c5a:	f7fe fa09 	bl	8008070 <__retarget_lock_release_recursive>
 8009c5e:	89ab      	ldrh	r3, [r5, #12]
 8009c60:	065b      	lsls	r3, r3, #25
 8009c62:	f53f af1d 	bmi.w	8009aa0 <_vfiprintf_r+0x44>
 8009c66:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009c68:	e71c      	b.n	8009aa4 <_vfiprintf_r+0x48>
 8009c6a:	ab03      	add	r3, sp, #12
 8009c6c:	9300      	str	r3, [sp, #0]
 8009c6e:	462a      	mov	r2, r5
 8009c70:	4630      	mov	r0, r6
 8009c72:	4b06      	ldr	r3, [pc, #24]	; (8009c8c <_vfiprintf_r+0x230>)
 8009c74:	a904      	add	r1, sp, #16
 8009c76:	f7fd ff01 	bl	8007a7c <_printf_i>
 8009c7a:	e7e4      	b.n	8009c46 <_vfiprintf_r+0x1ea>
 8009c7c:	0800af6c 	.word	0x0800af6c
 8009c80:	0800af72 	.word	0x0800af72
 8009c84:	0800af76 	.word	0x0800af76
 8009c88:	0800753d 	.word	0x0800753d
 8009c8c:	08009a39 	.word	0x08009a39

08009c90 <__swbuf_r>:
 8009c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c92:	460e      	mov	r6, r1
 8009c94:	4614      	mov	r4, r2
 8009c96:	4605      	mov	r5, r0
 8009c98:	b118      	cbz	r0, 8009ca2 <__swbuf_r+0x12>
 8009c9a:	6a03      	ldr	r3, [r0, #32]
 8009c9c:	b90b      	cbnz	r3, 8009ca2 <__swbuf_r+0x12>
 8009c9e:	f7fe f89b 	bl	8007dd8 <__sinit>
 8009ca2:	69a3      	ldr	r3, [r4, #24]
 8009ca4:	60a3      	str	r3, [r4, #8]
 8009ca6:	89a3      	ldrh	r3, [r4, #12]
 8009ca8:	071a      	lsls	r2, r3, #28
 8009caa:	d525      	bpl.n	8009cf8 <__swbuf_r+0x68>
 8009cac:	6923      	ldr	r3, [r4, #16]
 8009cae:	b31b      	cbz	r3, 8009cf8 <__swbuf_r+0x68>
 8009cb0:	6823      	ldr	r3, [r4, #0]
 8009cb2:	6922      	ldr	r2, [r4, #16]
 8009cb4:	b2f6      	uxtb	r6, r6
 8009cb6:	1a98      	subs	r0, r3, r2
 8009cb8:	6963      	ldr	r3, [r4, #20]
 8009cba:	4637      	mov	r7, r6
 8009cbc:	4283      	cmp	r3, r0
 8009cbe:	dc04      	bgt.n	8009cca <__swbuf_r+0x3a>
 8009cc0:	4621      	mov	r1, r4
 8009cc2:	4628      	mov	r0, r5
 8009cc4:	f7ff fe0a 	bl	80098dc <_fflush_r>
 8009cc8:	b9e0      	cbnz	r0, 8009d04 <__swbuf_r+0x74>
 8009cca:	68a3      	ldr	r3, [r4, #8]
 8009ccc:	3b01      	subs	r3, #1
 8009cce:	60a3      	str	r3, [r4, #8]
 8009cd0:	6823      	ldr	r3, [r4, #0]
 8009cd2:	1c5a      	adds	r2, r3, #1
 8009cd4:	6022      	str	r2, [r4, #0]
 8009cd6:	701e      	strb	r6, [r3, #0]
 8009cd8:	6962      	ldr	r2, [r4, #20]
 8009cda:	1c43      	adds	r3, r0, #1
 8009cdc:	429a      	cmp	r2, r3
 8009cde:	d004      	beq.n	8009cea <__swbuf_r+0x5a>
 8009ce0:	89a3      	ldrh	r3, [r4, #12]
 8009ce2:	07db      	lsls	r3, r3, #31
 8009ce4:	d506      	bpl.n	8009cf4 <__swbuf_r+0x64>
 8009ce6:	2e0a      	cmp	r6, #10
 8009ce8:	d104      	bne.n	8009cf4 <__swbuf_r+0x64>
 8009cea:	4621      	mov	r1, r4
 8009cec:	4628      	mov	r0, r5
 8009cee:	f7ff fdf5 	bl	80098dc <_fflush_r>
 8009cf2:	b938      	cbnz	r0, 8009d04 <__swbuf_r+0x74>
 8009cf4:	4638      	mov	r0, r7
 8009cf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009cf8:	4621      	mov	r1, r4
 8009cfa:	4628      	mov	r0, r5
 8009cfc:	f000 f806 	bl	8009d0c <__swsetup_r>
 8009d00:	2800      	cmp	r0, #0
 8009d02:	d0d5      	beq.n	8009cb0 <__swbuf_r+0x20>
 8009d04:	f04f 37ff 	mov.w	r7, #4294967295
 8009d08:	e7f4      	b.n	8009cf4 <__swbuf_r+0x64>
	...

08009d0c <__swsetup_r>:
 8009d0c:	b538      	push	{r3, r4, r5, lr}
 8009d0e:	4b2a      	ldr	r3, [pc, #168]	; (8009db8 <__swsetup_r+0xac>)
 8009d10:	4605      	mov	r5, r0
 8009d12:	6818      	ldr	r0, [r3, #0]
 8009d14:	460c      	mov	r4, r1
 8009d16:	b118      	cbz	r0, 8009d20 <__swsetup_r+0x14>
 8009d18:	6a03      	ldr	r3, [r0, #32]
 8009d1a:	b90b      	cbnz	r3, 8009d20 <__swsetup_r+0x14>
 8009d1c:	f7fe f85c 	bl	8007dd8 <__sinit>
 8009d20:	89a3      	ldrh	r3, [r4, #12]
 8009d22:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009d26:	0718      	lsls	r0, r3, #28
 8009d28:	d422      	bmi.n	8009d70 <__swsetup_r+0x64>
 8009d2a:	06d9      	lsls	r1, r3, #27
 8009d2c:	d407      	bmi.n	8009d3e <__swsetup_r+0x32>
 8009d2e:	2309      	movs	r3, #9
 8009d30:	602b      	str	r3, [r5, #0]
 8009d32:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009d36:	f04f 30ff 	mov.w	r0, #4294967295
 8009d3a:	81a3      	strh	r3, [r4, #12]
 8009d3c:	e034      	b.n	8009da8 <__swsetup_r+0x9c>
 8009d3e:	0758      	lsls	r0, r3, #29
 8009d40:	d512      	bpl.n	8009d68 <__swsetup_r+0x5c>
 8009d42:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009d44:	b141      	cbz	r1, 8009d58 <__swsetup_r+0x4c>
 8009d46:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d4a:	4299      	cmp	r1, r3
 8009d4c:	d002      	beq.n	8009d54 <__swsetup_r+0x48>
 8009d4e:	4628      	mov	r0, r5
 8009d50:	f7ff f822 	bl	8008d98 <_free_r>
 8009d54:	2300      	movs	r3, #0
 8009d56:	6363      	str	r3, [r4, #52]	; 0x34
 8009d58:	89a3      	ldrh	r3, [r4, #12]
 8009d5a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009d5e:	81a3      	strh	r3, [r4, #12]
 8009d60:	2300      	movs	r3, #0
 8009d62:	6063      	str	r3, [r4, #4]
 8009d64:	6923      	ldr	r3, [r4, #16]
 8009d66:	6023      	str	r3, [r4, #0]
 8009d68:	89a3      	ldrh	r3, [r4, #12]
 8009d6a:	f043 0308 	orr.w	r3, r3, #8
 8009d6e:	81a3      	strh	r3, [r4, #12]
 8009d70:	6923      	ldr	r3, [r4, #16]
 8009d72:	b94b      	cbnz	r3, 8009d88 <__swsetup_r+0x7c>
 8009d74:	89a3      	ldrh	r3, [r4, #12]
 8009d76:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009d7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009d7e:	d003      	beq.n	8009d88 <__swsetup_r+0x7c>
 8009d80:	4621      	mov	r1, r4
 8009d82:	4628      	mov	r0, r5
 8009d84:	f000 f883 	bl	8009e8e <__smakebuf_r>
 8009d88:	89a0      	ldrh	r0, [r4, #12]
 8009d8a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009d8e:	f010 0301 	ands.w	r3, r0, #1
 8009d92:	d00a      	beq.n	8009daa <__swsetup_r+0x9e>
 8009d94:	2300      	movs	r3, #0
 8009d96:	60a3      	str	r3, [r4, #8]
 8009d98:	6963      	ldr	r3, [r4, #20]
 8009d9a:	425b      	negs	r3, r3
 8009d9c:	61a3      	str	r3, [r4, #24]
 8009d9e:	6923      	ldr	r3, [r4, #16]
 8009da0:	b943      	cbnz	r3, 8009db4 <__swsetup_r+0xa8>
 8009da2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009da6:	d1c4      	bne.n	8009d32 <__swsetup_r+0x26>
 8009da8:	bd38      	pop	{r3, r4, r5, pc}
 8009daa:	0781      	lsls	r1, r0, #30
 8009dac:	bf58      	it	pl
 8009dae:	6963      	ldrpl	r3, [r4, #20]
 8009db0:	60a3      	str	r3, [r4, #8]
 8009db2:	e7f4      	b.n	8009d9e <__swsetup_r+0x92>
 8009db4:	2000      	movs	r0, #0
 8009db6:	e7f7      	b.n	8009da8 <__swsetup_r+0x9c>
 8009db8:	20000080 	.word	0x20000080

08009dbc <_raise_r>:
 8009dbc:	291f      	cmp	r1, #31
 8009dbe:	b538      	push	{r3, r4, r5, lr}
 8009dc0:	4604      	mov	r4, r0
 8009dc2:	460d      	mov	r5, r1
 8009dc4:	d904      	bls.n	8009dd0 <_raise_r+0x14>
 8009dc6:	2316      	movs	r3, #22
 8009dc8:	6003      	str	r3, [r0, #0]
 8009dca:	f04f 30ff 	mov.w	r0, #4294967295
 8009dce:	bd38      	pop	{r3, r4, r5, pc}
 8009dd0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009dd2:	b112      	cbz	r2, 8009dda <_raise_r+0x1e>
 8009dd4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009dd8:	b94b      	cbnz	r3, 8009dee <_raise_r+0x32>
 8009dda:	4620      	mov	r0, r4
 8009ddc:	f000 f830 	bl	8009e40 <_getpid_r>
 8009de0:	462a      	mov	r2, r5
 8009de2:	4601      	mov	r1, r0
 8009de4:	4620      	mov	r0, r4
 8009de6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009dea:	f000 b817 	b.w	8009e1c <_kill_r>
 8009dee:	2b01      	cmp	r3, #1
 8009df0:	d00a      	beq.n	8009e08 <_raise_r+0x4c>
 8009df2:	1c59      	adds	r1, r3, #1
 8009df4:	d103      	bne.n	8009dfe <_raise_r+0x42>
 8009df6:	2316      	movs	r3, #22
 8009df8:	6003      	str	r3, [r0, #0]
 8009dfa:	2001      	movs	r0, #1
 8009dfc:	e7e7      	b.n	8009dce <_raise_r+0x12>
 8009dfe:	2400      	movs	r4, #0
 8009e00:	4628      	mov	r0, r5
 8009e02:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009e06:	4798      	blx	r3
 8009e08:	2000      	movs	r0, #0
 8009e0a:	e7e0      	b.n	8009dce <_raise_r+0x12>

08009e0c <raise>:
 8009e0c:	4b02      	ldr	r3, [pc, #8]	; (8009e18 <raise+0xc>)
 8009e0e:	4601      	mov	r1, r0
 8009e10:	6818      	ldr	r0, [r3, #0]
 8009e12:	f7ff bfd3 	b.w	8009dbc <_raise_r>
 8009e16:	bf00      	nop
 8009e18:	20000080 	.word	0x20000080

08009e1c <_kill_r>:
 8009e1c:	b538      	push	{r3, r4, r5, lr}
 8009e1e:	2300      	movs	r3, #0
 8009e20:	4d06      	ldr	r5, [pc, #24]	; (8009e3c <_kill_r+0x20>)
 8009e22:	4604      	mov	r4, r0
 8009e24:	4608      	mov	r0, r1
 8009e26:	4611      	mov	r1, r2
 8009e28:	602b      	str	r3, [r5, #0]
 8009e2a:	f7f7 ff24 	bl	8001c76 <_kill>
 8009e2e:	1c43      	adds	r3, r0, #1
 8009e30:	d102      	bne.n	8009e38 <_kill_r+0x1c>
 8009e32:	682b      	ldr	r3, [r5, #0]
 8009e34:	b103      	cbz	r3, 8009e38 <_kill_r+0x1c>
 8009e36:	6023      	str	r3, [r4, #0]
 8009e38:	bd38      	pop	{r3, r4, r5, pc}
 8009e3a:	bf00      	nop
 8009e3c:	20000670 	.word	0x20000670

08009e40 <_getpid_r>:
 8009e40:	f7f7 bf12 	b.w	8001c68 <_getpid>

08009e44 <__swhatbuf_r>:
 8009e44:	b570      	push	{r4, r5, r6, lr}
 8009e46:	460c      	mov	r4, r1
 8009e48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e4c:	4615      	mov	r5, r2
 8009e4e:	2900      	cmp	r1, #0
 8009e50:	461e      	mov	r6, r3
 8009e52:	b096      	sub	sp, #88	; 0x58
 8009e54:	da0c      	bge.n	8009e70 <__swhatbuf_r+0x2c>
 8009e56:	89a3      	ldrh	r3, [r4, #12]
 8009e58:	2100      	movs	r1, #0
 8009e5a:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009e5e:	bf0c      	ite	eq
 8009e60:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009e64:	2340      	movne	r3, #64	; 0x40
 8009e66:	2000      	movs	r0, #0
 8009e68:	6031      	str	r1, [r6, #0]
 8009e6a:	602b      	str	r3, [r5, #0]
 8009e6c:	b016      	add	sp, #88	; 0x58
 8009e6e:	bd70      	pop	{r4, r5, r6, pc}
 8009e70:	466a      	mov	r2, sp
 8009e72:	f000 f849 	bl	8009f08 <_fstat_r>
 8009e76:	2800      	cmp	r0, #0
 8009e78:	dbed      	blt.n	8009e56 <__swhatbuf_r+0x12>
 8009e7a:	9901      	ldr	r1, [sp, #4]
 8009e7c:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009e80:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009e84:	4259      	negs	r1, r3
 8009e86:	4159      	adcs	r1, r3
 8009e88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e8c:	e7eb      	b.n	8009e66 <__swhatbuf_r+0x22>

08009e8e <__smakebuf_r>:
 8009e8e:	898b      	ldrh	r3, [r1, #12]
 8009e90:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009e92:	079d      	lsls	r5, r3, #30
 8009e94:	4606      	mov	r6, r0
 8009e96:	460c      	mov	r4, r1
 8009e98:	d507      	bpl.n	8009eaa <__smakebuf_r+0x1c>
 8009e9a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009e9e:	6023      	str	r3, [r4, #0]
 8009ea0:	6123      	str	r3, [r4, #16]
 8009ea2:	2301      	movs	r3, #1
 8009ea4:	6163      	str	r3, [r4, #20]
 8009ea6:	b002      	add	sp, #8
 8009ea8:	bd70      	pop	{r4, r5, r6, pc}
 8009eaa:	466a      	mov	r2, sp
 8009eac:	ab01      	add	r3, sp, #4
 8009eae:	f7ff ffc9 	bl	8009e44 <__swhatbuf_r>
 8009eb2:	9900      	ldr	r1, [sp, #0]
 8009eb4:	4605      	mov	r5, r0
 8009eb6:	4630      	mov	r0, r6
 8009eb8:	f7fd f958 	bl	800716c <_malloc_r>
 8009ebc:	b948      	cbnz	r0, 8009ed2 <__smakebuf_r+0x44>
 8009ebe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ec2:	059a      	lsls	r2, r3, #22
 8009ec4:	d4ef      	bmi.n	8009ea6 <__smakebuf_r+0x18>
 8009ec6:	f023 0303 	bic.w	r3, r3, #3
 8009eca:	f043 0302 	orr.w	r3, r3, #2
 8009ece:	81a3      	strh	r3, [r4, #12]
 8009ed0:	e7e3      	b.n	8009e9a <__smakebuf_r+0xc>
 8009ed2:	89a3      	ldrh	r3, [r4, #12]
 8009ed4:	6020      	str	r0, [r4, #0]
 8009ed6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009eda:	81a3      	strh	r3, [r4, #12]
 8009edc:	9b00      	ldr	r3, [sp, #0]
 8009ede:	6120      	str	r0, [r4, #16]
 8009ee0:	6163      	str	r3, [r4, #20]
 8009ee2:	9b01      	ldr	r3, [sp, #4]
 8009ee4:	b15b      	cbz	r3, 8009efe <__smakebuf_r+0x70>
 8009ee6:	4630      	mov	r0, r6
 8009ee8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009eec:	f000 f81e 	bl	8009f2c <_isatty_r>
 8009ef0:	b128      	cbz	r0, 8009efe <__smakebuf_r+0x70>
 8009ef2:	89a3      	ldrh	r3, [r4, #12]
 8009ef4:	f023 0303 	bic.w	r3, r3, #3
 8009ef8:	f043 0301 	orr.w	r3, r3, #1
 8009efc:	81a3      	strh	r3, [r4, #12]
 8009efe:	89a3      	ldrh	r3, [r4, #12]
 8009f00:	431d      	orrs	r5, r3
 8009f02:	81a5      	strh	r5, [r4, #12]
 8009f04:	e7cf      	b.n	8009ea6 <__smakebuf_r+0x18>
	...

08009f08 <_fstat_r>:
 8009f08:	b538      	push	{r3, r4, r5, lr}
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	4d06      	ldr	r5, [pc, #24]	; (8009f28 <_fstat_r+0x20>)
 8009f0e:	4604      	mov	r4, r0
 8009f10:	4608      	mov	r0, r1
 8009f12:	4611      	mov	r1, r2
 8009f14:	602b      	str	r3, [r5, #0]
 8009f16:	f7f7 ff0c 	bl	8001d32 <_fstat>
 8009f1a:	1c43      	adds	r3, r0, #1
 8009f1c:	d102      	bne.n	8009f24 <_fstat_r+0x1c>
 8009f1e:	682b      	ldr	r3, [r5, #0]
 8009f20:	b103      	cbz	r3, 8009f24 <_fstat_r+0x1c>
 8009f22:	6023      	str	r3, [r4, #0]
 8009f24:	bd38      	pop	{r3, r4, r5, pc}
 8009f26:	bf00      	nop
 8009f28:	20000670 	.word	0x20000670

08009f2c <_isatty_r>:
 8009f2c:	b538      	push	{r3, r4, r5, lr}
 8009f2e:	2300      	movs	r3, #0
 8009f30:	4d05      	ldr	r5, [pc, #20]	; (8009f48 <_isatty_r+0x1c>)
 8009f32:	4604      	mov	r4, r0
 8009f34:	4608      	mov	r0, r1
 8009f36:	602b      	str	r3, [r5, #0]
 8009f38:	f7f7 ff0a 	bl	8001d50 <_isatty>
 8009f3c:	1c43      	adds	r3, r0, #1
 8009f3e:	d102      	bne.n	8009f46 <_isatty_r+0x1a>
 8009f40:	682b      	ldr	r3, [r5, #0]
 8009f42:	b103      	cbz	r3, 8009f46 <_isatty_r+0x1a>
 8009f44:	6023      	str	r3, [r4, #0]
 8009f46:	bd38      	pop	{r3, r4, r5, pc}
 8009f48:	20000670 	.word	0x20000670

08009f4c <sinf>:
 8009f4c:	b507      	push	{r0, r1, r2, lr}
 8009f4e:	4a1b      	ldr	r2, [pc, #108]	; (8009fbc <sinf+0x70>)
 8009f50:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8009f54:	4293      	cmp	r3, r2
 8009f56:	4601      	mov	r1, r0
 8009f58:	dc06      	bgt.n	8009f68 <sinf+0x1c>
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	2100      	movs	r1, #0
 8009f5e:	b003      	add	sp, #12
 8009f60:	f85d eb04 	ldr.w	lr, [sp], #4
 8009f64:	f000 b8f2 	b.w	800a14c <__kernel_sinf>
 8009f68:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009f6c:	db04      	blt.n	8009f78 <sinf+0x2c>
 8009f6e:	f7f6 fdff 	bl	8000b70 <__aeabi_fsub>
 8009f72:	b003      	add	sp, #12
 8009f74:	f85d fb04 	ldr.w	pc, [sp], #4
 8009f78:	4669      	mov	r1, sp
 8009f7a:	f000 f95d 	bl	800a238 <__ieee754_rem_pio2f>
 8009f7e:	f000 0003 	and.w	r0, r0, #3
 8009f82:	2801      	cmp	r0, #1
 8009f84:	d008      	beq.n	8009f98 <sinf+0x4c>
 8009f86:	2802      	cmp	r0, #2
 8009f88:	d00b      	beq.n	8009fa2 <sinf+0x56>
 8009f8a:	b990      	cbnz	r0, 8009fb2 <sinf+0x66>
 8009f8c:	2201      	movs	r2, #1
 8009f8e:	9901      	ldr	r1, [sp, #4]
 8009f90:	9800      	ldr	r0, [sp, #0]
 8009f92:	f000 f8db 	bl	800a14c <__kernel_sinf>
 8009f96:	e7ec      	b.n	8009f72 <sinf+0x26>
 8009f98:	9901      	ldr	r1, [sp, #4]
 8009f9a:	9800      	ldr	r0, [sp, #0]
 8009f9c:	f000 f856 	bl	800a04c <__kernel_cosf>
 8009fa0:	e7e7      	b.n	8009f72 <sinf+0x26>
 8009fa2:	2201      	movs	r2, #1
 8009fa4:	9901      	ldr	r1, [sp, #4]
 8009fa6:	9800      	ldr	r0, [sp, #0]
 8009fa8:	f000 f8d0 	bl	800a14c <__kernel_sinf>
 8009fac:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8009fb0:	e7df      	b.n	8009f72 <sinf+0x26>
 8009fb2:	9901      	ldr	r1, [sp, #4]
 8009fb4:	9800      	ldr	r0, [sp, #0]
 8009fb6:	f000 f849 	bl	800a04c <__kernel_cosf>
 8009fba:	e7f7      	b.n	8009fac <sinf+0x60>
 8009fbc:	3f490fd8 	.word	0x3f490fd8

08009fc0 <round>:
 8009fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fc2:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8009fc6:	f2a7 32ff 	subw	r2, r7, #1023	; 0x3ff
 8009fca:	2a13      	cmp	r2, #19
 8009fcc:	460b      	mov	r3, r1
 8009fce:	4605      	mov	r5, r0
 8009fd0:	460c      	mov	r4, r1
 8009fd2:	dc18      	bgt.n	800a006 <round+0x46>
 8009fd4:	2a00      	cmp	r2, #0
 8009fd6:	da09      	bge.n	8009fec <round+0x2c>
 8009fd8:	3201      	adds	r2, #1
 8009fda:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8009fde:	d103      	bne.n	8009fe8 <round+0x28>
 8009fe0:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8009fe4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009fe8:	2200      	movs	r2, #0
 8009fea:	e029      	b.n	800a040 <round+0x80>
 8009fec:	4816      	ldr	r0, [pc, #88]	; (800a048 <round+0x88>)
 8009fee:	4110      	asrs	r0, r2
 8009ff0:	4001      	ands	r1, r0
 8009ff2:	4329      	orrs	r1, r5
 8009ff4:	d011      	beq.n	800a01a <round+0x5a>
 8009ff6:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009ffa:	fa41 f202 	asr.w	r2, r1, r2
 8009ffe:	4413      	add	r3, r2
 800a000:	ea23 0300 	bic.w	r3, r3, r0
 800a004:	e7f0      	b.n	8009fe8 <round+0x28>
 800a006:	2a33      	cmp	r2, #51	; 0x33
 800a008:	dd0a      	ble.n	800a020 <round+0x60>
 800a00a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800a00e:	d104      	bne.n	800a01a <round+0x5a>
 800a010:	4602      	mov	r2, r0
 800a012:	f7f6 f8ab 	bl	800016c <__adddf3>
 800a016:	4605      	mov	r5, r0
 800a018:	460c      	mov	r4, r1
 800a01a:	4628      	mov	r0, r5
 800a01c:	4621      	mov	r1, r4
 800a01e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a020:	f04f 30ff 	mov.w	r0, #4294967295
 800a024:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800a028:	40f8      	lsrs	r0, r7
 800a02a:	4228      	tst	r0, r5
 800a02c:	d0f5      	beq.n	800a01a <round+0x5a>
 800a02e:	f1c2 0133 	rsb	r1, r2, #51	; 0x33
 800a032:	2201      	movs	r2, #1
 800a034:	408a      	lsls	r2, r1
 800a036:	1952      	adds	r2, r2, r5
 800a038:	bf28      	it	cs
 800a03a:	3301      	addcs	r3, #1
 800a03c:	ea22 0200 	bic.w	r2, r2, r0
 800a040:	4619      	mov	r1, r3
 800a042:	4610      	mov	r0, r2
 800a044:	e7e7      	b.n	800a016 <round+0x56>
 800a046:	bf00      	nop
 800a048:	000fffff 	.word	0x000fffff

0800a04c <__kernel_cosf>:
 800a04c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a050:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 800a054:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 800a058:	4606      	mov	r6, r0
 800a05a:	4688      	mov	r8, r1
 800a05c:	da03      	bge.n	800a066 <__kernel_cosf+0x1a>
 800a05e:	f7f7 f857 	bl	8001110 <__aeabi_f2iz>
 800a062:	2800      	cmp	r0, #0
 800a064:	d05c      	beq.n	800a120 <__kernel_cosf+0xd4>
 800a066:	4631      	mov	r1, r6
 800a068:	4630      	mov	r0, r6
 800a06a:	f7f6 fe8b 	bl	8000d84 <__aeabi_fmul>
 800a06e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800a072:	4605      	mov	r5, r0
 800a074:	f7f6 fe86 	bl	8000d84 <__aeabi_fmul>
 800a078:	492b      	ldr	r1, [pc, #172]	; (800a128 <__kernel_cosf+0xdc>)
 800a07a:	4607      	mov	r7, r0
 800a07c:	4628      	mov	r0, r5
 800a07e:	f7f6 fe81 	bl	8000d84 <__aeabi_fmul>
 800a082:	492a      	ldr	r1, [pc, #168]	; (800a12c <__kernel_cosf+0xe0>)
 800a084:	f7f6 fd76 	bl	8000b74 <__addsf3>
 800a088:	4629      	mov	r1, r5
 800a08a:	f7f6 fe7b 	bl	8000d84 <__aeabi_fmul>
 800a08e:	4928      	ldr	r1, [pc, #160]	; (800a130 <__kernel_cosf+0xe4>)
 800a090:	f7f6 fd6e 	bl	8000b70 <__aeabi_fsub>
 800a094:	4629      	mov	r1, r5
 800a096:	f7f6 fe75 	bl	8000d84 <__aeabi_fmul>
 800a09a:	4926      	ldr	r1, [pc, #152]	; (800a134 <__kernel_cosf+0xe8>)
 800a09c:	f7f6 fd6a 	bl	8000b74 <__addsf3>
 800a0a0:	4629      	mov	r1, r5
 800a0a2:	f7f6 fe6f 	bl	8000d84 <__aeabi_fmul>
 800a0a6:	4924      	ldr	r1, [pc, #144]	; (800a138 <__kernel_cosf+0xec>)
 800a0a8:	f7f6 fd62 	bl	8000b70 <__aeabi_fsub>
 800a0ac:	4629      	mov	r1, r5
 800a0ae:	f7f6 fe69 	bl	8000d84 <__aeabi_fmul>
 800a0b2:	4922      	ldr	r1, [pc, #136]	; (800a13c <__kernel_cosf+0xf0>)
 800a0b4:	f7f6 fd5e 	bl	8000b74 <__addsf3>
 800a0b8:	4629      	mov	r1, r5
 800a0ba:	f7f6 fe63 	bl	8000d84 <__aeabi_fmul>
 800a0be:	4629      	mov	r1, r5
 800a0c0:	f7f6 fe60 	bl	8000d84 <__aeabi_fmul>
 800a0c4:	4641      	mov	r1, r8
 800a0c6:	4605      	mov	r5, r0
 800a0c8:	4630      	mov	r0, r6
 800a0ca:	f7f6 fe5b 	bl	8000d84 <__aeabi_fmul>
 800a0ce:	4601      	mov	r1, r0
 800a0d0:	4628      	mov	r0, r5
 800a0d2:	f7f6 fd4d 	bl	8000b70 <__aeabi_fsub>
 800a0d6:	4b1a      	ldr	r3, [pc, #104]	; (800a140 <__kernel_cosf+0xf4>)
 800a0d8:	4605      	mov	r5, r0
 800a0da:	429c      	cmp	r4, r3
 800a0dc:	dc0a      	bgt.n	800a0f4 <__kernel_cosf+0xa8>
 800a0de:	4601      	mov	r1, r0
 800a0e0:	4638      	mov	r0, r7
 800a0e2:	f7f6 fd45 	bl	8000b70 <__aeabi_fsub>
 800a0e6:	4601      	mov	r1, r0
 800a0e8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a0ec:	f7f6 fd40 	bl	8000b70 <__aeabi_fsub>
 800a0f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0f4:	4b13      	ldr	r3, [pc, #76]	; (800a144 <__kernel_cosf+0xf8>)
 800a0f6:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a0fa:	429c      	cmp	r4, r3
 800a0fc:	bfcc      	ite	gt
 800a0fe:	4c12      	ldrgt	r4, [pc, #72]	; (800a148 <__kernel_cosf+0xfc>)
 800a100:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 800a104:	4621      	mov	r1, r4
 800a106:	f7f6 fd33 	bl	8000b70 <__aeabi_fsub>
 800a10a:	4621      	mov	r1, r4
 800a10c:	4606      	mov	r6, r0
 800a10e:	4638      	mov	r0, r7
 800a110:	f7f6 fd2e 	bl	8000b70 <__aeabi_fsub>
 800a114:	4629      	mov	r1, r5
 800a116:	f7f6 fd2b 	bl	8000b70 <__aeabi_fsub>
 800a11a:	4601      	mov	r1, r0
 800a11c:	4630      	mov	r0, r6
 800a11e:	e7e5      	b.n	800a0ec <__kernel_cosf+0xa0>
 800a120:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a124:	e7e4      	b.n	800a0f0 <__kernel_cosf+0xa4>
 800a126:	bf00      	nop
 800a128:	ad47d74e 	.word	0xad47d74e
 800a12c:	310f74f6 	.word	0x310f74f6
 800a130:	3493f27c 	.word	0x3493f27c
 800a134:	37d00d01 	.word	0x37d00d01
 800a138:	3ab60b61 	.word	0x3ab60b61
 800a13c:	3d2aaaab 	.word	0x3d2aaaab
 800a140:	3e999999 	.word	0x3e999999
 800a144:	3f480000 	.word	0x3f480000
 800a148:	3e900000 	.word	0x3e900000

0800a14c <__kernel_sinf>:
 800a14c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a150:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800a154:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800a158:	4604      	mov	r4, r0
 800a15a:	460f      	mov	r7, r1
 800a15c:	4691      	mov	r9, r2
 800a15e:	da03      	bge.n	800a168 <__kernel_sinf+0x1c>
 800a160:	f7f6 ffd6 	bl	8001110 <__aeabi_f2iz>
 800a164:	2800      	cmp	r0, #0
 800a166:	d035      	beq.n	800a1d4 <__kernel_sinf+0x88>
 800a168:	4621      	mov	r1, r4
 800a16a:	4620      	mov	r0, r4
 800a16c:	f7f6 fe0a 	bl	8000d84 <__aeabi_fmul>
 800a170:	4605      	mov	r5, r0
 800a172:	4601      	mov	r1, r0
 800a174:	4620      	mov	r0, r4
 800a176:	f7f6 fe05 	bl	8000d84 <__aeabi_fmul>
 800a17a:	4929      	ldr	r1, [pc, #164]	; (800a220 <__kernel_sinf+0xd4>)
 800a17c:	4606      	mov	r6, r0
 800a17e:	4628      	mov	r0, r5
 800a180:	f7f6 fe00 	bl	8000d84 <__aeabi_fmul>
 800a184:	4927      	ldr	r1, [pc, #156]	; (800a224 <__kernel_sinf+0xd8>)
 800a186:	f7f6 fcf3 	bl	8000b70 <__aeabi_fsub>
 800a18a:	4629      	mov	r1, r5
 800a18c:	f7f6 fdfa 	bl	8000d84 <__aeabi_fmul>
 800a190:	4925      	ldr	r1, [pc, #148]	; (800a228 <__kernel_sinf+0xdc>)
 800a192:	f7f6 fcef 	bl	8000b74 <__addsf3>
 800a196:	4629      	mov	r1, r5
 800a198:	f7f6 fdf4 	bl	8000d84 <__aeabi_fmul>
 800a19c:	4923      	ldr	r1, [pc, #140]	; (800a22c <__kernel_sinf+0xe0>)
 800a19e:	f7f6 fce7 	bl	8000b70 <__aeabi_fsub>
 800a1a2:	4629      	mov	r1, r5
 800a1a4:	f7f6 fdee 	bl	8000d84 <__aeabi_fmul>
 800a1a8:	4921      	ldr	r1, [pc, #132]	; (800a230 <__kernel_sinf+0xe4>)
 800a1aa:	f7f6 fce3 	bl	8000b74 <__addsf3>
 800a1ae:	4680      	mov	r8, r0
 800a1b0:	f1b9 0f00 	cmp.w	r9, #0
 800a1b4:	d111      	bne.n	800a1da <__kernel_sinf+0x8e>
 800a1b6:	4601      	mov	r1, r0
 800a1b8:	4628      	mov	r0, r5
 800a1ba:	f7f6 fde3 	bl	8000d84 <__aeabi_fmul>
 800a1be:	491d      	ldr	r1, [pc, #116]	; (800a234 <__kernel_sinf+0xe8>)
 800a1c0:	f7f6 fcd6 	bl	8000b70 <__aeabi_fsub>
 800a1c4:	4631      	mov	r1, r6
 800a1c6:	f7f6 fddd 	bl	8000d84 <__aeabi_fmul>
 800a1ca:	4601      	mov	r1, r0
 800a1cc:	4620      	mov	r0, r4
 800a1ce:	f7f6 fcd1 	bl	8000b74 <__addsf3>
 800a1d2:	4604      	mov	r4, r0
 800a1d4:	4620      	mov	r0, r4
 800a1d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1da:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800a1de:	4638      	mov	r0, r7
 800a1e0:	f7f6 fdd0 	bl	8000d84 <__aeabi_fmul>
 800a1e4:	4641      	mov	r1, r8
 800a1e6:	4681      	mov	r9, r0
 800a1e8:	4630      	mov	r0, r6
 800a1ea:	f7f6 fdcb 	bl	8000d84 <__aeabi_fmul>
 800a1ee:	4601      	mov	r1, r0
 800a1f0:	4648      	mov	r0, r9
 800a1f2:	f7f6 fcbd 	bl	8000b70 <__aeabi_fsub>
 800a1f6:	4629      	mov	r1, r5
 800a1f8:	f7f6 fdc4 	bl	8000d84 <__aeabi_fmul>
 800a1fc:	4639      	mov	r1, r7
 800a1fe:	f7f6 fcb7 	bl	8000b70 <__aeabi_fsub>
 800a202:	490c      	ldr	r1, [pc, #48]	; (800a234 <__kernel_sinf+0xe8>)
 800a204:	4605      	mov	r5, r0
 800a206:	4630      	mov	r0, r6
 800a208:	f7f6 fdbc 	bl	8000d84 <__aeabi_fmul>
 800a20c:	4601      	mov	r1, r0
 800a20e:	4628      	mov	r0, r5
 800a210:	f7f6 fcb0 	bl	8000b74 <__addsf3>
 800a214:	4601      	mov	r1, r0
 800a216:	4620      	mov	r0, r4
 800a218:	f7f6 fcaa 	bl	8000b70 <__aeabi_fsub>
 800a21c:	e7d9      	b.n	800a1d2 <__kernel_sinf+0x86>
 800a21e:	bf00      	nop
 800a220:	2f2ec9d3 	.word	0x2f2ec9d3
 800a224:	32d72f34 	.word	0x32d72f34
 800a228:	3638ef1b 	.word	0x3638ef1b
 800a22c:	39500d01 	.word	0x39500d01
 800a230:	3c088889 	.word	0x3c088889
 800a234:	3e2aaaab 	.word	0x3e2aaaab

0800a238 <__ieee754_rem_pio2f>:
 800a238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a23c:	4aa0      	ldr	r2, [pc, #640]	; (800a4c0 <__ieee754_rem_pio2f+0x288>)
 800a23e:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800a242:	4296      	cmp	r6, r2
 800a244:	460c      	mov	r4, r1
 800a246:	4682      	mov	sl, r0
 800a248:	b087      	sub	sp, #28
 800a24a:	dc04      	bgt.n	800a256 <__ieee754_rem_pio2f+0x1e>
 800a24c:	2300      	movs	r3, #0
 800a24e:	6008      	str	r0, [r1, #0]
 800a250:	604b      	str	r3, [r1, #4]
 800a252:	2500      	movs	r5, #0
 800a254:	e01a      	b.n	800a28c <__ieee754_rem_pio2f+0x54>
 800a256:	4a9b      	ldr	r2, [pc, #620]	; (800a4c4 <__ieee754_rem_pio2f+0x28c>)
 800a258:	4296      	cmp	r6, r2
 800a25a:	dc4b      	bgt.n	800a2f4 <__ieee754_rem_pio2f+0xbc>
 800a25c:	2800      	cmp	r0, #0
 800a25e:	499a      	ldr	r1, [pc, #616]	; (800a4c8 <__ieee754_rem_pio2f+0x290>)
 800a260:	4f9a      	ldr	r7, [pc, #616]	; (800a4cc <__ieee754_rem_pio2f+0x294>)
 800a262:	f026 060f 	bic.w	r6, r6, #15
 800a266:	dd23      	ble.n	800a2b0 <__ieee754_rem_pio2f+0x78>
 800a268:	f7f6 fc82 	bl	8000b70 <__aeabi_fsub>
 800a26c:	42be      	cmp	r6, r7
 800a26e:	4605      	mov	r5, r0
 800a270:	d010      	beq.n	800a294 <__ieee754_rem_pio2f+0x5c>
 800a272:	4997      	ldr	r1, [pc, #604]	; (800a4d0 <__ieee754_rem_pio2f+0x298>)
 800a274:	f7f6 fc7c 	bl	8000b70 <__aeabi_fsub>
 800a278:	4601      	mov	r1, r0
 800a27a:	6020      	str	r0, [r4, #0]
 800a27c:	4628      	mov	r0, r5
 800a27e:	f7f6 fc77 	bl	8000b70 <__aeabi_fsub>
 800a282:	4993      	ldr	r1, [pc, #588]	; (800a4d0 <__ieee754_rem_pio2f+0x298>)
 800a284:	f7f6 fc74 	bl	8000b70 <__aeabi_fsub>
 800a288:	2501      	movs	r5, #1
 800a28a:	6060      	str	r0, [r4, #4]
 800a28c:	4628      	mov	r0, r5
 800a28e:	b007      	add	sp, #28
 800a290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a294:	498f      	ldr	r1, [pc, #572]	; (800a4d4 <__ieee754_rem_pio2f+0x29c>)
 800a296:	f7f6 fc6b 	bl	8000b70 <__aeabi_fsub>
 800a29a:	498f      	ldr	r1, [pc, #572]	; (800a4d8 <__ieee754_rem_pio2f+0x2a0>)
 800a29c:	4605      	mov	r5, r0
 800a29e:	f7f6 fc67 	bl	8000b70 <__aeabi_fsub>
 800a2a2:	4601      	mov	r1, r0
 800a2a4:	6020      	str	r0, [r4, #0]
 800a2a6:	4628      	mov	r0, r5
 800a2a8:	f7f6 fc62 	bl	8000b70 <__aeabi_fsub>
 800a2ac:	498a      	ldr	r1, [pc, #552]	; (800a4d8 <__ieee754_rem_pio2f+0x2a0>)
 800a2ae:	e7e9      	b.n	800a284 <__ieee754_rem_pio2f+0x4c>
 800a2b0:	f7f6 fc60 	bl	8000b74 <__addsf3>
 800a2b4:	42be      	cmp	r6, r7
 800a2b6:	4605      	mov	r5, r0
 800a2b8:	d00e      	beq.n	800a2d8 <__ieee754_rem_pio2f+0xa0>
 800a2ba:	4985      	ldr	r1, [pc, #532]	; (800a4d0 <__ieee754_rem_pio2f+0x298>)
 800a2bc:	f7f6 fc5a 	bl	8000b74 <__addsf3>
 800a2c0:	4601      	mov	r1, r0
 800a2c2:	6020      	str	r0, [r4, #0]
 800a2c4:	4628      	mov	r0, r5
 800a2c6:	f7f6 fc53 	bl	8000b70 <__aeabi_fsub>
 800a2ca:	4981      	ldr	r1, [pc, #516]	; (800a4d0 <__ieee754_rem_pio2f+0x298>)
 800a2cc:	f7f6 fc52 	bl	8000b74 <__addsf3>
 800a2d0:	f04f 35ff 	mov.w	r5, #4294967295
 800a2d4:	6060      	str	r0, [r4, #4]
 800a2d6:	e7d9      	b.n	800a28c <__ieee754_rem_pio2f+0x54>
 800a2d8:	497e      	ldr	r1, [pc, #504]	; (800a4d4 <__ieee754_rem_pio2f+0x29c>)
 800a2da:	f7f6 fc4b 	bl	8000b74 <__addsf3>
 800a2de:	497e      	ldr	r1, [pc, #504]	; (800a4d8 <__ieee754_rem_pio2f+0x2a0>)
 800a2e0:	4605      	mov	r5, r0
 800a2e2:	f7f6 fc47 	bl	8000b74 <__addsf3>
 800a2e6:	4601      	mov	r1, r0
 800a2e8:	6020      	str	r0, [r4, #0]
 800a2ea:	4628      	mov	r0, r5
 800a2ec:	f7f6 fc40 	bl	8000b70 <__aeabi_fsub>
 800a2f0:	4979      	ldr	r1, [pc, #484]	; (800a4d8 <__ieee754_rem_pio2f+0x2a0>)
 800a2f2:	e7eb      	b.n	800a2cc <__ieee754_rem_pio2f+0x94>
 800a2f4:	4a79      	ldr	r2, [pc, #484]	; (800a4dc <__ieee754_rem_pio2f+0x2a4>)
 800a2f6:	4296      	cmp	r6, r2
 800a2f8:	f300 8091 	bgt.w	800a41e <__ieee754_rem_pio2f+0x1e6>
 800a2fc:	f000 f8fa 	bl	800a4f4 <fabsf>
 800a300:	4977      	ldr	r1, [pc, #476]	; (800a4e0 <__ieee754_rem_pio2f+0x2a8>)
 800a302:	4607      	mov	r7, r0
 800a304:	f7f6 fd3e 	bl	8000d84 <__aeabi_fmul>
 800a308:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800a30c:	f7f6 fc32 	bl	8000b74 <__addsf3>
 800a310:	f7f6 fefe 	bl	8001110 <__aeabi_f2iz>
 800a314:	4605      	mov	r5, r0
 800a316:	f7f6 fce1 	bl	8000cdc <__aeabi_i2f>
 800a31a:	496b      	ldr	r1, [pc, #428]	; (800a4c8 <__ieee754_rem_pio2f+0x290>)
 800a31c:	4681      	mov	r9, r0
 800a31e:	f7f6 fd31 	bl	8000d84 <__aeabi_fmul>
 800a322:	4601      	mov	r1, r0
 800a324:	4638      	mov	r0, r7
 800a326:	f7f6 fc23 	bl	8000b70 <__aeabi_fsub>
 800a32a:	4969      	ldr	r1, [pc, #420]	; (800a4d0 <__ieee754_rem_pio2f+0x298>)
 800a32c:	4680      	mov	r8, r0
 800a32e:	4648      	mov	r0, r9
 800a330:	f7f6 fd28 	bl	8000d84 <__aeabi_fmul>
 800a334:	2d1f      	cmp	r5, #31
 800a336:	4607      	mov	r7, r0
 800a338:	dc0c      	bgt.n	800a354 <__ieee754_rem_pio2f+0x11c>
 800a33a:	4a6a      	ldr	r2, [pc, #424]	; (800a4e4 <__ieee754_rem_pio2f+0x2ac>)
 800a33c:	1e69      	subs	r1, r5, #1
 800a33e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800a342:	f026 03ff 	bic.w	r3, r6, #255	; 0xff
 800a346:	4293      	cmp	r3, r2
 800a348:	d004      	beq.n	800a354 <__ieee754_rem_pio2f+0x11c>
 800a34a:	4639      	mov	r1, r7
 800a34c:	4640      	mov	r0, r8
 800a34e:	f7f6 fc0f 	bl	8000b70 <__aeabi_fsub>
 800a352:	e00b      	b.n	800a36c <__ieee754_rem_pio2f+0x134>
 800a354:	4639      	mov	r1, r7
 800a356:	4640      	mov	r0, r8
 800a358:	f7f6 fc0a 	bl	8000b70 <__aeabi_fsub>
 800a35c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800a360:	ebc3 53d6 	rsb	r3, r3, r6, lsr #23
 800a364:	2b08      	cmp	r3, #8
 800a366:	ea4f 5be6 	mov.w	fp, r6, asr #23
 800a36a:	dc01      	bgt.n	800a370 <__ieee754_rem_pio2f+0x138>
 800a36c:	6020      	str	r0, [r4, #0]
 800a36e:	e026      	b.n	800a3be <__ieee754_rem_pio2f+0x186>
 800a370:	4958      	ldr	r1, [pc, #352]	; (800a4d4 <__ieee754_rem_pio2f+0x29c>)
 800a372:	4648      	mov	r0, r9
 800a374:	f7f6 fd06 	bl	8000d84 <__aeabi_fmul>
 800a378:	4607      	mov	r7, r0
 800a37a:	4601      	mov	r1, r0
 800a37c:	4640      	mov	r0, r8
 800a37e:	f7f6 fbf7 	bl	8000b70 <__aeabi_fsub>
 800a382:	4601      	mov	r1, r0
 800a384:	4606      	mov	r6, r0
 800a386:	4640      	mov	r0, r8
 800a388:	f7f6 fbf2 	bl	8000b70 <__aeabi_fsub>
 800a38c:	4639      	mov	r1, r7
 800a38e:	f7f6 fbef 	bl	8000b70 <__aeabi_fsub>
 800a392:	4607      	mov	r7, r0
 800a394:	4950      	ldr	r1, [pc, #320]	; (800a4d8 <__ieee754_rem_pio2f+0x2a0>)
 800a396:	4648      	mov	r0, r9
 800a398:	f7f6 fcf4 	bl	8000d84 <__aeabi_fmul>
 800a39c:	4639      	mov	r1, r7
 800a39e:	f7f6 fbe7 	bl	8000b70 <__aeabi_fsub>
 800a3a2:	4601      	mov	r1, r0
 800a3a4:	4607      	mov	r7, r0
 800a3a6:	4630      	mov	r0, r6
 800a3a8:	f7f6 fbe2 	bl	8000b70 <__aeabi_fsub>
 800a3ac:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800a3b0:	ebab 0b03 	sub.w	fp, fp, r3
 800a3b4:	f1bb 0f19 	cmp.w	fp, #25
 800a3b8:	dc16      	bgt.n	800a3e8 <__ieee754_rem_pio2f+0x1b0>
 800a3ba:	46b0      	mov	r8, r6
 800a3bc:	6020      	str	r0, [r4, #0]
 800a3be:	6826      	ldr	r6, [r4, #0]
 800a3c0:	4640      	mov	r0, r8
 800a3c2:	4631      	mov	r1, r6
 800a3c4:	f7f6 fbd4 	bl	8000b70 <__aeabi_fsub>
 800a3c8:	4639      	mov	r1, r7
 800a3ca:	f7f6 fbd1 	bl	8000b70 <__aeabi_fsub>
 800a3ce:	f1ba 0f00 	cmp.w	sl, #0
 800a3d2:	6060      	str	r0, [r4, #4]
 800a3d4:	f6bf af5a 	bge.w	800a28c <__ieee754_rem_pio2f+0x54>
 800a3d8:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800a3dc:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800a3e0:	6026      	str	r6, [r4, #0]
 800a3e2:	6060      	str	r0, [r4, #4]
 800a3e4:	426d      	negs	r5, r5
 800a3e6:	e751      	b.n	800a28c <__ieee754_rem_pio2f+0x54>
 800a3e8:	493f      	ldr	r1, [pc, #252]	; (800a4e8 <__ieee754_rem_pio2f+0x2b0>)
 800a3ea:	4648      	mov	r0, r9
 800a3ec:	f7f6 fcca 	bl	8000d84 <__aeabi_fmul>
 800a3f0:	4607      	mov	r7, r0
 800a3f2:	4601      	mov	r1, r0
 800a3f4:	4630      	mov	r0, r6
 800a3f6:	f7f6 fbbb 	bl	8000b70 <__aeabi_fsub>
 800a3fa:	4601      	mov	r1, r0
 800a3fc:	4680      	mov	r8, r0
 800a3fe:	4630      	mov	r0, r6
 800a400:	f7f6 fbb6 	bl	8000b70 <__aeabi_fsub>
 800a404:	4639      	mov	r1, r7
 800a406:	f7f6 fbb3 	bl	8000b70 <__aeabi_fsub>
 800a40a:	4606      	mov	r6, r0
 800a40c:	4937      	ldr	r1, [pc, #220]	; (800a4ec <__ieee754_rem_pio2f+0x2b4>)
 800a40e:	4648      	mov	r0, r9
 800a410:	f7f6 fcb8 	bl	8000d84 <__aeabi_fmul>
 800a414:	4631      	mov	r1, r6
 800a416:	f7f6 fbab 	bl	8000b70 <__aeabi_fsub>
 800a41a:	4607      	mov	r7, r0
 800a41c:	e795      	b.n	800a34a <__ieee754_rem_pio2f+0x112>
 800a41e:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800a422:	db05      	blt.n	800a430 <__ieee754_rem_pio2f+0x1f8>
 800a424:	4601      	mov	r1, r0
 800a426:	f7f6 fba3 	bl	8000b70 <__aeabi_fsub>
 800a42a:	6060      	str	r0, [r4, #4]
 800a42c:	6020      	str	r0, [r4, #0]
 800a42e:	e710      	b.n	800a252 <__ieee754_rem_pio2f+0x1a>
 800a430:	15f7      	asrs	r7, r6, #23
 800a432:	3f86      	subs	r7, #134	; 0x86
 800a434:	eba6 56c7 	sub.w	r6, r6, r7, lsl #23
 800a438:	4630      	mov	r0, r6
 800a43a:	f7f6 fe69 	bl	8001110 <__aeabi_f2iz>
 800a43e:	f7f6 fc4d 	bl	8000cdc <__aeabi_i2f>
 800a442:	4601      	mov	r1, r0
 800a444:	9003      	str	r0, [sp, #12]
 800a446:	4630      	mov	r0, r6
 800a448:	f7f6 fb92 	bl	8000b70 <__aeabi_fsub>
 800a44c:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800a450:	f7f6 fc98 	bl	8000d84 <__aeabi_fmul>
 800a454:	4606      	mov	r6, r0
 800a456:	f7f6 fe5b 	bl	8001110 <__aeabi_f2iz>
 800a45a:	f7f6 fc3f 	bl	8000cdc <__aeabi_i2f>
 800a45e:	4601      	mov	r1, r0
 800a460:	9004      	str	r0, [sp, #16]
 800a462:	4605      	mov	r5, r0
 800a464:	4630      	mov	r0, r6
 800a466:	f7f6 fb83 	bl	8000b70 <__aeabi_fsub>
 800a46a:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800a46e:	f7f6 fc89 	bl	8000d84 <__aeabi_fmul>
 800a472:	2100      	movs	r1, #0
 800a474:	9005      	str	r0, [sp, #20]
 800a476:	f7f6 fe19 	bl	80010ac <__aeabi_fcmpeq>
 800a47a:	b1f0      	cbz	r0, 800a4ba <__ieee754_rem_pio2f+0x282>
 800a47c:	2100      	movs	r1, #0
 800a47e:	4628      	mov	r0, r5
 800a480:	f7f6 fe14 	bl	80010ac <__aeabi_fcmpeq>
 800a484:	2800      	cmp	r0, #0
 800a486:	bf14      	ite	ne
 800a488:	2301      	movne	r3, #1
 800a48a:	2302      	moveq	r3, #2
 800a48c:	4a18      	ldr	r2, [pc, #96]	; (800a4f0 <__ieee754_rem_pio2f+0x2b8>)
 800a48e:	4621      	mov	r1, r4
 800a490:	9201      	str	r2, [sp, #4]
 800a492:	2202      	movs	r2, #2
 800a494:	a803      	add	r0, sp, #12
 800a496:	9200      	str	r2, [sp, #0]
 800a498:	463a      	mov	r2, r7
 800a49a:	f000 f82f 	bl	800a4fc <__kernel_rem_pio2f>
 800a49e:	f1ba 0f00 	cmp.w	sl, #0
 800a4a2:	4605      	mov	r5, r0
 800a4a4:	f6bf aef2 	bge.w	800a28c <__ieee754_rem_pio2f+0x54>
 800a4a8:	6823      	ldr	r3, [r4, #0]
 800a4aa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a4ae:	6023      	str	r3, [r4, #0]
 800a4b0:	6863      	ldr	r3, [r4, #4]
 800a4b2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a4b6:	6063      	str	r3, [r4, #4]
 800a4b8:	e794      	b.n	800a3e4 <__ieee754_rem_pio2f+0x1ac>
 800a4ba:	2303      	movs	r3, #3
 800a4bc:	e7e6      	b.n	800a48c <__ieee754_rem_pio2f+0x254>
 800a4be:	bf00      	nop
 800a4c0:	3f490fd8 	.word	0x3f490fd8
 800a4c4:	4016cbe3 	.word	0x4016cbe3
 800a4c8:	3fc90f80 	.word	0x3fc90f80
 800a4cc:	3fc90fd0 	.word	0x3fc90fd0
 800a4d0:	37354443 	.word	0x37354443
 800a4d4:	37354400 	.word	0x37354400
 800a4d8:	2e85a308 	.word	0x2e85a308
 800a4dc:	43490f80 	.word	0x43490f80
 800a4e0:	3f22f984 	.word	0x3f22f984
 800a4e4:	0800afc4 	.word	0x0800afc4
 800a4e8:	2e85a300 	.word	0x2e85a300
 800a4ec:	248d3132 	.word	0x248d3132
 800a4f0:	0800b044 	.word	0x0800b044

0800a4f4 <fabsf>:
 800a4f4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800a4f8:	4770      	bx	lr
	...

0800a4fc <__kernel_rem_pio2f>:
 800a4fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a500:	b0db      	sub	sp, #364	; 0x16c
 800a502:	9202      	str	r2, [sp, #8]
 800a504:	9304      	str	r3, [sp, #16]
 800a506:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800a508:	4bbb      	ldr	r3, [pc, #748]	; (800a7f8 <__kernel_rem_pio2f+0x2fc>)
 800a50a:	9005      	str	r0, [sp, #20]
 800a50c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a510:	9100      	str	r1, [sp, #0]
 800a512:	9301      	str	r3, [sp, #4]
 800a514:	9b04      	ldr	r3, [sp, #16]
 800a516:	3b01      	subs	r3, #1
 800a518:	9303      	str	r3, [sp, #12]
 800a51a:	9b02      	ldr	r3, [sp, #8]
 800a51c:	1d1a      	adds	r2, r3, #4
 800a51e:	f2c0 809b 	blt.w	800a658 <__kernel_rem_pio2f+0x15c>
 800a522:	1edc      	subs	r4, r3, #3
 800a524:	bf48      	it	mi
 800a526:	1d1c      	addmi	r4, r3, #4
 800a528:	10e4      	asrs	r4, r4, #3
 800a52a:	2500      	movs	r5, #0
 800a52c:	f04f 0b00 	mov.w	fp, #0
 800a530:	1c67      	adds	r7, r4, #1
 800a532:	00fb      	lsls	r3, r7, #3
 800a534:	9306      	str	r3, [sp, #24]
 800a536:	9b02      	ldr	r3, [sp, #8]
 800a538:	9a03      	ldr	r2, [sp, #12]
 800a53a:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 800a53e:	9b01      	ldr	r3, [sp, #4]
 800a540:	eba4 0802 	sub.w	r8, r4, r2
 800a544:	eb03 0902 	add.w	r9, r3, r2
 800a548:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800a54a:	ae1e      	add	r6, sp, #120	; 0x78
 800a54c:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 800a550:	454d      	cmp	r5, r9
 800a552:	f340 8083 	ble.w	800a65c <__kernel_rem_pio2f+0x160>
 800a556:	9a04      	ldr	r2, [sp, #16]
 800a558:	ab1e      	add	r3, sp, #120	; 0x78
 800a55a:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 800a55e:	f04f 0900 	mov.w	r9, #0
 800a562:	2300      	movs	r3, #0
 800a564:	f50d 7b8c 	add.w	fp, sp, #280	; 0x118
 800a568:	9a01      	ldr	r2, [sp, #4]
 800a56a:	4591      	cmp	r9, r2
 800a56c:	f340 809e 	ble.w	800a6ac <__kernel_rem_pio2f+0x1b0>
 800a570:	4613      	mov	r3, r2
 800a572:	aa0a      	add	r2, sp, #40	; 0x28
 800a574:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a578:	9308      	str	r3, [sp, #32]
 800a57a:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800a57c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a580:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a584:	9307      	str	r3, [sp, #28]
 800a586:	ac0a      	add	r4, sp, #40	; 0x28
 800a588:	4626      	mov	r6, r4
 800a58a:	46c3      	mov	fp, r8
 800a58c:	f04f 4987 	mov.w	r9, #1132462080	; 0x43800000
 800a590:	ab5a      	add	r3, sp, #360	; 0x168
 800a592:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 800a596:	f853 5c50 	ldr.w	r5, [r3, #-80]
 800a59a:	f50d 7a8c 	add.w	sl, sp, #280	; 0x118
 800a59e:	f1bb 0f00 	cmp.w	fp, #0
 800a5a2:	f300 8088 	bgt.w	800a6b6 <__kernel_rem_pio2f+0x1ba>
 800a5a6:	4639      	mov	r1, r7
 800a5a8:	4628      	mov	r0, r5
 800a5aa:	f000 fa5b 	bl	800aa64 <scalbnf>
 800a5ae:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 800a5b2:	4605      	mov	r5, r0
 800a5b4:	f7f6 fbe6 	bl	8000d84 <__aeabi_fmul>
 800a5b8:	f000 faa0 	bl	800aafc <floorf>
 800a5bc:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 800a5c0:	f7f6 fbe0 	bl	8000d84 <__aeabi_fmul>
 800a5c4:	4601      	mov	r1, r0
 800a5c6:	4628      	mov	r0, r5
 800a5c8:	f7f6 fad2 	bl	8000b70 <__aeabi_fsub>
 800a5cc:	4605      	mov	r5, r0
 800a5ce:	f7f6 fd9f 	bl	8001110 <__aeabi_f2iz>
 800a5d2:	4606      	mov	r6, r0
 800a5d4:	f7f6 fb82 	bl	8000cdc <__aeabi_i2f>
 800a5d8:	4601      	mov	r1, r0
 800a5da:	4628      	mov	r0, r5
 800a5dc:	f7f6 fac8 	bl	8000b70 <__aeabi_fsub>
 800a5e0:	2f00      	cmp	r7, #0
 800a5e2:	4681      	mov	r9, r0
 800a5e4:	f340 8086 	ble.w	800a6f4 <__kernel_rem_pio2f+0x1f8>
 800a5e8:	f108 32ff 	add.w	r2, r8, #4294967295
 800a5ec:	ab0a      	add	r3, sp, #40	; 0x28
 800a5ee:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 800a5f2:	f1c7 0108 	rsb	r1, r7, #8
 800a5f6:	fa45 f301 	asr.w	r3, r5, r1
 800a5fa:	441e      	add	r6, r3
 800a5fc:	408b      	lsls	r3, r1
 800a5fe:	1aed      	subs	r5, r5, r3
 800a600:	ab0a      	add	r3, sp, #40	; 0x28
 800a602:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a606:	f1c7 0307 	rsb	r3, r7, #7
 800a60a:	411d      	asrs	r5, r3
 800a60c:	2d00      	cmp	r5, #0
 800a60e:	dd7f      	ble.n	800a710 <__kernel_rem_pio2f+0x214>
 800a610:	2200      	movs	r2, #0
 800a612:	4692      	mov	sl, r2
 800a614:	3601      	adds	r6, #1
 800a616:	4590      	cmp	r8, r2
 800a618:	f300 80b0 	bgt.w	800a77c <__kernel_rem_pio2f+0x280>
 800a61c:	2f00      	cmp	r7, #0
 800a61e:	dd05      	ble.n	800a62c <__kernel_rem_pio2f+0x130>
 800a620:	2f01      	cmp	r7, #1
 800a622:	f000 80bd 	beq.w	800a7a0 <__kernel_rem_pio2f+0x2a4>
 800a626:	2f02      	cmp	r7, #2
 800a628:	f000 80c5 	beq.w	800a7b6 <__kernel_rem_pio2f+0x2ba>
 800a62c:	2d02      	cmp	r5, #2
 800a62e:	d16f      	bne.n	800a710 <__kernel_rem_pio2f+0x214>
 800a630:	4649      	mov	r1, r9
 800a632:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a636:	f7f6 fa9b 	bl	8000b70 <__aeabi_fsub>
 800a63a:	4681      	mov	r9, r0
 800a63c:	f1ba 0f00 	cmp.w	sl, #0
 800a640:	d066      	beq.n	800a710 <__kernel_rem_pio2f+0x214>
 800a642:	4639      	mov	r1, r7
 800a644:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a648:	f000 fa0c 	bl	800aa64 <scalbnf>
 800a64c:	4601      	mov	r1, r0
 800a64e:	4648      	mov	r0, r9
 800a650:	f7f6 fa8e 	bl	8000b70 <__aeabi_fsub>
 800a654:	4681      	mov	r9, r0
 800a656:	e05b      	b.n	800a710 <__kernel_rem_pio2f+0x214>
 800a658:	2400      	movs	r4, #0
 800a65a:	e766      	b.n	800a52a <__kernel_rem_pio2f+0x2e>
 800a65c:	eb18 0f05 	cmn.w	r8, r5
 800a660:	d407      	bmi.n	800a672 <__kernel_rem_pio2f+0x176>
 800a662:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 800a666:	f7f6 fb39 	bl	8000cdc <__aeabi_i2f>
 800a66a:	f846 0b04 	str.w	r0, [r6], #4
 800a66e:	3501      	adds	r5, #1
 800a670:	e76e      	b.n	800a550 <__kernel_rem_pio2f+0x54>
 800a672:	4658      	mov	r0, fp
 800a674:	e7f9      	b.n	800a66a <__kernel_rem_pio2f+0x16e>
 800a676:	9307      	str	r3, [sp, #28]
 800a678:	9b05      	ldr	r3, [sp, #20]
 800a67a:	f8da 1000 	ldr.w	r1, [sl]
 800a67e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800a682:	f7f6 fb7f 	bl	8000d84 <__aeabi_fmul>
 800a686:	4601      	mov	r1, r0
 800a688:	4630      	mov	r0, r6
 800a68a:	f7f6 fa73 	bl	8000b74 <__addsf3>
 800a68e:	4606      	mov	r6, r0
 800a690:	9b07      	ldr	r3, [sp, #28]
 800a692:	f108 0801 	add.w	r8, r8, #1
 800a696:	9a03      	ldr	r2, [sp, #12]
 800a698:	f1aa 0a04 	sub.w	sl, sl, #4
 800a69c:	4590      	cmp	r8, r2
 800a69e:	ddea      	ble.n	800a676 <__kernel_rem_pio2f+0x17a>
 800a6a0:	f84b 6b04 	str.w	r6, [fp], #4
 800a6a4:	f109 0901 	add.w	r9, r9, #1
 800a6a8:	3504      	adds	r5, #4
 800a6aa:	e75d      	b.n	800a568 <__kernel_rem_pio2f+0x6c>
 800a6ac:	46aa      	mov	sl, r5
 800a6ae:	461e      	mov	r6, r3
 800a6b0:	f04f 0800 	mov.w	r8, #0
 800a6b4:	e7ef      	b.n	800a696 <__kernel_rem_pio2f+0x19a>
 800a6b6:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800a6ba:	4628      	mov	r0, r5
 800a6bc:	f7f6 fb62 	bl	8000d84 <__aeabi_fmul>
 800a6c0:	f7f6 fd26 	bl	8001110 <__aeabi_f2iz>
 800a6c4:	f7f6 fb0a 	bl	8000cdc <__aeabi_i2f>
 800a6c8:	4649      	mov	r1, r9
 800a6ca:	9009      	str	r0, [sp, #36]	; 0x24
 800a6cc:	f7f6 fb5a 	bl	8000d84 <__aeabi_fmul>
 800a6d0:	4601      	mov	r1, r0
 800a6d2:	4628      	mov	r0, r5
 800a6d4:	f7f6 fa4c 	bl	8000b70 <__aeabi_fsub>
 800a6d8:	f7f6 fd1a 	bl	8001110 <__aeabi_f2iz>
 800a6dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6de:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a6e2:	f846 0b04 	str.w	r0, [r6], #4
 800a6e6:	f85a 102b 	ldr.w	r1, [sl, fp, lsl #2]
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	f7f6 fa42 	bl	8000b74 <__addsf3>
 800a6f0:	4605      	mov	r5, r0
 800a6f2:	e754      	b.n	800a59e <__kernel_rem_pio2f+0xa2>
 800a6f4:	d106      	bne.n	800a704 <__kernel_rem_pio2f+0x208>
 800a6f6:	f108 33ff 	add.w	r3, r8, #4294967295
 800a6fa:	aa0a      	add	r2, sp, #40	; 0x28
 800a6fc:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 800a700:	11ed      	asrs	r5, r5, #7
 800a702:	e783      	b.n	800a60c <__kernel_rem_pio2f+0x110>
 800a704:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800a708:	f7f6 fcee 	bl	80010e8 <__aeabi_fcmpge>
 800a70c:	4605      	mov	r5, r0
 800a70e:	bb98      	cbnz	r0, 800a778 <__kernel_rem_pio2f+0x27c>
 800a710:	2100      	movs	r1, #0
 800a712:	4648      	mov	r0, r9
 800a714:	f7f6 fcca 	bl	80010ac <__aeabi_fcmpeq>
 800a718:	2800      	cmp	r0, #0
 800a71a:	f000 8098 	beq.w	800a84e <__kernel_rem_pio2f+0x352>
 800a71e:	f108 34ff 	add.w	r4, r8, #4294967295
 800a722:	4623      	mov	r3, r4
 800a724:	2200      	movs	r2, #0
 800a726:	9901      	ldr	r1, [sp, #4]
 800a728:	428b      	cmp	r3, r1
 800a72a:	da4c      	bge.n	800a7c6 <__kernel_rem_pio2f+0x2ca>
 800a72c:	2a00      	cmp	r2, #0
 800a72e:	d067      	beq.n	800a800 <__kernel_rem_pio2f+0x304>
 800a730:	ab0a      	add	r3, sp, #40	; 0x28
 800a732:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800a736:	3f08      	subs	r7, #8
 800a738:	2b00      	cmp	r3, #0
 800a73a:	f000 8086 	beq.w	800a84a <__kernel_rem_pio2f+0x34e>
 800a73e:	4639      	mov	r1, r7
 800a740:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a744:	f000 f98e 	bl	800aa64 <scalbnf>
 800a748:	46a2      	mov	sl, r4
 800a74a:	4681      	mov	r9, r0
 800a74c:	f04f 586e 	mov.w	r8, #998244352	; 0x3b800000
 800a750:	af46      	add	r7, sp, #280	; 0x118
 800a752:	f1ba 0f00 	cmp.w	sl, #0
 800a756:	f280 80af 	bge.w	800a8b8 <__kernel_rem_pio2f+0x3bc>
 800a75a:	4627      	mov	r7, r4
 800a75c:	2200      	movs	r2, #0
 800a75e:	2f00      	cmp	r7, #0
 800a760:	f2c0 80d9 	blt.w	800a916 <__kernel_rem_pio2f+0x41a>
 800a764:	a946      	add	r1, sp, #280	; 0x118
 800a766:	4690      	mov	r8, r2
 800a768:	f04f 0a00 	mov.w	sl, #0
 800a76c:	4b23      	ldr	r3, [pc, #140]	; (800a7fc <__kernel_rem_pio2f+0x300>)
 800a76e:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 800a772:	eba4 0907 	sub.w	r9, r4, r7
 800a776:	e0c2      	b.n	800a8fe <__kernel_rem_pio2f+0x402>
 800a778:	2502      	movs	r5, #2
 800a77a:	e749      	b.n	800a610 <__kernel_rem_pio2f+0x114>
 800a77c:	6823      	ldr	r3, [r4, #0]
 800a77e:	f1ba 0f00 	cmp.w	sl, #0
 800a782:	d108      	bne.n	800a796 <__kernel_rem_pio2f+0x29a>
 800a784:	b11b      	cbz	r3, 800a78e <__kernel_rem_pio2f+0x292>
 800a786:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800a78a:	6023      	str	r3, [r4, #0]
 800a78c:	2301      	movs	r3, #1
 800a78e:	469a      	mov	sl, r3
 800a790:	3201      	adds	r2, #1
 800a792:	3404      	adds	r4, #4
 800a794:	e73f      	b.n	800a616 <__kernel_rem_pio2f+0x11a>
 800a796:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800a79a:	6023      	str	r3, [r4, #0]
 800a79c:	4653      	mov	r3, sl
 800a79e:	e7f6      	b.n	800a78e <__kernel_rem_pio2f+0x292>
 800a7a0:	f108 32ff 	add.w	r2, r8, #4294967295
 800a7a4:	ab0a      	add	r3, sp, #40	; 0x28
 800a7a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a7ae:	a90a      	add	r1, sp, #40	; 0x28
 800a7b0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800a7b4:	e73a      	b.n	800a62c <__kernel_rem_pio2f+0x130>
 800a7b6:	f108 32ff 	add.w	r2, r8, #4294967295
 800a7ba:	ab0a      	add	r3, sp, #40	; 0x28
 800a7bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a7c4:	e7f3      	b.n	800a7ae <__kernel_rem_pio2f+0x2b2>
 800a7c6:	a90a      	add	r1, sp, #40	; 0x28
 800a7c8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800a7cc:	3b01      	subs	r3, #1
 800a7ce:	430a      	orrs	r2, r1
 800a7d0:	e7a9      	b.n	800a726 <__kernel_rem_pio2f+0x22a>
 800a7d2:	3401      	adds	r4, #1
 800a7d4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a7d8:	2a00      	cmp	r2, #0
 800a7da:	d0fa      	beq.n	800a7d2 <__kernel_rem_pio2f+0x2d6>
 800a7dc:	9b04      	ldr	r3, [sp, #16]
 800a7de:	aa1e      	add	r2, sp, #120	; 0x78
 800a7e0:	4443      	add	r3, r8
 800a7e2:	f108 0601 	add.w	r6, r8, #1
 800a7e6:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800a7ea:	4444      	add	r4, r8
 800a7ec:	f50d 798c 	add.w	r9, sp, #280	; 0x118
 800a7f0:	42b4      	cmp	r4, r6
 800a7f2:	da08      	bge.n	800a806 <__kernel_rem_pio2f+0x30a>
 800a7f4:	46a0      	mov	r8, r4
 800a7f6:	e6c6      	b.n	800a586 <__kernel_rem_pio2f+0x8a>
 800a7f8:	0800b388 	.word	0x0800b388
 800a7fc:	0800b35c 	.word	0x0800b35c
 800a800:	2401      	movs	r4, #1
 800a802:	9b08      	ldr	r3, [sp, #32]
 800a804:	e7e6      	b.n	800a7d4 <__kernel_rem_pio2f+0x2d8>
 800a806:	9b07      	ldr	r3, [sp, #28]
 800a808:	46ab      	mov	fp, r5
 800a80a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a80e:	f7f6 fa65 	bl	8000cdc <__aeabi_i2f>
 800a812:	f04f 0a00 	mov.w	sl, #0
 800a816:	f04f 0800 	mov.w	r8, #0
 800a81a:	6028      	str	r0, [r5, #0]
 800a81c:	9b03      	ldr	r3, [sp, #12]
 800a81e:	459a      	cmp	sl, r3
 800a820:	dd04      	ble.n	800a82c <__kernel_rem_pio2f+0x330>
 800a822:	f849 8026 	str.w	r8, [r9, r6, lsl #2]
 800a826:	3504      	adds	r5, #4
 800a828:	3601      	adds	r6, #1
 800a82a:	e7e1      	b.n	800a7f0 <__kernel_rem_pio2f+0x2f4>
 800a82c:	9b05      	ldr	r3, [sp, #20]
 800a82e:	f85b 0904 	ldr.w	r0, [fp], #-4
 800a832:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 800a836:	f7f6 faa5 	bl	8000d84 <__aeabi_fmul>
 800a83a:	4601      	mov	r1, r0
 800a83c:	4640      	mov	r0, r8
 800a83e:	f7f6 f999 	bl	8000b74 <__addsf3>
 800a842:	f10a 0a01 	add.w	sl, sl, #1
 800a846:	4680      	mov	r8, r0
 800a848:	e7e8      	b.n	800a81c <__kernel_rem_pio2f+0x320>
 800a84a:	3c01      	subs	r4, #1
 800a84c:	e770      	b.n	800a730 <__kernel_rem_pio2f+0x234>
 800a84e:	9b06      	ldr	r3, [sp, #24]
 800a850:	9a02      	ldr	r2, [sp, #8]
 800a852:	4648      	mov	r0, r9
 800a854:	1a99      	subs	r1, r3, r2
 800a856:	f000 f905 	bl	800aa64 <scalbnf>
 800a85a:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800a85e:	4604      	mov	r4, r0
 800a860:	f7f6 fc42 	bl	80010e8 <__aeabi_fcmpge>
 800a864:	b300      	cbz	r0, 800a8a8 <__kernel_rem_pio2f+0x3ac>
 800a866:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800a86a:	4620      	mov	r0, r4
 800a86c:	f7f6 fa8a 	bl	8000d84 <__aeabi_fmul>
 800a870:	f7f6 fc4e 	bl	8001110 <__aeabi_f2iz>
 800a874:	f7f6 fa32 	bl	8000cdc <__aeabi_i2f>
 800a878:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800a87c:	4681      	mov	r9, r0
 800a87e:	f7f6 fa81 	bl	8000d84 <__aeabi_fmul>
 800a882:	4601      	mov	r1, r0
 800a884:	4620      	mov	r0, r4
 800a886:	f7f6 f973 	bl	8000b70 <__aeabi_fsub>
 800a88a:	f7f6 fc41 	bl	8001110 <__aeabi_f2iz>
 800a88e:	ab0a      	add	r3, sp, #40	; 0x28
 800a890:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800a894:	4648      	mov	r0, r9
 800a896:	f7f6 fc3b 	bl	8001110 <__aeabi_f2iz>
 800a89a:	f108 0401 	add.w	r4, r8, #1
 800a89e:	ab0a      	add	r3, sp, #40	; 0x28
 800a8a0:	3708      	adds	r7, #8
 800a8a2:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a8a6:	e74a      	b.n	800a73e <__kernel_rem_pio2f+0x242>
 800a8a8:	4620      	mov	r0, r4
 800a8aa:	f7f6 fc31 	bl	8001110 <__aeabi_f2iz>
 800a8ae:	ab0a      	add	r3, sp, #40	; 0x28
 800a8b0:	4644      	mov	r4, r8
 800a8b2:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800a8b6:	e742      	b.n	800a73e <__kernel_rem_pio2f+0x242>
 800a8b8:	ab0a      	add	r3, sp, #40	; 0x28
 800a8ba:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800a8be:	f7f6 fa0d 	bl	8000cdc <__aeabi_i2f>
 800a8c2:	4649      	mov	r1, r9
 800a8c4:	f7f6 fa5e 	bl	8000d84 <__aeabi_fmul>
 800a8c8:	4641      	mov	r1, r8
 800a8ca:	f847 002a 	str.w	r0, [r7, sl, lsl #2]
 800a8ce:	4648      	mov	r0, r9
 800a8d0:	f7f6 fa58 	bl	8000d84 <__aeabi_fmul>
 800a8d4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a8d8:	4681      	mov	r9, r0
 800a8da:	e73a      	b.n	800a752 <__kernel_rem_pio2f+0x256>
 800a8dc:	f853 0b04 	ldr.w	r0, [r3], #4
 800a8e0:	f85b 1b04 	ldr.w	r1, [fp], #4
 800a8e4:	9203      	str	r2, [sp, #12]
 800a8e6:	9302      	str	r3, [sp, #8]
 800a8e8:	f7f6 fa4c 	bl	8000d84 <__aeabi_fmul>
 800a8ec:	4601      	mov	r1, r0
 800a8ee:	4640      	mov	r0, r8
 800a8f0:	f7f6 f940 	bl	8000b74 <__addsf3>
 800a8f4:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a8f8:	4680      	mov	r8, r0
 800a8fa:	f10a 0a01 	add.w	sl, sl, #1
 800a8fe:	9901      	ldr	r1, [sp, #4]
 800a900:	458a      	cmp	sl, r1
 800a902:	dc01      	bgt.n	800a908 <__kernel_rem_pio2f+0x40c>
 800a904:	45ca      	cmp	sl, r9
 800a906:	dde9      	ble.n	800a8dc <__kernel_rem_pio2f+0x3e0>
 800a908:	ab5a      	add	r3, sp, #360	; 0x168
 800a90a:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 800a90e:	f849 8ca0 	str.w	r8, [r9, #-160]
 800a912:	3f01      	subs	r7, #1
 800a914:	e723      	b.n	800a75e <__kernel_rem_pio2f+0x262>
 800a916:	9b64      	ldr	r3, [sp, #400]	; 0x190
 800a918:	2b02      	cmp	r3, #2
 800a91a:	dc07      	bgt.n	800a92c <__kernel_rem_pio2f+0x430>
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	dc4e      	bgt.n	800a9be <__kernel_rem_pio2f+0x4c2>
 800a920:	d02e      	beq.n	800a980 <__kernel_rem_pio2f+0x484>
 800a922:	f006 0007 	and.w	r0, r6, #7
 800a926:	b05b      	add	sp, #364	; 0x16c
 800a928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a92c:	9b64      	ldr	r3, [sp, #400]	; 0x190
 800a92e:	2b03      	cmp	r3, #3
 800a930:	d1f7      	bne.n	800a922 <__kernel_rem_pio2f+0x426>
 800a932:	f10d 0bc8 	add.w	fp, sp, #200	; 0xc8
 800a936:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 800a93a:	46b8      	mov	r8, r7
 800a93c:	46a2      	mov	sl, r4
 800a93e:	f1ba 0f00 	cmp.w	sl, #0
 800a942:	dc49      	bgt.n	800a9d8 <__kernel_rem_pio2f+0x4dc>
 800a944:	46a1      	mov	r9, r4
 800a946:	f1b9 0f01 	cmp.w	r9, #1
 800a94a:	dc60      	bgt.n	800aa0e <__kernel_rem_pio2f+0x512>
 800a94c:	2000      	movs	r0, #0
 800a94e:	2c01      	cmp	r4, #1
 800a950:	dc76      	bgt.n	800aa40 <__kernel_rem_pio2f+0x544>
 800a952:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 800a954:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 800a956:	2d00      	cmp	r5, #0
 800a958:	d178      	bne.n	800aa4c <__kernel_rem_pio2f+0x550>
 800a95a:	9900      	ldr	r1, [sp, #0]
 800a95c:	600a      	str	r2, [r1, #0]
 800a95e:	460a      	mov	r2, r1
 800a960:	604b      	str	r3, [r1, #4]
 800a962:	6090      	str	r0, [r2, #8]
 800a964:	e7dd      	b.n	800a922 <__kernel_rem_pio2f+0x426>
 800a966:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 800a96a:	f7f6 f903 	bl	8000b74 <__addsf3>
 800a96e:	3c01      	subs	r4, #1
 800a970:	2c00      	cmp	r4, #0
 800a972:	daf8      	bge.n	800a966 <__kernel_rem_pio2f+0x46a>
 800a974:	b10d      	cbz	r5, 800a97a <__kernel_rem_pio2f+0x47e>
 800a976:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800a97a:	9b00      	ldr	r3, [sp, #0]
 800a97c:	6018      	str	r0, [r3, #0]
 800a97e:	e7d0      	b.n	800a922 <__kernel_rem_pio2f+0x426>
 800a980:	2000      	movs	r0, #0
 800a982:	af32      	add	r7, sp, #200	; 0xc8
 800a984:	e7f4      	b.n	800a970 <__kernel_rem_pio2f+0x474>
 800a986:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 800a98a:	f7f6 f8f3 	bl	8000b74 <__addsf3>
 800a98e:	f108 38ff 	add.w	r8, r8, #4294967295
 800a992:	f1b8 0f00 	cmp.w	r8, #0
 800a996:	daf6      	bge.n	800a986 <__kernel_rem_pio2f+0x48a>
 800a998:	b1ad      	cbz	r5, 800a9c6 <__kernel_rem_pio2f+0x4ca>
 800a99a:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 800a99e:	9a00      	ldr	r2, [sp, #0]
 800a9a0:	4601      	mov	r1, r0
 800a9a2:	6013      	str	r3, [r2, #0]
 800a9a4:	9832      	ldr	r0, [sp, #200]	; 0xc8
 800a9a6:	f7f6 f8e3 	bl	8000b70 <__aeabi_fsub>
 800a9aa:	f04f 0801 	mov.w	r8, #1
 800a9ae:	4544      	cmp	r4, r8
 800a9b0:	da0b      	bge.n	800a9ca <__kernel_rem_pio2f+0x4ce>
 800a9b2:	b10d      	cbz	r5, 800a9b8 <__kernel_rem_pio2f+0x4bc>
 800a9b4:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800a9b8:	9b00      	ldr	r3, [sp, #0]
 800a9ba:	6058      	str	r0, [r3, #4]
 800a9bc:	e7b1      	b.n	800a922 <__kernel_rem_pio2f+0x426>
 800a9be:	46a0      	mov	r8, r4
 800a9c0:	2000      	movs	r0, #0
 800a9c2:	af32      	add	r7, sp, #200	; 0xc8
 800a9c4:	e7e5      	b.n	800a992 <__kernel_rem_pio2f+0x496>
 800a9c6:	4603      	mov	r3, r0
 800a9c8:	e7e9      	b.n	800a99e <__kernel_rem_pio2f+0x4a2>
 800a9ca:	f857 1f04 	ldr.w	r1, [r7, #4]!
 800a9ce:	f7f6 f8d1 	bl	8000b74 <__addsf3>
 800a9d2:	f108 0801 	add.w	r8, r8, #1
 800a9d6:	e7ea      	b.n	800a9ae <__kernel_rem_pio2f+0x4b2>
 800a9d8:	f8d8 3000 	ldr.w	r3, [r8]
 800a9dc:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800a9e0:	4619      	mov	r1, r3
 800a9e2:	4610      	mov	r0, r2
 800a9e4:	9302      	str	r3, [sp, #8]
 800a9e6:	9201      	str	r2, [sp, #4]
 800a9e8:	f7f6 f8c4 	bl	8000b74 <__addsf3>
 800a9ec:	9a01      	ldr	r2, [sp, #4]
 800a9ee:	4601      	mov	r1, r0
 800a9f0:	4681      	mov	r9, r0
 800a9f2:	4610      	mov	r0, r2
 800a9f4:	f7f6 f8bc 	bl	8000b70 <__aeabi_fsub>
 800a9f8:	9b02      	ldr	r3, [sp, #8]
 800a9fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a9fe:	4619      	mov	r1, r3
 800aa00:	f7f6 f8b8 	bl	8000b74 <__addsf3>
 800aa04:	f848 0904 	str.w	r0, [r8], #-4
 800aa08:	f8c8 9000 	str.w	r9, [r8]
 800aa0c:	e797      	b.n	800a93e <__kernel_rem_pio2f+0x442>
 800aa0e:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800aa12:	f8d7 a000 	ldr.w	sl, [r7]
 800aa16:	4618      	mov	r0, r3
 800aa18:	4651      	mov	r1, sl
 800aa1a:	9301      	str	r3, [sp, #4]
 800aa1c:	f7f6 f8aa 	bl	8000b74 <__addsf3>
 800aa20:	9b01      	ldr	r3, [sp, #4]
 800aa22:	4601      	mov	r1, r0
 800aa24:	4680      	mov	r8, r0
 800aa26:	4618      	mov	r0, r3
 800aa28:	f7f6 f8a2 	bl	8000b70 <__aeabi_fsub>
 800aa2c:	4651      	mov	r1, sl
 800aa2e:	f7f6 f8a1 	bl	8000b74 <__addsf3>
 800aa32:	f847 0904 	str.w	r0, [r7], #-4
 800aa36:	f109 39ff 	add.w	r9, r9, #4294967295
 800aa3a:	f8c7 8000 	str.w	r8, [r7]
 800aa3e:	e782      	b.n	800a946 <__kernel_rem_pio2f+0x44a>
 800aa40:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 800aa44:	f7f6 f896 	bl	8000b74 <__addsf3>
 800aa48:	3c01      	subs	r4, #1
 800aa4a:	e780      	b.n	800a94e <__kernel_rem_pio2f+0x452>
 800aa4c:	9900      	ldr	r1, [sp, #0]
 800aa4e:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 800aa52:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800aa56:	600a      	str	r2, [r1, #0]
 800aa58:	604b      	str	r3, [r1, #4]
 800aa5a:	460a      	mov	r2, r1
 800aa5c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800aa60:	e77f      	b.n	800a962 <__kernel_rem_pio2f+0x466>
 800aa62:	bf00      	nop

0800aa64 <scalbnf>:
 800aa64:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800aa68:	b538      	push	{r3, r4, r5, lr}
 800aa6a:	4603      	mov	r3, r0
 800aa6c:	460d      	mov	r5, r1
 800aa6e:	4604      	mov	r4, r0
 800aa70:	d02e      	beq.n	800aad0 <scalbnf+0x6c>
 800aa72:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800aa76:	d304      	bcc.n	800aa82 <scalbnf+0x1e>
 800aa78:	4601      	mov	r1, r0
 800aa7a:	f7f6 f87b 	bl	8000b74 <__addsf3>
 800aa7e:	4603      	mov	r3, r0
 800aa80:	e026      	b.n	800aad0 <scalbnf+0x6c>
 800aa82:	f010 4fff 	tst.w	r0, #2139095040	; 0x7f800000
 800aa86:	d118      	bne.n	800aaba <scalbnf+0x56>
 800aa88:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 800aa8c:	f7f6 f97a 	bl	8000d84 <__aeabi_fmul>
 800aa90:	4a17      	ldr	r2, [pc, #92]	; (800aaf0 <scalbnf+0x8c>)
 800aa92:	4603      	mov	r3, r0
 800aa94:	4295      	cmp	r5, r2
 800aa96:	db0c      	blt.n	800aab2 <scalbnf+0x4e>
 800aa98:	4604      	mov	r4, r0
 800aa9a:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800aa9e:	3a19      	subs	r2, #25
 800aaa0:	f24c 3150 	movw	r1, #50000	; 0xc350
 800aaa4:	428d      	cmp	r5, r1
 800aaa6:	dd0a      	ble.n	800aabe <scalbnf+0x5a>
 800aaa8:	4912      	ldr	r1, [pc, #72]	; (800aaf4 <scalbnf+0x90>)
 800aaaa:	4618      	mov	r0, r3
 800aaac:	f361 001e 	bfi	r0, r1, #0, #31
 800aab0:	e000      	b.n	800aab4 <scalbnf+0x50>
 800aab2:	4911      	ldr	r1, [pc, #68]	; (800aaf8 <scalbnf+0x94>)
 800aab4:	f7f6 f966 	bl	8000d84 <__aeabi_fmul>
 800aab8:	e7e1      	b.n	800aa7e <scalbnf+0x1a>
 800aaba:	0dd2      	lsrs	r2, r2, #23
 800aabc:	e7f0      	b.n	800aaa0 <scalbnf+0x3c>
 800aabe:	1951      	adds	r1, r2, r5
 800aac0:	29fe      	cmp	r1, #254	; 0xfe
 800aac2:	dcf1      	bgt.n	800aaa8 <scalbnf+0x44>
 800aac4:	2900      	cmp	r1, #0
 800aac6:	dd05      	ble.n	800aad4 <scalbnf+0x70>
 800aac8:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 800aacc:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 800aad0:	4618      	mov	r0, r3
 800aad2:	bd38      	pop	{r3, r4, r5, pc}
 800aad4:	f111 0f16 	cmn.w	r1, #22
 800aad8:	da01      	bge.n	800aade <scalbnf+0x7a>
 800aada:	4907      	ldr	r1, [pc, #28]	; (800aaf8 <scalbnf+0x94>)
 800aadc:	e7e5      	b.n	800aaaa <scalbnf+0x46>
 800aade:	f101 0019 	add.w	r0, r1, #25
 800aae2:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 800aae6:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 800aaea:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 800aaee:	e7e1      	b.n	800aab4 <scalbnf+0x50>
 800aaf0:	ffff3cb0 	.word	0xffff3cb0
 800aaf4:	7149f2ca 	.word	0x7149f2ca
 800aaf8:	0da24260 	.word	0x0da24260

0800aafc <floorf>:
 800aafc:	b570      	push	{r4, r5, r6, lr}
 800aafe:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 800ab02:	3d7f      	subs	r5, #127	; 0x7f
 800ab04:	2d16      	cmp	r5, #22
 800ab06:	4601      	mov	r1, r0
 800ab08:	4604      	mov	r4, r0
 800ab0a:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800ab0e:	dc25      	bgt.n	800ab5c <floorf+0x60>
 800ab10:	2d00      	cmp	r5, #0
 800ab12:	da0e      	bge.n	800ab32 <floorf+0x36>
 800ab14:	4916      	ldr	r1, [pc, #88]	; (800ab70 <floorf+0x74>)
 800ab16:	f7f6 f82d 	bl	8000b74 <__addsf3>
 800ab1a:	2100      	movs	r1, #0
 800ab1c:	f7f6 faee 	bl	80010fc <__aeabi_fcmpgt>
 800ab20:	b128      	cbz	r0, 800ab2e <floorf+0x32>
 800ab22:	2c00      	cmp	r4, #0
 800ab24:	da22      	bge.n	800ab6c <floorf+0x70>
 800ab26:	4b13      	ldr	r3, [pc, #76]	; (800ab74 <floorf+0x78>)
 800ab28:	2e00      	cmp	r6, #0
 800ab2a:	bf18      	it	ne
 800ab2c:	461c      	movne	r4, r3
 800ab2e:	4621      	mov	r1, r4
 800ab30:	e01a      	b.n	800ab68 <floorf+0x6c>
 800ab32:	4e11      	ldr	r6, [pc, #68]	; (800ab78 <floorf+0x7c>)
 800ab34:	412e      	asrs	r6, r5
 800ab36:	4230      	tst	r0, r6
 800ab38:	d016      	beq.n	800ab68 <floorf+0x6c>
 800ab3a:	490d      	ldr	r1, [pc, #52]	; (800ab70 <floorf+0x74>)
 800ab3c:	f7f6 f81a 	bl	8000b74 <__addsf3>
 800ab40:	2100      	movs	r1, #0
 800ab42:	f7f6 fadb 	bl	80010fc <__aeabi_fcmpgt>
 800ab46:	2800      	cmp	r0, #0
 800ab48:	d0f1      	beq.n	800ab2e <floorf+0x32>
 800ab4a:	2c00      	cmp	r4, #0
 800ab4c:	bfbe      	ittt	lt
 800ab4e:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 800ab52:	412b      	asrlt	r3, r5
 800ab54:	18e4      	addlt	r4, r4, r3
 800ab56:	ea24 0406 	bic.w	r4, r4, r6
 800ab5a:	e7e8      	b.n	800ab2e <floorf+0x32>
 800ab5c:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800ab60:	d302      	bcc.n	800ab68 <floorf+0x6c>
 800ab62:	f7f6 f807 	bl	8000b74 <__addsf3>
 800ab66:	4601      	mov	r1, r0
 800ab68:	4608      	mov	r0, r1
 800ab6a:	bd70      	pop	{r4, r5, r6, pc}
 800ab6c:	2400      	movs	r4, #0
 800ab6e:	e7de      	b.n	800ab2e <floorf+0x32>
 800ab70:	7149f2ca 	.word	0x7149f2ca
 800ab74:	bf800000 	.word	0xbf800000
 800ab78:	007fffff 	.word	0x007fffff

0800ab7c <_init>:
 800ab7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab7e:	bf00      	nop
 800ab80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab82:	bc08      	pop	{r3}
 800ab84:	469e      	mov	lr, r3
 800ab86:	4770      	bx	lr

0800ab88 <_fini>:
 800ab88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab8a:	bf00      	nop
 800ab8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab8e:	bc08      	pop	{r3}
 800ab90:	469e      	mov	lr, r3
 800ab92:	4770      	bx	lr
