{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519207488151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519207488151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 13:04:48 2018 " "Processing started: Wed Feb 21 13:04:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519207488151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519207488151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Hardsploit_TEMPLATE -c Hardsploit_TEMPLATE " "Command: quartus_map --read_settings_files=on --write_settings_files=off Hardsploit_TEMPLATE -c Hardsploit_TEMPLATE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519207488151 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1519207488901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardsploit_template.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hardsploit_template.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HARDSPLOIT_TEMPLATE " "Found entity 1: HARDSPLOIT_TEMPLATE" {  } { { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519207488932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519207488932 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HARDSPLOIT_TEMPLATE " "Elaborating entity \"HARDSPLOIT_TEMPLATE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1519207488994 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spi_master.vhd 2 1 " "Using design file spi_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-rtl " "Found design unit 1: spi_master-rtl" {  } { { "spi_master.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/spi_master.vhd" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519207489526 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/spi_master.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519207489526 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1519207489526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_master:data_spi_master " "Elaborating entity \"spi_master\" for hierarchy \"spi_master:data_spi_master\"" {  } { { "HARDSPLOIT_TEMPLATE.bdf" "data_spi_master" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 656 1248 1440 832 "data_spi_master" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489526 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll.vhd 2 1 " "Using design file pll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519207489541 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "pll.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519207489541 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1519207489541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst\"" {  } { { "HARDSPLOIT_TEMPLATE.bdf" "inst" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 416 696 952 584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/pll.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/pll.vhd" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_counter 1048575 " "Parameter \"gate_lock_counter\" = \"1048575\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal YES " "Parameter \"gate_lock_signal\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489588 ""}  } { { "pll.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/pll.vhd" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1519207489588 ""}
{ "Warning" "WSGN_SEARCH_FILE" "state_machine_spi_command.vhd 2 1 " "Using design file state_machine_spi_command.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine_spi_command-behavior " "Found design unit 1: state_machine_spi_command-behavior" {  } { { "state_machine_spi_command.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/state_machine_spi_command.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519207489604 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_machine_spi_command " "Found entity 1: state_machine_spi_command" {  } { { "state_machine_spi_command.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/state_machine_spi_command.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519207489604 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1519207489604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine_spi_command state_machine_spi_command:state_machine_spi_slave " "Elaborating entity \"state_machine_spi_command\" for hierarchy \"state_machine_spi_command:state_machine_spi_slave\"" {  } { { "HARDSPLOIT_TEMPLATE.bdf" "state_machine_spi_slave" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 416 1816 2104 688 "state_machine_spi_slave" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489619 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hardsploit_bus2_read state_machine_spi_command.vhd(74) " "Verilog HDL or VHDL warning at state_machine_spi_command.vhd(74): object \"hardsploit_bus2_read\" assigned a value but never read" {  } { { "state_machine_spi_command.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/state_machine_spi_command.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1519207489619 "|HARDSPLOIT_TEMPLATE|state_machine_spi_command:state_machine_spi_slave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hardsploit_bus3_read state_machine_spi_command.vhd(78) " "Verilog HDL or VHDL warning at state_machine_spi_command.vhd(78): object \"hardsploit_bus3_read\" assigned a value but never read" {  } { { "state_machine_spi_command.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/state_machine_spi_command.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1519207489619 "|HARDSPLOIT_TEMPLATE|state_machine_spi_command:state_machine_spi_slave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hardsploit_bus4_read state_machine_spi_command.vhd(82) " "Verilog HDL or VHDL warning at state_machine_spi_command.vhd(82): object \"hardsploit_bus4_read\" assigned a value but never read" {  } { { "state_machine_spi_command.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/state_machine_spi_command.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1519207489619 "|HARDSPLOIT_TEMPLATE|state_machine_spi_command:state_machine_spi_slave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hardsploit_bus5_read state_machine_spi_command.vhd(86) " "Verilog HDL or VHDL warning at state_machine_spi_command.vhd(86): object \"hardsploit_bus5_read\" assigned a value but never read" {  } { { "state_machine_spi_command.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/state_machine_spi_command.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1519207489619 "|HARDSPLOIT_TEMPLATE|state_machine_spi_command:state_machine_spi_slave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hardsploit_bus6_read state_machine_spi_command.vhd(90) " "Verilog HDL or VHDL warning at state_machine_spi_command.vhd(90): object \"hardsploit_bus6_read\" assigned a value but never read" {  } { { "state_machine_spi_command.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/state_machine_spi_command.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1519207489619 "|HARDSPLOIT_TEMPLATE|state_machine_spi_command:state_machine_spi_slave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hardsploit_bus7_read state_machine_spi_command.vhd(94) " "Verilog HDL or VHDL warning at state_machine_spi_command.vhd(94): object \"hardsploit_bus7_read\" assigned a value but never read" {  } { { "state_machine_spi_command.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/state_machine_spi_command.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1519207489619 "|HARDSPLOIT_TEMPLATE|state_machine_spi_command:state_machine_spi_slave"}
{ "Warning" "WSGN_SEARCH_FILE" "spi_slave.vhd 2 1 " "Using design file spi_slave.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_slave-rtl " "Found design unit 1: spi_slave-rtl" {  } { { "spi_slave.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/spi_slave.vhd" 184 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519207489729 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/spi_slave.vhd" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519207489729 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1519207489729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:command_spi_slave " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:command_spi_slave\"" {  } { { "HARDSPLOIT_TEMPLATE.bdf" "command_spi_slave" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 448 1280 1472 592 "command_spi_slave" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489729 ""}
{ "Warning" "WSGN_SEARCH_FILE" "led.vhd 2 1 " "Using design file led.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED-rtl " "Found design unit 1: LED-rtl" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519207489760 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519207489760 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1519207489760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:LED " "Elaborating entity \"LED\" for hierarchy \"LED:LED\"" {  } { { "HARDSPLOIT_TEMPLATE.bdf" "LED" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 304 2120 2304 448 "LED" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519207489760 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "validClock led.vhd(41) " "VHDL Process Statement warning at led.vhd(41): signal \"validClock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519207489760 "|HARDSPLOIT_TEMPLATE|LED:LED"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA led.vhd(54) " "VHDL Process Statement warning at led.vhd(54): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519207489760 "|HARDSPLOIT_TEMPLATE|LED:LED"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MR led.vhd(39) " "VHDL Process Statement warning at led.vhd(39): inferring latch(es) for signal or variable \"MR\", which holds its previous value in one or more paths through the process" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1519207489760 "|HARDSPLOIT_TEMPLATE|LED:LED"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OE led.vhd(39) " "VHDL Process Statement warning at led.vhd(39): inferring latch(es) for signal or variable \"OE\", which holds its previous value in one or more paths through the process" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1519207489760 "|HARDSPLOIT_TEMPLATE|LED:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OE led.vhd(39) " "Inferred latch for \"OE\" at led.vhd(39)" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519207489760 "|HARDSPLOIT_TEMPLATE|LED:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MR led.vhd(39) " "Inferred latch for \"MR\" at led.vhd(39)" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519207489760 "|HARDSPLOIT_TEMPLATE|LED:LED"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_slave.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/spi_slave.vhd" 209 -1 0 } } { "state_machine_spi_command.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/state_machine_spi_command.vhd" 148 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1519207490604 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1519207490604 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[0\] LED:LED\|DATA_signal\[0\]~_emulated LED:LED\|DATA_signal\[0\]~1 " "Register \"LED:LED\|DATA_signal\[0\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[0\]~_emulated\" and latch \"LED:LED\|DATA_signal\[0\]~1\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[18\] LED:LED\|DATA_signal\[18\]~_emulated LED:LED\|DATA_signal\[18\]~5 " "Register \"LED:LED\|DATA_signal\[18\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[18\]~_emulated\" and latch \"LED:LED\|DATA_signal\[18\]~5\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[17\] LED:LED\|DATA_signal\[17\]~_emulated LED:LED\|DATA_signal\[17\]~9 " "Register \"LED:LED\|DATA_signal\[17\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[17\]~_emulated\" and latch \"LED:LED\|DATA_signal\[17\]~9\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[16\] LED:LED\|DATA_signal\[16\]~_emulated LED:LED\|DATA_signal\[16\]~13 " "Register \"LED:LED\|DATA_signal\[16\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[16\]~_emulated\" and latch \"LED:LED\|DATA_signal\[16\]~13\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[19\] LED:LED\|DATA_signal\[19\]~_emulated LED:LED\|DATA_signal\[19\]~17 " "Register \"LED:LED\|DATA_signal\[19\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[19\]~_emulated\" and latch \"LED:LED\|DATA_signal\[19\]~17\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[21\] LED:LED\|DATA_signal\[21\]~_emulated LED:LED\|DATA_signal\[21\]~21 " "Register \"LED:LED\|DATA_signal\[21\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[21\]~_emulated\" and latch \"LED:LED\|DATA_signal\[21\]~21\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[22\] LED:LED\|DATA_signal\[22\]~_emulated LED:LED\|DATA_signal\[22\]~25 " "Register \"LED:LED\|DATA_signal\[22\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[22\]~_emulated\" and latch \"LED:LED\|DATA_signal\[22\]~25\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[20\] LED:LED\|DATA_signal\[20\]~_emulated LED:LED\|DATA_signal\[20\]~29 " "Register \"LED:LED\|DATA_signal\[20\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[20\]~_emulated\" and latch \"LED:LED\|DATA_signal\[20\]~29\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[23\] LED:LED\|DATA_signal\[23\]~_emulated LED:LED\|DATA_signal\[23\]~33 " "Register \"LED:LED\|DATA_signal\[23\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[23\]~_emulated\" and latch \"LED:LED\|DATA_signal\[23\]~33\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[10\] LED:LED\|DATA_signal\[10\]~_emulated LED:LED\|DATA_signal\[10\]~37 " "Register \"LED:LED\|DATA_signal\[10\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[10\]~_emulated\" and latch \"LED:LED\|DATA_signal\[10\]~37\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[9\] LED:LED\|DATA_signal\[9\]~_emulated LED:LED\|DATA_signal\[9\]~41 " "Register \"LED:LED\|DATA_signal\[9\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[9\]~_emulated\" and latch \"LED:LED\|DATA_signal\[9\]~41\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[8\] LED:LED\|DATA_signal\[8\]~_emulated LED:LED\|DATA_signal\[8\]~45 " "Register \"LED:LED\|DATA_signal\[8\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[8\]~_emulated\" and latch \"LED:LED\|DATA_signal\[8\]~45\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[11\] LED:LED\|DATA_signal\[11\]~_emulated LED:LED\|DATA_signal\[11\]~49 " "Register \"LED:LED\|DATA_signal\[11\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[11\]~_emulated\" and latch \"LED:LED\|DATA_signal\[11\]~49\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[13\] LED:LED\|DATA_signal\[13\]~_emulated LED:LED\|DATA_signal\[13\]~53 " "Register \"LED:LED\|DATA_signal\[13\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[13\]~_emulated\" and latch \"LED:LED\|DATA_signal\[13\]~53\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[14\] LED:LED\|DATA_signal\[14\]~_emulated LED:LED\|DATA_signal\[14\]~57 " "Register \"LED:LED\|DATA_signal\[14\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[14\]~_emulated\" and latch \"LED:LED\|DATA_signal\[14\]~57\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[12\] LED:LED\|DATA_signal\[12\]~_emulated LED:LED\|DATA_signal\[12\]~61 " "Register \"LED:LED\|DATA_signal\[12\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[12\]~_emulated\" and latch \"LED:LED\|DATA_signal\[12\]~61\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[15\] LED:LED\|DATA_signal\[15\]~_emulated LED:LED\|DATA_signal\[15\]~65 " "Register \"LED:LED\|DATA_signal\[15\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[15\]~_emulated\" and latch \"LED:LED\|DATA_signal\[15\]~65\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[2\] LED:LED\|DATA_signal\[2\]~_emulated LED:LED\|DATA_signal\[2\]~69 " "Register \"LED:LED\|DATA_signal\[2\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[2\]~_emulated\" and latch \"LED:LED\|DATA_signal\[2\]~69\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[3\] LED:LED\|DATA_signal\[3\]~_emulated LED:LED\|DATA_signal\[3\]~73 " "Register \"LED:LED\|DATA_signal\[3\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[3\]~_emulated\" and latch \"LED:LED\|DATA_signal\[3\]~73\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[4\] LED:LED\|DATA_signal\[4\]~_emulated LED:LED\|DATA_signal\[4\]~77 " "Register \"LED:LED\|DATA_signal\[4\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[4\]~_emulated\" and latch \"LED:LED\|DATA_signal\[4\]~77\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[5\] LED:LED\|DATA_signal\[5\]~_emulated LED:LED\|DATA_signal\[5\]~81 " "Register \"LED:LED\|DATA_signal\[5\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[5\]~_emulated\" and latch \"LED:LED\|DATA_signal\[5\]~81\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[1\] LED:LED\|DATA_signal\[1\]~_emulated LED:LED\|DATA_signal\[1\]~85 " "Register \"LED:LED\|DATA_signal\[1\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[1\]~_emulated\" and latch \"LED:LED\|DATA_signal\[1\]~85\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[6\] LED:LED\|DATA_signal\[6\]~_emulated LED:LED\|DATA_signal\[6\]~89 " "Register \"LED:LED\|DATA_signal\[6\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[6\]~_emulated\" and latch \"LED:LED\|DATA_signal\[6\]~89\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[7\] LED:LED\|DATA_signal\[7\]~_emulated LED:LED\|DATA_signal\[7\]~93 " "Register \"LED:LED\|DATA_signal\[7\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[7\]~_emulated\" and latch \"LED:LED\|DATA_signal\[7\]~93\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[26\] LED:LED\|DATA_signal\[26\]~_emulated LED:LED\|DATA_signal\[26\]~97 " "Register \"LED:LED\|DATA_signal\[26\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[26\]~_emulated\" and latch \"LED:LED\|DATA_signal\[26\]~97\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[25\] LED:LED\|DATA_signal\[25\]~_emulated LED:LED\|DATA_signal\[25\]~101 " "Register \"LED:LED\|DATA_signal\[25\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[25\]~_emulated\" and latch \"LED:LED\|DATA_signal\[25\]~101\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[24\] LED:LED\|DATA_signal\[24\]~_emulated LED:LED\|DATA_signal\[24\]~105 " "Register \"LED:LED\|DATA_signal\[24\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[24\]~_emulated\" and latch \"LED:LED\|DATA_signal\[24\]~105\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[27\] LED:LED\|DATA_signal\[27\]~_emulated LED:LED\|DATA_signal\[27\]~109 " "Register \"LED:LED\|DATA_signal\[27\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[27\]~_emulated\" and latch \"LED:LED\|DATA_signal\[27\]~109\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[29\] LED:LED\|DATA_signal\[29\]~_emulated LED:LED\|DATA_signal\[29\]~113 " "Register \"LED:LED\|DATA_signal\[29\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[29\]~_emulated\" and latch \"LED:LED\|DATA_signal\[29\]~113\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[30\] LED:LED\|DATA_signal\[30\]~_emulated LED:LED\|DATA_signal\[30\]~117 " "Register \"LED:LED\|DATA_signal\[30\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[30\]~_emulated\" and latch \"LED:LED\|DATA_signal\[30\]~117\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[28\] LED:LED\|DATA_signal\[28\]~_emulated LED:LED\|DATA_signal\[28\]~121 " "Register \"LED:LED\|DATA_signal\[28\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[28\]~_emulated\" and latch \"LED:LED\|DATA_signal\[28\]~121\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[31\] LED:LED\|DATA_signal\[31\]~_emulated LED:LED\|DATA_signal\[31\]~125 " "Register \"LED:LED\|DATA_signal\[31\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[31\]~_emulated\" and latch \"LED:LED\|DATA_signal\[31\]~125\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[42\] LED:LED\|DATA_signal\[42\]~_emulated LED:LED\|DATA_signal\[42\]~129 " "Register \"LED:LED\|DATA_signal\[42\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[42\]~_emulated\" and latch \"LED:LED\|DATA_signal\[42\]~129\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[42]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[38\] LED:LED\|DATA_signal\[38\]~_emulated LED:LED\|DATA_signal\[38\]~133 " "Register \"LED:LED\|DATA_signal\[38\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[38\]~_emulated\" and latch \"LED:LED\|DATA_signal\[38\]~133\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[38]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[34\] LED:LED\|DATA_signal\[34\]~_emulated LED:LED\|DATA_signal\[34\]~137 " "Register \"LED:LED\|DATA_signal\[34\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[34\]~_emulated\" and latch \"LED:LED\|DATA_signal\[34\]~137\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[46\] LED:LED\|DATA_signal\[46\]~_emulated LED:LED\|DATA_signal\[46\]~141 " "Register \"LED:LED\|DATA_signal\[46\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[46\]~_emulated\" and latch \"LED:LED\|DATA_signal\[46\]~141\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[46]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[41\] LED:LED\|DATA_signal\[41\]~_emulated LED:LED\|DATA_signal\[41\]~145 " "Register \"LED:LED\|DATA_signal\[41\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[41\]~_emulated\" and latch \"LED:LED\|DATA_signal\[41\]~145\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[41]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[37\] LED:LED\|DATA_signal\[37\]~_emulated LED:LED\|DATA_signal\[37\]~149 " "Register \"LED:LED\|DATA_signal\[37\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[37\]~_emulated\" and latch \"LED:LED\|DATA_signal\[37\]~149\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[33\] LED:LED\|DATA_signal\[33\]~_emulated LED:LED\|DATA_signal\[33\]~153 " "Register \"LED:LED\|DATA_signal\[33\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[33\]~_emulated\" and latch \"LED:LED\|DATA_signal\[33\]~153\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[45\] LED:LED\|DATA_signal\[45\]~_emulated LED:LED\|DATA_signal\[45\]~157 " "Register \"LED:LED\|DATA_signal\[45\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[45\]~_emulated\" and latch \"LED:LED\|DATA_signal\[45\]~157\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[45]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[40\] LED:LED\|DATA_signal\[40\]~_emulated LED:LED\|DATA_signal\[40\]~161 " "Register \"LED:LED\|DATA_signal\[40\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[40\]~_emulated\" and latch \"LED:LED\|DATA_signal\[40\]~161\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[40]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[36\] LED:LED\|DATA_signal\[36\]~_emulated LED:LED\|DATA_signal\[36\]~165 " "Register \"LED:LED\|DATA_signal\[36\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[36\]~_emulated\" and latch \"LED:LED\|DATA_signal\[36\]~165\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[32\] LED:LED\|DATA_signal\[32\]~_emulated LED:LED\|DATA_signal\[32\]~169 " "Register \"LED:LED\|DATA_signal\[32\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[32\]~_emulated\" and latch \"LED:LED\|DATA_signal\[32\]~169\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[44\] LED:LED\|DATA_signal\[44\]~_emulated LED:LED\|DATA_signal\[44\]~173 " "Register \"LED:LED\|DATA_signal\[44\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[44\]~_emulated\" and latch \"LED:LED\|DATA_signal\[44\]~173\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[44]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[39\] LED:LED\|DATA_signal\[39\]~_emulated LED:LED\|DATA_signal\[39\]~177 " "Register \"LED:LED\|DATA_signal\[39\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[39\]~_emulated\" and latch \"LED:LED\|DATA_signal\[39\]~177\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[39]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[43\] LED:LED\|DATA_signal\[43\]~_emulated LED:LED\|DATA_signal\[43\]~181 " "Register \"LED:LED\|DATA_signal\[43\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[43\]~_emulated\" and latch \"LED:LED\|DATA_signal\[43\]~181\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[43]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[35\] LED:LED\|DATA_signal\[35\]~_emulated LED:LED\|DATA_signal\[35\]~185 " "Register \"LED:LED\|DATA_signal\[35\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[35\]~_emulated\" and latch \"LED:LED\|DATA_signal\[35\]~185\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[47\] LED:LED\|DATA_signal\[47\]~_emulated LED:LED\|DATA_signal\[47\]~189 " "Register \"LED:LED\|DATA_signal\[47\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[47\]~_emulated\" and latch \"LED:LED\|DATA_signal\[47\]~189\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[47]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[57\] LED:LED\|DATA_signal\[57\]~_emulated LED:LED\|DATA_signal\[57\]~193 " "Register \"LED:LED\|DATA_signal\[57\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[57\]~_emulated\" and latch \"LED:LED\|DATA_signal\[57\]~193\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[57]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[53\] LED:LED\|DATA_signal\[53\]~_emulated LED:LED\|DATA_signal\[53\]~197 " "Register \"LED:LED\|DATA_signal\[53\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[53\]~_emulated\" and latch \"LED:LED\|DATA_signal\[53\]~197\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[53]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[49\] LED:LED\|DATA_signal\[49\]~_emulated LED:LED\|DATA_signal\[49\]~201 " "Register \"LED:LED\|DATA_signal\[49\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[49\]~_emulated\" and latch \"LED:LED\|DATA_signal\[49\]~201\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[49]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[61\] LED:LED\|DATA_signal\[61\]~_emulated LED:LED\|DATA_signal\[61\]~205 " "Register \"LED:LED\|DATA_signal\[61\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[61\]~_emulated\" and latch \"LED:LED\|DATA_signal\[61\]~205\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[61]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[54\] LED:LED\|DATA_signal\[54\]~_emulated LED:LED\|DATA_signal\[54\]~209 " "Register \"LED:LED\|DATA_signal\[54\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[54\]~_emulated\" and latch \"LED:LED\|DATA_signal\[54\]~209\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[54]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[58\] LED:LED\|DATA_signal\[58\]~_emulated LED:LED\|DATA_signal\[58\]~213 " "Register \"LED:LED\|DATA_signal\[58\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[58\]~_emulated\" and latch \"LED:LED\|DATA_signal\[58\]~213\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[58]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[50\] LED:LED\|DATA_signal\[50\]~_emulated LED:LED\|DATA_signal\[50\]~217 " "Register \"LED:LED\|DATA_signal\[50\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[50\]~_emulated\" and latch \"LED:LED\|DATA_signal\[50\]~217\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[50]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[62\] LED:LED\|DATA_signal\[62\]~_emulated LED:LED\|DATA_signal\[62\]~221 " "Register \"LED:LED\|DATA_signal\[62\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[62\]~_emulated\" and latch \"LED:LED\|DATA_signal\[62\]~221\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[62]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[56\] LED:LED\|DATA_signal\[56\]~_emulated LED:LED\|DATA_signal\[56\]~225 " "Register \"LED:LED\|DATA_signal\[56\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[56\]~_emulated\" and latch \"LED:LED\|DATA_signal\[56\]~225\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[56]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[52\] LED:LED\|DATA_signal\[52\]~_emulated LED:LED\|DATA_signal\[52\]~229 " "Register \"LED:LED\|DATA_signal\[52\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[52\]~_emulated\" and latch \"LED:LED\|DATA_signal\[52\]~229\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[52]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[48\] LED:LED\|DATA_signal\[48\]~_emulated LED:LED\|DATA_signal\[48\]~233 " "Register \"LED:LED\|DATA_signal\[48\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[48\]~_emulated\" and latch \"LED:LED\|DATA_signal\[48\]~233\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[48]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[60\] LED:LED\|DATA_signal\[60\]~_emulated LED:LED\|DATA_signal\[60\]~237 " "Register \"LED:LED\|DATA_signal\[60\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[60\]~_emulated\" and latch \"LED:LED\|DATA_signal\[60\]~237\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[60]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[55\] LED:LED\|DATA_signal\[55\]~_emulated LED:LED\|DATA_signal\[55\]~241 " "Register \"LED:LED\|DATA_signal\[55\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[55\]~_emulated\" and latch \"LED:LED\|DATA_signal\[55\]~241\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[55]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[59\] LED:LED\|DATA_signal\[59\]~_emulated LED:LED\|DATA_signal\[59\]~245 " "Register \"LED:LED\|DATA_signal\[59\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[59\]~_emulated\" and latch \"LED:LED\|DATA_signal\[59\]~245\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[59]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[51\] LED:LED\|DATA_signal\[51\]~_emulated LED:LED\|DATA_signal\[51\]~249 " "Register \"LED:LED\|DATA_signal\[51\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[51\]~_emulated\" and latch \"LED:LED\|DATA_signal\[51\]~249\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[51]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LED:LED\|DATA_signal\[63\] LED:LED\|DATA_signal\[63\]~_emulated LED:LED\|DATA_signal\[63\]~253 " "Register \"LED:LED\|DATA_signal\[63\]\" is converted into an equivalent circuit using register \"LED:LED\|DATA_signal\[63\]~_emulated\" and latch \"LED:LED\|DATA_signal\[63\]~253\"" {  } { { "led.vhd" "" { Text "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/led.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519207490604 "|HARDSPLOIT_TEMPLATE|LED:LED|DATA_signal[63]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1519207490604 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MR VCC " "Pin \"MR\" is stuck at VCC" {  } { { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 344 2320 2496 360 "MR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519207490776 "|HARDSPLOIT_TEMPLATE|MR"} { "Warning" "WMLS_MLS_STUCK_PIN" "OE GND " "Pin \"OE\" is stuck at GND" {  } { { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 392 2320 2496 408 "OE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519207490776 "|HARDSPLOIT_TEMPLATE|OE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1519207490776 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1519207491698 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519207491698 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uc_buffer_busy " "No output dependent on input pin \"uc_buffer_busy\"" {  } { { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 552 1600 1776 568 "uc_buffer_busy" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519207491823 "|HARDSPLOIT_TEMPLATE|uc_buffer_busy"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1519207491823 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "683 " "Implemented 683 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1519207491823 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1519207491823 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "64 " "Implemented 64 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1519207491823 ""} { "Info" "ICUT_CUT_TM_LCELLS" "603 " "Implemented 603 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1519207491823 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1519207491823 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1519207491823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "558 " "Peak virtual memory: 558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519207491869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 21 13:04:51 2018 " "Processing ended: Wed Feb 21 13:04:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519207491869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519207491869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519207491869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519207491869 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519207493119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519207493135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 13:04:52 2018 " "Processing started: Wed Feb 21 13:04:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519207493135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1519207493135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Hardsploit_TEMPLATE -c Hardsploit_TEMPLATE " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Hardsploit_TEMPLATE -c Hardsploit_TEMPLATE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1519207493135 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1519207493229 ""}
{ "Info" "0" "" "Project  = Hardsploit_TEMPLATE" {  } {  } 0 0 "Project  = Hardsploit_TEMPLATE" 0 0 "Fitter" 0 0 1519207493229 ""}
{ "Info" "0" "" "Revision = Hardsploit_TEMPLATE" {  } {  } 0 0 "Revision = Hardsploit_TEMPLATE" 0 0 "Fitter" 0 0 1519207493229 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1519207493385 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Hardsploit_TEMPLATE EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"Hardsploit_TEMPLATE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1519207493416 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519207493432 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519207493432 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"PLL:inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst\|altpll:altpll_component\|_clk0 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 484 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1519207493479 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst\|altpll:altpll_component\|_clk1 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL:inst\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 485 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1519207493479 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 484 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1519207493479 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1519207493651 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1519207493666 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1519207493854 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1519207493854 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1519207493854 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1519207493854 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 1165 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1519207493854 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 1166 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1519207493854 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1519207493854 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "TimeQuest Timing Analyzer is analyzing 64 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1519207494057 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Hardsploit_TEMPLATE.sdc " "Synopsys Design Constraints File file not found: 'Hardsploit_TEMPLATE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1519207494073 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1519207494073 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1519207494073 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1519207494073 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1519207494104 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 484 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519207494104 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1519207494104 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 484 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519207494104 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI3_SCLK (placed in PIN 21 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node SPI3_SCLK (placed in PIN 21 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1519207494104 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI3_SCLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI3_SCLK" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 504 1064 1240 520 "SPI3_SCLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI3_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519207494104 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1519207494213 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1519207494213 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1519207494213 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1519207494213 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1519207494213 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1519207494213 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1519207494213 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1519207494213 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1519207494245 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1519207494245 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1519207494245 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519207494291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1519207494745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519207494948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1519207494963 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1519207495885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519207495885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1519207496026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1519207496666 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1519207496666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519207497104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1519207497120 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1519207497120 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1519207497151 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1519207497151 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "73 " "Found 73 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[63\] 0 " "Pin \"DATA_BUS\[63\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[62\] 0 " "Pin \"DATA_BUS\[62\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[61\] 0 " "Pin \"DATA_BUS\[61\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[60\] 0 " "Pin \"DATA_BUS\[60\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[59\] 0 " "Pin \"DATA_BUS\[59\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[58\] 0 " "Pin \"DATA_BUS\[58\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[57\] 0 " "Pin \"DATA_BUS\[57\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[56\] 0 " "Pin \"DATA_BUS\[56\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[55\] 0 " "Pin \"DATA_BUS\[55\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[54\] 0 " "Pin \"DATA_BUS\[54\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[53\] 0 " "Pin \"DATA_BUS\[53\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[52\] 0 " "Pin \"DATA_BUS\[52\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[51\] 0 " "Pin \"DATA_BUS\[51\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[50\] 0 " "Pin \"DATA_BUS\[50\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[49\] 0 " "Pin \"DATA_BUS\[49\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[48\] 0 " "Pin \"DATA_BUS\[48\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[47\] 0 " "Pin \"DATA_BUS\[47\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[46\] 0 " "Pin \"DATA_BUS\[46\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[45\] 0 " "Pin \"DATA_BUS\[45\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[44\] 0 " "Pin \"DATA_BUS\[44\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[43\] 0 " "Pin \"DATA_BUS\[43\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[42\] 0 " "Pin \"DATA_BUS\[42\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[41\] 0 " "Pin \"DATA_BUS\[41\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[40\] 0 " "Pin \"DATA_BUS\[40\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[39\] 0 " "Pin \"DATA_BUS\[39\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[38\] 0 " "Pin \"DATA_BUS\[38\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[37\] 0 " "Pin \"DATA_BUS\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[36\] 0 " "Pin \"DATA_BUS\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[35\] 0 " "Pin \"DATA_BUS\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[34\] 0 " "Pin \"DATA_BUS\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[33\] 0 " "Pin \"DATA_BUS\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[32\] 0 " "Pin \"DATA_BUS\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[31\] 0 " "Pin \"DATA_BUS\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[30\] 0 " "Pin \"DATA_BUS\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[29\] 0 " "Pin \"DATA_BUS\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[28\] 0 " "Pin \"DATA_BUS\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[27\] 0 " "Pin \"DATA_BUS\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[26\] 0 " "Pin \"DATA_BUS\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[25\] 0 " "Pin \"DATA_BUS\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[24\] 0 " "Pin \"DATA_BUS\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[23\] 0 " "Pin \"DATA_BUS\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[22\] 0 " "Pin \"DATA_BUS\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[21\] 0 " "Pin \"DATA_BUS\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[20\] 0 " "Pin \"DATA_BUS\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[19\] 0 " "Pin \"DATA_BUS\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[18\] 0 " "Pin \"DATA_BUS\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[17\] 0 " "Pin \"DATA_BUS\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[16\] 0 " "Pin \"DATA_BUS\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[15\] 0 " "Pin \"DATA_BUS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[14\] 0 " "Pin \"DATA_BUS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[13\] 0 " "Pin \"DATA_BUS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[12\] 0 " "Pin \"DATA_BUS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[11\] 0 " "Pin \"DATA_BUS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[10\] 0 " "Pin \"DATA_BUS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[9\] 0 " "Pin \"DATA_BUS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[8\] 0 " "Pin \"DATA_BUS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[7\] 0 " "Pin \"DATA_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[6\] 0 " "Pin \"DATA_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[5\] 0 " "Pin \"DATA_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[4\] 0 " "Pin \"DATA_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[3\] 0 " "Pin \"DATA_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[2\] 0 " "Pin \"DATA_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[1\] 0 " "Pin \"DATA_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[0\] 0 " "Pin \"DATA_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI1_SCLK 0 " "Pin \"SPI1_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI1_MOSI 0 " "Pin \"SPI1_MOSI\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DS 0 " "Pin \"DS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MR 0 " "Pin \"MR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SHCP 0 " "Pin \"SHCP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STCP 0 " "Pin \"STCP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OE 0 " "Pin \"OE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_MISO 0 " "Pin \"SPI3_MISO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI1_NSS 0 " "Pin \"SPI1_NSS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519207497167 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1519207497167 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1519207497338 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1519207497385 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1519207497604 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519207497729 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "64 " "Following 64 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[63\] a permanently disabled " "Pin DATA_BUS\[63\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[63] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[63\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[62\] a permanently disabled " "Pin DATA_BUS\[62\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[62] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[62\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[62] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[61\] a permanently disabled " "Pin DATA_BUS\[61\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[61] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[61\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[61] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[60\] a permanently disabled " "Pin DATA_BUS\[60\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[60] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[60\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[59\] a permanently disabled " "Pin DATA_BUS\[59\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[59] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[59\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[59] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[58\] a permanently disabled " "Pin DATA_BUS\[58\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[58] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[58\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[58] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[57\] a permanently disabled " "Pin DATA_BUS\[57\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[57] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[57\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[57] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[56\] a permanently disabled " "Pin DATA_BUS\[56\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[56] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[56\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[56] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[55\] a permanently disabled " "Pin DATA_BUS\[55\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[55] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[55\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[54\] a permanently disabled " "Pin DATA_BUS\[54\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[54] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[54\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[53\] a permanently disabled " "Pin DATA_BUS\[53\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[53] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[53\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[52\] a permanently disabled " "Pin DATA_BUS\[52\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[52] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[52\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[51\] a permanently disabled " "Pin DATA_BUS\[51\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[51] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[51\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[50\] a permanently disabled " "Pin DATA_BUS\[50\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[50] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[50\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[50] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[49\] a permanently disabled " "Pin DATA_BUS\[49\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[49] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[49\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[49] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[48\] a permanently disabled " "Pin DATA_BUS\[48\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[48] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[48\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[48] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[47\] a permanently disabled " "Pin DATA_BUS\[47\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[47] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[47\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[46\] a permanently disabled " "Pin DATA_BUS\[46\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[46] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[46\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[45\] a permanently disabled " "Pin DATA_BUS\[45\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[45] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[45\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[44\] a permanently disabled " "Pin DATA_BUS\[44\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[44] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[44\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[43\] a permanently disabled " "Pin DATA_BUS\[43\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[43] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[43\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[42\] a permanently disabled " "Pin DATA_BUS\[42\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[42] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[42\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[41\] a permanently disabled " "Pin DATA_BUS\[41\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[41] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[41\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[40\] a permanently disabled " "Pin DATA_BUS\[40\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[40] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[40\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[39\] a permanently disabled " "Pin DATA_BUS\[39\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[39] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[39\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[38\] a permanently disabled " "Pin DATA_BUS\[38\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[38] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[38\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[37\] a permanently disabled " "Pin DATA_BUS\[37\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[37] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[37\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[36\] a permanently disabled " "Pin DATA_BUS\[36\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[36] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[36\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[35\] a permanently disabled " "Pin DATA_BUS\[35\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[35] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[35\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[34\] a permanently disabled " "Pin DATA_BUS\[34\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[34] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[34\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[33\] a permanently disabled " "Pin DATA_BUS\[33\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[33] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[33\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[32\] a permanently disabled " "Pin DATA_BUS\[32\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[32] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[32\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[31\] a permanently disabled " "Pin DATA_BUS\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[31] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[31\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[30\] a permanently disabled " "Pin DATA_BUS\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[30] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[30\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[29\] a permanently disabled " "Pin DATA_BUS\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[29] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[29\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[28\] a permanently disabled " "Pin DATA_BUS\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[28] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[28\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[27\] a permanently disabled " "Pin DATA_BUS\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[27] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[27\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[26\] a permanently disabled " "Pin DATA_BUS\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[26] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[26\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[25\] a permanently disabled " "Pin DATA_BUS\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[25] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[25\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[24\] a permanently disabled " "Pin DATA_BUS\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[24\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[23\] a permanently disabled " "Pin DATA_BUS\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[23\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[22\] a permanently disabled " "Pin DATA_BUS\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[22\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[21\] a permanently disabled " "Pin DATA_BUS\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[21\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[20\] a permanently disabled " "Pin DATA_BUS\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[20\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[19\] a permanently disabled " "Pin DATA_BUS\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[19\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[18\] a permanently disabled " "Pin DATA_BUS\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[18\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[17\] a permanently disabled " "Pin DATA_BUS\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[17\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[16\] a permanently disabled " "Pin DATA_BUS\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[16\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[15\] a permanently disabled " "Pin DATA_BUS\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[15\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[14\] a permanently disabled " "Pin DATA_BUS\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[14\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[13\] a permanently disabled " "Pin DATA_BUS\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[13\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[12\] a permanently disabled " "Pin DATA_BUS\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[12\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[11\] a permanently disabled " "Pin DATA_BUS\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[11\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[10\] a permanently disabled " "Pin DATA_BUS\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[10\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[9\] a permanently disabled " "Pin DATA_BUS\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[9\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[8\] a permanently disabled " "Pin DATA_BUS\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[8\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[7\] a permanently disabled " "Pin DATA_BUS\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[7\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[6\] a permanently disabled " "Pin DATA_BUS\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[6\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[5\] a permanently disabled " "Pin DATA_BUS\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[5\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[4\] a permanently disabled " "Pin DATA_BUS\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[4\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[3\] a permanently disabled " "Pin DATA_BUS\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[3\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[2\] a permanently disabled " "Pin DATA_BUS\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[2\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[1\] a permanently disabled " "Pin DATA_BUS\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[1\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[0\] a permanently disabled " "Pin DATA_BUS\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[0\]" } } } } { "HARDSPLOIT_TEMPLATE.bdf" "" { Schematic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/HARDSPLOIT_TEMPLATE.bdf" { { 488 2136 2312 504 "DATA_BUS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519207497807 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1519207497807 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/output_files/Hardsploit_TEMPLATE.fit.smsg " "Generated suppressed messages file C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/output_files/Hardsploit_TEMPLATE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1519207497932 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "669 " "Peak virtual memory: 669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519207498448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 21 13:04:58 2018 " "Processing ended: Wed Feb 21 13:04:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519207498448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519207498448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519207498448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1519207498448 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1519207499542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519207499542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 13:04:59 2018 " "Processing started: Wed Feb 21 13:04:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519207499542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1519207499542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Hardsploit_TEMPLATE -c Hardsploit_TEMPLATE " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Hardsploit_TEMPLATE -c Hardsploit_TEMPLATE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1519207499542 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1519207500010 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1519207500042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "466 " "Peak virtual memory: 466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519207500385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 21 13:05:00 2018 " "Processing ended: Wed Feb 21 13:05:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519207500385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519207500385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519207500385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1519207500385 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1519207501042 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1519207501651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519207501651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 13:05:01 2018 " "Processing started: Wed Feb 21 13:05:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519207501651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519207501651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Hardsploit_TEMPLATE -c Hardsploit_TEMPLATE " "Command: quartus_sta Hardsploit_TEMPLATE -c Hardsploit_TEMPLATE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519207501651 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1519207501760 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1519207501948 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1519207501964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1519207501964 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "TimeQuest Timing Analyzer is analyzing 64 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1519207502089 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Hardsploit_TEMPLATE.sdc " "Synopsys Design Constraints File file not found: 'Hardsploit_TEMPLATE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1519207502120 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1519207502120 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50M CLK_50M " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50M CLK_50M" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{inst\|altpll_component\|pll\|clk\[0\]\} \{inst\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{inst\|altpll_component\|pll\|clk\[0\]\} \{inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|pll\|clk\[1\]\} \{inst\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|pll\|clk\[1\]\} \{inst\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502120 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502120 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1519207502120 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI3_SCLK SPI3_SCLK " "create_clock -period 1.000 -name SPI3_SCLK SPI3_SCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502120 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502120 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1519207502135 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1519207502151 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1519207502198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.918 " "Worst-case setup slack is -7.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.918      -126.853 inst\|altpll_component\|pll\|clk\[0\]  " "   -7.918      -126.853 inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.713       -56.680 SPI3_SCLK  " "   -3.713       -56.680 SPI3_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.733        -2.733 inst\|altpll_component\|pll\|clk\[1\]  " "   -2.733        -2.733 inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1519207502198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.426 " "Worst-case hold slack is -1.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.426        -8.547 SPI3_SCLK  " "   -1.426        -8.547 SPI3_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 inst\|altpll_component\|pll\|clk\[0\]  " "    0.499         0.000 inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 inst\|altpll_component\|pll\|clk\[1\]  " "    0.499         0.000 inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1519207502214 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519207502245 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519207502260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -37.557 SPI3_SCLK  " "   -1.941       -37.557 SPI3_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.091         0.000 inst\|altpll_component\|pll\|clk\[0\]  " "    2.091         0.000 inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 CLK_50M  " "   10.000         0.000 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.758         0.000 inst\|altpll_component\|pll\|clk\[1\]  " "   23.758         0.000 inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1519207502323 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1519207502526 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1519207502526 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1519207502557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.226 " "Worst-case setup slack is -3.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.226       -56.336 inst\|altpll_component\|pll\|clk\[0\]  " "   -3.226       -56.336 inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.591        -5.399 SPI3_SCLK  " "   -0.591        -5.399 SPI3_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.413         0.000 inst\|altpll_component\|pll\|clk\[1\]  " "    1.413         0.000 inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1519207502557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.178 " "Worst-case hold slack is -1.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.178       -13.927 SPI3_SCLK  " "   -1.178       -13.927 SPI3_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 inst\|altpll_component\|pll\|clk\[0\]  " "    0.215         0.000 inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 inst\|altpll_component\|pll\|clk\[1\]  " "    0.215         0.000 inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1519207502573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519207502932 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519207502932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -25.380 SPI3_SCLK  " "   -1.380       -25.380 SPI3_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.333         0.000 inst\|altpll_component\|pll\|clk\[0\]  " "    2.333         0.000 inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 CLK_50M  " "   10.000         0.000 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.000         0.000 inst\|altpll_component\|pll\|clk\[1\]  " "   24.000         0.000 inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519207502948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1519207502948 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1519207503198 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1519207503292 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1519207503292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519207503573 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 21 13:05:03 2018 " "Processing ended: Wed Feb 21 13:05:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519207503573 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519207503573 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519207503573 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519207503573 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519207504682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519207504682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 13:05:04 2018 " "Processing started: Wed Feb 21 13:05:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519207504682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519207504682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Hardsploit_TEMPLATE -c Hardsploit_TEMPLATE " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Hardsploit_TEMPLATE -c Hardsploit_TEMPLATE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519207504682 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Hardsploit_TEMPLATE.vho\", \"Hardsploit_TEMPLATE_fast.vho Hardsploit_TEMPLATE_vhd.sdo Hardsploit_TEMPLATE_vhd_fast.sdo C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/simulation/modelsim/ simulation " "Generated files \"Hardsploit_TEMPLATE.vho\", \"Hardsploit_TEMPLATE_fast.vho\", \"Hardsploit_TEMPLATE_vhd.sdo\" and \"Hardsploit_TEMPLATE_vhd_fast.sdo\" in directory \"C:/Users/Sanjay/Desktop/template/hardsploit-template-edited_2/VHDL-TEMPLATE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1519207505339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "437 " "Peak virtual memory: 437 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519207505401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 21 13:05:05 2018 " "Processing ended: Wed Feb 21 13:05:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519207505401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519207505401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519207505401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519207505401 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 97 s " "Quartus II Full Compilation was successful. 0 errors, 97 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519207506073 ""}
