// Seed: 3105803806
module module_0 (
    id_1,
    id_2,
    id_3
);
  output tri id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = 1;
  supply1 id_4 = 1;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    output supply0 id_2,
    output tri id_3,
    input uwire id_4,
    output uwire id_5,
    input wor id_6,
    input wor id_7,
    input wand id_8,
    output supply1 id_9,
    input wand id_10,
    input supply1 id_11,
    output supply0 id_12,
    input supply1 id_13,
    output tri id_14
);
  wire [-1 : !  -1  -  1] id_16;
  and primCall (id_14, id_10, id_0, id_11, id_8, id_1, id_16, id_13, id_6, id_7, id_4);
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16
  );
endmodule
