// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pp_pipeline_accel_Mat2Axi (
        out_mat_470_dout,
        out_mat_470_empty_n,
        out_mat_470_read,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        dout,
        rows,
        cols,
        stride,
        ap_clk,
        ap_rst,
        dout_ap_vld,
        rows_ap_vld,
        cols_ap_vld,
        stride_ap_vld,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [23:0] out_mat_470_dout;
input   out_mat_470_empty_n;
output   out_mat_470_read;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [63:0] m_axi_gmem3_AWADDR;
output  [0:0] m_axi_gmem3_AWID;
output  [31:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [0:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [63:0] m_axi_gmem3_WDATA;
output  [7:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [0:0] m_axi_gmem3_WID;
output  [0:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [63:0] m_axi_gmem3_ARADDR;
output  [0:0] m_axi_gmem3_ARID;
output  [31:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [0:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [63:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [0:0] m_axi_gmem3_RID;
input  [0:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [0:0] m_axi_gmem3_BID;
input  [0:0] m_axi_gmem3_BUSER;
input  [63:0] dout;
input  [31:0] rows;
input  [31:0] cols;
input  [31:0] stride;
input   ap_clk;
input   ap_rst;
input   dout_ap_vld;
input   rows_ap_vld;
input   cols_ap_vld;
input   stride_ap_vld;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    Mat2Axi_entry28_U0_ap_start;
wire    Mat2Axi_entry28_U0_start_full_n;
wire    Mat2Axi_entry28_U0_ap_done;
wire    Mat2Axi_entry28_U0_ap_continue;
wire    Mat2Axi_entry28_U0_ap_idle;
wire    Mat2Axi_entry28_U0_ap_ready;
wire    Mat2Axi_entry28_U0_start_out;
wire    Mat2Axi_entry28_U0_start_write;
wire   [63:0] Mat2Axi_entry28_U0_dout_out_din;
wire    Mat2Axi_entry28_U0_dout_out_write;
wire   [21:0] Mat2Axi_entry28_U0_rows_out_din;
wire    Mat2Axi_entry28_U0_rows_out_write;
wire   [31:0] Mat2Axi_entry28_U0_rows_out1_din;
wire    Mat2Axi_entry28_U0_rows_out1_write;
wire   [24:0] Mat2Axi_entry28_U0_cols_out_din;
wire    Mat2Axi_entry28_U0_cols_out_write;
wire   [31:0] Mat2Axi_entry28_U0_cols_out2_din;
wire    Mat2Axi_entry28_U0_cols_out2_write;
wire   [31:0] Mat2Axi_entry28_U0_stride_out_din;
wire    Mat2Axi_entry28_U0_stride_out_write;
wire   [31:0] Mat2Axi_entry28_U0_stride_out3_din;
wire    Mat2Axi_entry28_U0_stride_out3_write;
wire    Mat2Axi_Block_split2_proc_U0_ap_start;
wire    Mat2Axi_Block_split2_proc_U0_ap_done;
wire    Mat2Axi_Block_split2_proc_U0_ap_continue;
wire    Mat2Axi_Block_split2_proc_U0_ap_idle;
wire    Mat2Axi_Block_split2_proc_U0_ap_ready;
wire    Mat2Axi_Block_split2_proc_U0_stride_read;
wire    Mat2Axi_Block_split2_proc_U0_cols_read;
wire    Mat2Axi_Block_split2_proc_U0_rows_read;
wire   [24:0] Mat2Axi_Block_split2_proc_U0_ap_return_0;
wire   [21:0] Mat2Axi_Block_split2_proc_U0_ap_return_1;
wire    ap_channel_done_rows_cast_loc_channel;
wire    rows_cast_loc_channel_full_n;
reg    ap_sync_reg_channel_write_rows_cast_loc_channel;
wire    ap_sync_channel_write_rows_cast_loc_channel;
wire    ap_channel_done_cols_tmp_loc_channel;
wire    cols_tmp_loc_channel_full_n;
reg    ap_sync_reg_channel_write_cols_tmp_loc_channel;
wire    ap_sync_channel_write_cols_tmp_loc_channel;
wire    addrbound_U0_ap_start;
wire    addrbound_U0_ap_done;
wire    addrbound_U0_ap_continue;
wire    addrbound_U0_ap_idle;
wire    addrbound_U0_ap_ready;
wire   [18:0] addrbound_U0_return_r;
wire    addrbound_U0_return_r_ap_vld;
wire    ap_channel_done_p_channel;
wire    p_channel_full_n;
wire    Mat2Axi_Block_split24_proc_U0_ap_start;
wire    Mat2Axi_Block_split24_proc_U0_ap_done;
wire    Mat2Axi_Block_split24_proc_U0_ap_continue;
wire    Mat2Axi_Block_split24_proc_U0_ap_idle;
wire    Mat2Axi_Block_split24_proc_U0_ap_ready;
wire   [18:0] Mat2Axi_Block_split24_proc_U0_ap_return;
wire    ap_channel_done_axibound_V;
wire    axibound_V_full_n;
wire    Mat2AxiStream_U0_out_mat_470_read;
wire   [63:0] Mat2AxiStream_U0_ldata1_din;
wire    Mat2AxiStream_U0_ldata1_write;
wire    Mat2AxiStream_U0_rows_read;
wire    Mat2AxiStream_U0_cols_read;
wire    Mat2AxiStream_U0_stride_read;
wire    Mat2AxiStream_U0_ap_start;
wire    Mat2AxiStream_U0_ap_done;
wire    Mat2AxiStream_U0_ap_ready;
wire    Mat2AxiStream_U0_ap_idle;
wire    Mat2AxiStream_U0_ap_continue;
wire    AxiStream2Axi_U0_ap_start;
wire    AxiStream2Axi_U0_ap_done;
wire    AxiStream2Axi_U0_ap_continue;
wire    AxiStream2Axi_U0_ap_idle;
wire    AxiStream2Axi_U0_ap_ready;
wire    AxiStream2Axi_U0_ldata1_read;
wire    AxiStream2Axi_U0_m_axi_gmem3_AWVALID;
wire   [63:0] AxiStream2Axi_U0_m_axi_gmem3_AWADDR;
wire   [0:0] AxiStream2Axi_U0_m_axi_gmem3_AWID;
wire   [31:0] AxiStream2Axi_U0_m_axi_gmem3_AWLEN;
wire   [2:0] AxiStream2Axi_U0_m_axi_gmem3_AWSIZE;
wire   [1:0] AxiStream2Axi_U0_m_axi_gmem3_AWBURST;
wire   [1:0] AxiStream2Axi_U0_m_axi_gmem3_AWLOCK;
wire   [3:0] AxiStream2Axi_U0_m_axi_gmem3_AWCACHE;
wire   [2:0] AxiStream2Axi_U0_m_axi_gmem3_AWPROT;
wire   [3:0] AxiStream2Axi_U0_m_axi_gmem3_AWQOS;
wire   [3:0] AxiStream2Axi_U0_m_axi_gmem3_AWREGION;
wire   [0:0] AxiStream2Axi_U0_m_axi_gmem3_AWUSER;
wire    AxiStream2Axi_U0_m_axi_gmem3_WVALID;
wire   [63:0] AxiStream2Axi_U0_m_axi_gmem3_WDATA;
wire   [7:0] AxiStream2Axi_U0_m_axi_gmem3_WSTRB;
wire    AxiStream2Axi_U0_m_axi_gmem3_WLAST;
wire   [0:0] AxiStream2Axi_U0_m_axi_gmem3_WID;
wire   [0:0] AxiStream2Axi_U0_m_axi_gmem3_WUSER;
wire    AxiStream2Axi_U0_m_axi_gmem3_ARVALID;
wire   [63:0] AxiStream2Axi_U0_m_axi_gmem3_ARADDR;
wire   [0:0] AxiStream2Axi_U0_m_axi_gmem3_ARID;
wire   [31:0] AxiStream2Axi_U0_m_axi_gmem3_ARLEN;
wire   [2:0] AxiStream2Axi_U0_m_axi_gmem3_ARSIZE;
wire   [1:0] AxiStream2Axi_U0_m_axi_gmem3_ARBURST;
wire   [1:0] AxiStream2Axi_U0_m_axi_gmem3_ARLOCK;
wire   [3:0] AxiStream2Axi_U0_m_axi_gmem3_ARCACHE;
wire   [2:0] AxiStream2Axi_U0_m_axi_gmem3_ARPROT;
wire   [3:0] AxiStream2Axi_U0_m_axi_gmem3_ARQOS;
wire   [3:0] AxiStream2Axi_U0_m_axi_gmem3_ARREGION;
wire   [0:0] AxiStream2Axi_U0_m_axi_gmem3_ARUSER;
wire    AxiStream2Axi_U0_m_axi_gmem3_RREADY;
wire    AxiStream2Axi_U0_m_axi_gmem3_BREADY;
wire    AxiStream2Axi_U0_dout_read;
wire    ap_sync_continue;
wire    dout_c_full_n;
wire   [63:0] dout_c_dout;
wire    dout_c_empty_n;
wire    rows_c_full_n;
wire   [21:0] rows_c_dout;
wire    rows_c_empty_n;
wire    rows_c12_full_n;
wire   [31:0] rows_c12_dout;
wire    rows_c12_empty_n;
wire    cols_c_full_n;
wire   [24:0] cols_c_dout;
wire    cols_c_empty_n;
wire    cols_c13_full_n;
wire   [31:0] cols_c13_dout;
wire    cols_c13_empty_n;
wire    stride_c_full_n;
wire   [31:0] stride_c_dout;
wire    stride_c_empty_n;
wire    stride_c14_full_n;
wire   [31:0] stride_c14_dout;
wire    stride_c14_empty_n;
wire   [24:0] cols_tmp_loc_channel_dout;
wire    cols_tmp_loc_channel_empty_n;
wire   [21:0] rows_cast_loc_channel_dout;
wire    rows_cast_loc_channel_empty_n;
wire   [18:0] p_channel_dout;
wire    p_channel_empty_n;
wire   [18:0] axibound_V_dout;
wire    axibound_V_empty_n;
wire    ldata_full_n;
wire   [63:0] ldata_dout;
wire    ldata_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_Mat2Axi_Block_split2_proc_U0_din;
wire    start_for_Mat2Axi_Block_split2_proc_U0_full_n;
wire   [0:0] start_for_Mat2Axi_Block_split2_proc_U0_dout;
wire    start_for_Mat2Axi_Block_split2_proc_U0_empty_n;
wire   [0:0] start_for_Mat2AxiStream_U0_din;
wire    start_for_Mat2AxiStream_U0_full_n;
wire   [0:0] start_for_Mat2AxiStream_U0_dout;
wire    start_for_Mat2AxiStream_U0_empty_n;
wire    Mat2Axi_Block_split2_proc_U0_start_full_n;
wire    Mat2Axi_Block_split2_proc_U0_start_write;
wire    addrbound_U0_start_full_n;
wire    addrbound_U0_start_write;
wire    Mat2Axi_Block_split24_proc_U0_start_full_n;
wire    Mat2Axi_Block_split24_proc_U0_start_write;
wire    Mat2AxiStream_U0_start_full_n;
wire    Mat2AxiStream_U0_start_write;
wire    AxiStream2Axi_U0_start_full_n;
wire    AxiStream2Axi_U0_start_write;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_rows_cast_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_cols_tmp_loc_channel = 1'b0;
end

pp_pipeline_accel_Mat2Axi_entry28 Mat2Axi_entry28_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Mat2Axi_entry28_U0_ap_start),
    .start_full_n(Mat2Axi_entry28_U0_start_full_n),
    .ap_done(Mat2Axi_entry28_U0_ap_done),
    .ap_continue(Mat2Axi_entry28_U0_ap_continue),
    .ap_idle(Mat2Axi_entry28_U0_ap_idle),
    .ap_ready(Mat2Axi_entry28_U0_ap_ready),
    .start_out(Mat2Axi_entry28_U0_start_out),
    .start_write(Mat2Axi_entry28_U0_start_write),
    .dout(dout),
    .rows(rows),
    .cols(cols),
    .stride(stride),
    .dout_out_din(Mat2Axi_entry28_U0_dout_out_din),
    .dout_out_full_n(dout_c_full_n),
    .dout_out_write(Mat2Axi_entry28_U0_dout_out_write),
    .rows_out_din(Mat2Axi_entry28_U0_rows_out_din),
    .rows_out_full_n(rows_c_full_n),
    .rows_out_write(Mat2Axi_entry28_U0_rows_out_write),
    .rows_out1_din(Mat2Axi_entry28_U0_rows_out1_din),
    .rows_out1_full_n(rows_c12_full_n),
    .rows_out1_write(Mat2Axi_entry28_U0_rows_out1_write),
    .cols_out_din(Mat2Axi_entry28_U0_cols_out_din),
    .cols_out_full_n(cols_c_full_n),
    .cols_out_write(Mat2Axi_entry28_U0_cols_out_write),
    .cols_out2_din(Mat2Axi_entry28_U0_cols_out2_din),
    .cols_out2_full_n(cols_c13_full_n),
    .cols_out2_write(Mat2Axi_entry28_U0_cols_out2_write),
    .stride_out_din(Mat2Axi_entry28_U0_stride_out_din),
    .stride_out_full_n(stride_c_full_n),
    .stride_out_write(Mat2Axi_entry28_U0_stride_out_write),
    .stride_out3_din(Mat2Axi_entry28_U0_stride_out3_din),
    .stride_out3_full_n(stride_c14_full_n),
    .stride_out3_write(Mat2Axi_entry28_U0_stride_out3_write)
);

pp_pipeline_accel_Mat2Axi_Block_split2_proc Mat2Axi_Block_split2_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Mat2Axi_Block_split2_proc_U0_ap_start),
    .ap_done(Mat2Axi_Block_split2_proc_U0_ap_done),
    .ap_continue(Mat2Axi_Block_split2_proc_U0_ap_continue),
    .ap_idle(Mat2Axi_Block_split2_proc_U0_ap_idle),
    .ap_ready(Mat2Axi_Block_split2_proc_U0_ap_ready),
    .stride_dout(stride_c_dout),
    .stride_empty_n(stride_c_empty_n),
    .stride_read(Mat2Axi_Block_split2_proc_U0_stride_read),
    .cols_dout(cols_c_dout),
    .cols_empty_n(cols_c_empty_n),
    .cols_read(Mat2Axi_Block_split2_proc_U0_cols_read),
    .rows_dout(rows_c_dout),
    .rows_empty_n(rows_c_empty_n),
    .rows_read(Mat2Axi_Block_split2_proc_U0_rows_read),
    .ap_return_0(Mat2Axi_Block_split2_proc_U0_ap_return_0),
    .ap_return_1(Mat2Axi_Block_split2_proc_U0_ap_return_1)
);

pp_pipeline_accel_addrbound addrbound_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(addrbound_U0_ap_start),
    .ap_done(addrbound_U0_ap_done),
    .ap_continue(addrbound_U0_ap_continue),
    .ap_idle(addrbound_U0_ap_idle),
    .ap_ready(addrbound_U0_ap_ready),
    .return_r(addrbound_U0_return_r),
    .return_r_ap_vld(addrbound_U0_return_r_ap_vld),
    .rows(rows_cast_loc_channel_dout),
    .cols(cols_tmp_loc_channel_dout)
);

pp_pipeline_accel_Mat2Axi_Block_split24_proc Mat2Axi_Block_split24_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Mat2Axi_Block_split24_proc_U0_ap_start),
    .ap_done(Mat2Axi_Block_split24_proc_U0_ap_done),
    .ap_continue(Mat2Axi_Block_split24_proc_U0_ap_continue),
    .ap_idle(Mat2Axi_Block_split24_proc_U0_ap_idle),
    .ap_ready(Mat2Axi_Block_split24_proc_U0_ap_ready),
    .axibound_V_1(p_channel_dout),
    .ap_return(Mat2Axi_Block_split24_proc_U0_ap_return)
);

pp_pipeline_accel_Mat2AxiStream Mat2AxiStream_U0(
    .out_mat_470_dout(out_mat_470_dout),
    .out_mat_470_empty_n(out_mat_470_empty_n),
    .out_mat_470_read(Mat2AxiStream_U0_out_mat_470_read),
    .ldata1_din(Mat2AxiStream_U0_ldata1_din),
    .ldata1_full_n(ldata_full_n),
    .ldata1_write(Mat2AxiStream_U0_ldata1_write),
    .rows_dout(rows_c12_dout),
    .rows_empty_n(rows_c12_empty_n),
    .rows_read(Mat2AxiStream_U0_rows_read),
    .cols_dout(cols_c13_dout),
    .cols_empty_n(cols_c13_empty_n),
    .cols_read(Mat2AxiStream_U0_cols_read),
    .stride_dout(stride_c14_dout),
    .stride_empty_n(stride_c14_empty_n),
    .stride_read(Mat2AxiStream_U0_stride_read),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Mat2AxiStream_U0_ap_start),
    .ap_done(Mat2AxiStream_U0_ap_done),
    .ap_ready(Mat2AxiStream_U0_ap_ready),
    .ap_idle(Mat2AxiStream_U0_ap_idle),
    .ap_continue(Mat2AxiStream_U0_ap_continue)
);

pp_pipeline_accel_AxiStream2Axi AxiStream2Axi_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(AxiStream2Axi_U0_ap_start),
    .ap_done(AxiStream2Axi_U0_ap_done),
    .ap_continue(AxiStream2Axi_U0_ap_continue),
    .ap_idle(AxiStream2Axi_U0_ap_idle),
    .ap_ready(AxiStream2Axi_U0_ap_ready),
    .ldata1_dout(ldata_dout),
    .ldata1_empty_n(ldata_empty_n),
    .ldata1_read(AxiStream2Axi_U0_ldata1_read),
    .m_axi_gmem3_AWVALID(AxiStream2Axi_U0_m_axi_gmem3_AWVALID),
    .m_axi_gmem3_AWREADY(m_axi_gmem3_AWREADY),
    .m_axi_gmem3_AWADDR(AxiStream2Axi_U0_m_axi_gmem3_AWADDR),
    .m_axi_gmem3_AWID(AxiStream2Axi_U0_m_axi_gmem3_AWID),
    .m_axi_gmem3_AWLEN(AxiStream2Axi_U0_m_axi_gmem3_AWLEN),
    .m_axi_gmem3_AWSIZE(AxiStream2Axi_U0_m_axi_gmem3_AWSIZE),
    .m_axi_gmem3_AWBURST(AxiStream2Axi_U0_m_axi_gmem3_AWBURST),
    .m_axi_gmem3_AWLOCK(AxiStream2Axi_U0_m_axi_gmem3_AWLOCK),
    .m_axi_gmem3_AWCACHE(AxiStream2Axi_U0_m_axi_gmem3_AWCACHE),
    .m_axi_gmem3_AWPROT(AxiStream2Axi_U0_m_axi_gmem3_AWPROT),
    .m_axi_gmem3_AWQOS(AxiStream2Axi_U0_m_axi_gmem3_AWQOS),
    .m_axi_gmem3_AWREGION(AxiStream2Axi_U0_m_axi_gmem3_AWREGION),
    .m_axi_gmem3_AWUSER(AxiStream2Axi_U0_m_axi_gmem3_AWUSER),
    .m_axi_gmem3_WVALID(AxiStream2Axi_U0_m_axi_gmem3_WVALID),
    .m_axi_gmem3_WREADY(m_axi_gmem3_WREADY),
    .m_axi_gmem3_WDATA(AxiStream2Axi_U0_m_axi_gmem3_WDATA),
    .m_axi_gmem3_WSTRB(AxiStream2Axi_U0_m_axi_gmem3_WSTRB),
    .m_axi_gmem3_WLAST(AxiStream2Axi_U0_m_axi_gmem3_WLAST),
    .m_axi_gmem3_WID(AxiStream2Axi_U0_m_axi_gmem3_WID),
    .m_axi_gmem3_WUSER(AxiStream2Axi_U0_m_axi_gmem3_WUSER),
    .m_axi_gmem3_ARVALID(AxiStream2Axi_U0_m_axi_gmem3_ARVALID),
    .m_axi_gmem3_ARREADY(1'b0),
    .m_axi_gmem3_ARADDR(AxiStream2Axi_U0_m_axi_gmem3_ARADDR),
    .m_axi_gmem3_ARID(AxiStream2Axi_U0_m_axi_gmem3_ARID),
    .m_axi_gmem3_ARLEN(AxiStream2Axi_U0_m_axi_gmem3_ARLEN),
    .m_axi_gmem3_ARSIZE(AxiStream2Axi_U0_m_axi_gmem3_ARSIZE),
    .m_axi_gmem3_ARBURST(AxiStream2Axi_U0_m_axi_gmem3_ARBURST),
    .m_axi_gmem3_ARLOCK(AxiStream2Axi_U0_m_axi_gmem3_ARLOCK),
    .m_axi_gmem3_ARCACHE(AxiStream2Axi_U0_m_axi_gmem3_ARCACHE),
    .m_axi_gmem3_ARPROT(AxiStream2Axi_U0_m_axi_gmem3_ARPROT),
    .m_axi_gmem3_ARQOS(AxiStream2Axi_U0_m_axi_gmem3_ARQOS),
    .m_axi_gmem3_ARREGION(AxiStream2Axi_U0_m_axi_gmem3_ARREGION),
    .m_axi_gmem3_ARUSER(AxiStream2Axi_U0_m_axi_gmem3_ARUSER),
    .m_axi_gmem3_RVALID(1'b0),
    .m_axi_gmem3_RREADY(AxiStream2Axi_U0_m_axi_gmem3_RREADY),
    .m_axi_gmem3_RDATA(64'd0),
    .m_axi_gmem3_RLAST(1'b0),
    .m_axi_gmem3_RID(1'd0),
    .m_axi_gmem3_RUSER(1'd0),
    .m_axi_gmem3_RRESP(2'd0),
    .m_axi_gmem3_BVALID(m_axi_gmem3_BVALID),
    .m_axi_gmem3_BREADY(AxiStream2Axi_U0_m_axi_gmem3_BREADY),
    .m_axi_gmem3_BRESP(m_axi_gmem3_BRESP),
    .m_axi_gmem3_BID(m_axi_gmem3_BID),
    .m_axi_gmem3_BUSER(m_axi_gmem3_BUSER),
    .dout_dout(dout_c_dout),
    .dout_empty_n(dout_c_empty_n),
    .dout_read(AxiStream2Axi_U0_dout_read),
    .addrbound_V_read(axibound_V_dout)
);

pp_pipeline_accel_fifo_w64_d5_S_x0 dout_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Mat2Axi_entry28_U0_dout_out_din),
    .if_full_n(dout_c_full_n),
    .if_write(Mat2Axi_entry28_U0_dout_out_write),
    .if_dout(dout_c_dout),
    .if_empty_n(dout_c_empty_n),
    .if_read(AxiStream2Axi_U0_dout_read)
);

pp_pipeline_accel_fifo_w22_d2_S_x rows_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Mat2Axi_entry28_U0_rows_out_din),
    .if_full_n(rows_c_full_n),
    .if_write(Mat2Axi_entry28_U0_rows_out_write),
    .if_dout(rows_c_dout),
    .if_empty_n(rows_c_empty_n),
    .if_read(Mat2Axi_Block_split2_proc_U0_rows_read)
);

pp_pipeline_accel_fifo_w32_d2_S_x1 rows_c12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Mat2Axi_entry28_U0_rows_out1_din),
    .if_full_n(rows_c12_full_n),
    .if_write(Mat2Axi_entry28_U0_rows_out1_write),
    .if_dout(rows_c12_dout),
    .if_empty_n(rows_c12_empty_n),
    .if_read(Mat2AxiStream_U0_rows_read)
);

pp_pipeline_accel_fifo_w25_d2_S cols_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Mat2Axi_entry28_U0_cols_out_din),
    .if_full_n(cols_c_full_n),
    .if_write(Mat2Axi_entry28_U0_cols_out_write),
    .if_dout(cols_c_dout),
    .if_empty_n(cols_c_empty_n),
    .if_read(Mat2Axi_Block_split2_proc_U0_cols_read)
);

pp_pipeline_accel_fifo_w32_d2_S_x1 cols_c13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Mat2Axi_entry28_U0_cols_out2_din),
    .if_full_n(cols_c13_full_n),
    .if_write(Mat2Axi_entry28_U0_cols_out2_write),
    .if_dout(cols_c13_dout),
    .if_empty_n(cols_c13_empty_n),
    .if_read(Mat2AxiStream_U0_cols_read)
);

pp_pipeline_accel_fifo_w32_d2_S_x1 stride_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Mat2Axi_entry28_U0_stride_out_din),
    .if_full_n(stride_c_full_n),
    .if_write(Mat2Axi_entry28_U0_stride_out_write),
    .if_dout(stride_c_dout),
    .if_empty_n(stride_c_empty_n),
    .if_read(Mat2Axi_Block_split2_proc_U0_stride_read)
);

pp_pipeline_accel_fifo_w32_d2_S_x1 stride_c14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Mat2Axi_entry28_U0_stride_out3_din),
    .if_full_n(stride_c14_full_n),
    .if_write(Mat2Axi_entry28_U0_stride_out3_write),
    .if_dout(stride_c14_dout),
    .if_empty_n(stride_c14_empty_n),
    .if_read(Mat2AxiStream_U0_stride_read)
);

pp_pipeline_accel_fifo_w25_d2_S cols_tmp_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Mat2Axi_Block_split2_proc_U0_ap_return_0),
    .if_full_n(cols_tmp_loc_channel_full_n),
    .if_write(ap_channel_done_cols_tmp_loc_channel),
    .if_dout(cols_tmp_loc_channel_dout),
    .if_empty_n(cols_tmp_loc_channel_empty_n),
    .if_read(addrbound_U0_ap_ready)
);

pp_pipeline_accel_fifo_w22_d2_S_x rows_cast_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Mat2Axi_Block_split2_proc_U0_ap_return_1),
    .if_full_n(rows_cast_loc_channel_full_n),
    .if_write(ap_channel_done_rows_cast_loc_channel),
    .if_dout(rows_cast_loc_channel_dout),
    .if_empty_n(rows_cast_loc_channel_empty_n),
    .if_read(addrbound_U0_ap_ready)
);

pp_pipeline_accel_fifo_w19_d2_S p_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(addrbound_U0_return_r),
    .if_full_n(p_channel_full_n),
    .if_write(addrbound_U0_ap_done),
    .if_dout(p_channel_dout),
    .if_empty_n(p_channel_empty_n),
    .if_read(Mat2Axi_Block_split24_proc_U0_ap_ready)
);

pp_pipeline_accel_fifo_w19_d2_S axibound_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Mat2Axi_Block_split24_proc_U0_ap_return),
    .if_full_n(axibound_V_full_n),
    .if_write(Mat2Axi_Block_split24_proc_U0_ap_done),
    .if_dout(axibound_V_dout),
    .if_empty_n(axibound_V_empty_n),
    .if_read(AxiStream2Axi_U0_ap_ready)
);

pp_pipeline_accel_fifo_w64_d2_S_x0 ldata_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Mat2AxiStream_U0_ldata1_din),
    .if_full_n(ldata_full_n),
    .if_write(Mat2AxiStream_U0_ldata1_write),
    .if_dout(ldata_dout),
    .if_empty_n(ldata_empty_n),
    .if_read(AxiStream2Axi_U0_ldata1_read)
);

pp_pipeline_accel_start_for_Mat2Axi_Block_split2_proc_U0 start_for_Mat2Axi_Block_split2_proc_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Mat2Axi_Block_split2_proc_U0_din),
    .if_full_n(start_for_Mat2Axi_Block_split2_proc_U0_full_n),
    .if_write(Mat2Axi_entry28_U0_start_write),
    .if_dout(start_for_Mat2Axi_Block_split2_proc_U0_dout),
    .if_empty_n(start_for_Mat2Axi_Block_split2_proc_U0_empty_n),
    .if_read(Mat2Axi_Block_split2_proc_U0_ap_ready)
);

pp_pipeline_accel_start_for_Mat2AxiStream_U0 start_for_Mat2AxiStream_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Mat2AxiStream_U0_din),
    .if_full_n(start_for_Mat2AxiStream_U0_full_n),
    .if_write(Mat2Axi_entry28_U0_start_write),
    .if_dout(start_for_Mat2AxiStream_U0_dout),
    .if_empty_n(start_for_Mat2AxiStream_U0_empty_n),
    .if_read(Mat2AxiStream_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_cols_tmp_loc_channel <= 1'b0;
    end else begin
        if (((Mat2Axi_Block_split2_proc_U0_ap_done & Mat2Axi_Block_split2_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_cols_tmp_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_cols_tmp_loc_channel <= ap_sync_channel_write_cols_tmp_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_rows_cast_loc_channel <= 1'b0;
    end else begin
        if (((Mat2Axi_Block_split2_proc_U0_ap_done & Mat2Axi_Block_split2_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_rows_cast_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_rows_cast_loc_channel <= ap_sync_channel_write_rows_cast_loc_channel;
        end
    end
end

assign AxiStream2Axi_U0_ap_continue = ap_continue;

assign AxiStream2Axi_U0_ap_start = axibound_V_empty_n;

assign AxiStream2Axi_U0_start_full_n = 1'b1;

assign AxiStream2Axi_U0_start_write = 1'b0;

assign Mat2AxiStream_U0_ap_continue = 1'b1;

assign Mat2AxiStream_U0_ap_start = start_for_Mat2AxiStream_U0_empty_n;

assign Mat2AxiStream_U0_start_full_n = 1'b1;

assign Mat2AxiStream_U0_start_write = 1'b0;

assign Mat2Axi_Block_split24_proc_U0_ap_continue = axibound_V_full_n;

assign Mat2Axi_Block_split24_proc_U0_ap_start = p_channel_empty_n;

assign Mat2Axi_Block_split24_proc_U0_start_full_n = 1'b1;

assign Mat2Axi_Block_split24_proc_U0_start_write = 1'b0;

assign Mat2Axi_Block_split2_proc_U0_ap_continue = (ap_sync_channel_write_rows_cast_loc_channel & ap_sync_channel_write_cols_tmp_loc_channel);

assign Mat2Axi_Block_split2_proc_U0_ap_start = start_for_Mat2Axi_Block_split2_proc_U0_empty_n;

assign Mat2Axi_Block_split2_proc_U0_start_full_n = 1'b1;

assign Mat2Axi_Block_split2_proc_U0_start_write = 1'b0;

assign Mat2Axi_entry28_U0_ap_continue = 1'b1;

assign Mat2Axi_entry28_U0_ap_start = ap_start;

assign Mat2Axi_entry28_U0_start_full_n = (start_for_Mat2Axi_Block_split2_proc_U0_full_n & start_for_Mat2AxiStream_U0_full_n);

assign addrbound_U0_ap_continue = p_channel_full_n;

assign addrbound_U0_ap_start = (rows_cast_loc_channel_empty_n & cols_tmp_loc_channel_empty_n);

assign addrbound_U0_start_full_n = 1'b1;

assign addrbound_U0_start_write = 1'b0;

assign ap_channel_done_axibound_V = Mat2Axi_Block_split24_proc_U0_ap_done;

assign ap_channel_done_cols_tmp_loc_channel = ((ap_sync_reg_channel_write_cols_tmp_loc_channel ^ 1'b1) & Mat2Axi_Block_split2_proc_U0_ap_done);

assign ap_channel_done_p_channel = addrbound_U0_ap_done;

assign ap_channel_done_rows_cast_loc_channel = ((ap_sync_reg_channel_write_rows_cast_loc_channel ^ 1'b1) & Mat2Axi_Block_split2_proc_U0_ap_done);

assign ap_done = AxiStream2Axi_U0_ap_done;

assign ap_idle = ((axibound_V_empty_n ^ 1'b1) & (p_channel_empty_n ^ 1'b1) & (rows_cast_loc_channel_empty_n ^ 1'b1) & (cols_tmp_loc_channel_empty_n ^ 1'b1) & addrbound_U0_ap_idle & Mat2Axi_entry28_U0_ap_idle & Mat2Axi_Block_split2_proc_U0_ap_idle & Mat2Axi_Block_split24_proc_U0_ap_idle & Mat2AxiStream_U0_ap_idle & AxiStream2Axi_U0_ap_idle);

assign ap_ready = Mat2Axi_entry28_U0_ap_ready;

assign ap_sync_channel_write_cols_tmp_loc_channel = ((cols_tmp_loc_channel_full_n & ap_channel_done_cols_tmp_loc_channel) | ap_sync_reg_channel_write_cols_tmp_loc_channel);

assign ap_sync_channel_write_rows_cast_loc_channel = ((rows_cast_loc_channel_full_n & ap_channel_done_rows_cast_loc_channel) | ap_sync_reg_channel_write_rows_cast_loc_channel);

assign ap_sync_continue = ap_continue;

assign ap_sync_done = AxiStream2Axi_U0_ap_done;

assign ap_sync_ready = Mat2Axi_entry28_U0_ap_ready;

assign m_axi_gmem3_ARADDR = 64'd0;

assign m_axi_gmem3_ARBURST = 2'd0;

assign m_axi_gmem3_ARCACHE = 4'd0;

assign m_axi_gmem3_ARID = 1'd0;

assign m_axi_gmem3_ARLEN = 32'd0;

assign m_axi_gmem3_ARLOCK = 2'd0;

assign m_axi_gmem3_ARPROT = 3'd0;

assign m_axi_gmem3_ARQOS = 4'd0;

assign m_axi_gmem3_ARREGION = 4'd0;

assign m_axi_gmem3_ARSIZE = 3'd0;

assign m_axi_gmem3_ARUSER = 1'd0;

assign m_axi_gmem3_ARVALID = 1'b0;

assign m_axi_gmem3_AWADDR = AxiStream2Axi_U0_m_axi_gmem3_AWADDR;

assign m_axi_gmem3_AWBURST = AxiStream2Axi_U0_m_axi_gmem3_AWBURST;

assign m_axi_gmem3_AWCACHE = AxiStream2Axi_U0_m_axi_gmem3_AWCACHE;

assign m_axi_gmem3_AWID = AxiStream2Axi_U0_m_axi_gmem3_AWID;

assign m_axi_gmem3_AWLEN = AxiStream2Axi_U0_m_axi_gmem3_AWLEN;

assign m_axi_gmem3_AWLOCK = AxiStream2Axi_U0_m_axi_gmem3_AWLOCK;

assign m_axi_gmem3_AWPROT = AxiStream2Axi_U0_m_axi_gmem3_AWPROT;

assign m_axi_gmem3_AWQOS = AxiStream2Axi_U0_m_axi_gmem3_AWQOS;

assign m_axi_gmem3_AWREGION = AxiStream2Axi_U0_m_axi_gmem3_AWREGION;

assign m_axi_gmem3_AWSIZE = AxiStream2Axi_U0_m_axi_gmem3_AWSIZE;

assign m_axi_gmem3_AWUSER = AxiStream2Axi_U0_m_axi_gmem3_AWUSER;

assign m_axi_gmem3_AWVALID = AxiStream2Axi_U0_m_axi_gmem3_AWVALID;

assign m_axi_gmem3_BREADY = AxiStream2Axi_U0_m_axi_gmem3_BREADY;

assign m_axi_gmem3_RREADY = 1'b0;

assign m_axi_gmem3_WDATA = AxiStream2Axi_U0_m_axi_gmem3_WDATA;

assign m_axi_gmem3_WID = AxiStream2Axi_U0_m_axi_gmem3_WID;

assign m_axi_gmem3_WLAST = AxiStream2Axi_U0_m_axi_gmem3_WLAST;

assign m_axi_gmem3_WSTRB = AxiStream2Axi_U0_m_axi_gmem3_WSTRB;

assign m_axi_gmem3_WUSER = AxiStream2Axi_U0_m_axi_gmem3_WUSER;

assign m_axi_gmem3_WVALID = AxiStream2Axi_U0_m_axi_gmem3_WVALID;

assign out_mat_470_read = Mat2AxiStream_U0_out_mat_470_read;

assign start_for_Mat2AxiStream_U0_din = 1'b1;

assign start_for_Mat2Axi_Block_split2_proc_U0_din = 1'b1;

endmodule //pp_pipeline_accel_Mat2Axi
