{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708575847099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708575847099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 22 01:24:07 2024 " "Processing started: Thu Feb 22 01:24:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708575847099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708575847099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL3 -c PBL3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL3 -c PBL3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708575847099 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708575847420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708575847420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl3.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl3.v" { { "Info" "ISGN_ENTITY_NAME" "1 PBL3 " "Found entity 1: PBL3" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/PBL3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708575854990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708575854990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708575854992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708575854992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_numeros_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_numeros_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_numeros_7seg " "Found entity 1: decod_numeros_7seg" {  } { { "decod_numeros_7seg.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/decod_numeros_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708575854994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708575854994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_1 " "Found entity 1: MUX_4_1" {  } { { "MUX_4_1.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/MUX_4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708575854996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708575854996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_sin_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_sin_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_sin_2bit " "Found entity 1: contador_sin_2bit" {  } { { "contador_sin_2bit.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/contador_sin_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708575854998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708575854998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_2_4 " "Found entity 1: decod_2_4" {  } { { "decod_2_4.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/decod_2_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708575855000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708575855000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_display.v 0 0 " "Found 0 design units, including 0 entities, in source file modulo_display.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708575855002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_2bit_desc_lim2.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_2bit_desc_lim2.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_2bit_desc_lim2 " "Found entity 1: contador_2bit_desc_lim2" {  } { { "contador_2bit_desc_lim2.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/contador_2bit_desc_lim2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708575855004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708575855004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_4bit_desc_lim5.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_4bit_desc_lim5.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_4bit_desc_lim5 " "Found entity 1: contador_4bit_desc_lim5" {  } { { "contador_4bit_desc_lim5.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/contador_4bit_desc_lim5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708575855007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708575855007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_3bit_padrao.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_3bit_padrao.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_3bit_padrao " "Found entity 1: contador_3bit_padrao" {  } { { "contador_3bit_padrao.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/contador_3bit_padrao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708575855008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708575855008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_numeros_7seg_0a9.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_numeros_7seg_0a9.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_numeros_7seg_0a9 " "Found entity 1: decod_numeros_7seg_0a9" {  } { { "decod_numeros_7seg_0a9.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/decod_numeros_7seg_0a9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708575855011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708575855011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_numeros_7seg_0a3.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_numeros_7seg_0a3.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_numeros_7seg_0a3 " "Found entity 1: decod_numeros_7seg_0a3" {  } { { "decod_numeros_7seg_0a3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/decod_numeros_7seg_0a3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708575855013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708575855013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_4bit_asc_lim9.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_4bit_asc_lim9.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_4bit_asc_lim9 " "Found entity 1: contador_4bit_asc_lim9" {  } { { "contador_4bit_asc_lim9.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/contador_4bit_asc_lim9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708575855014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708575855014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_2bit_asc.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_2bit_asc.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_2bit_asc " "Found entity 1: contador_2bit_asc" {  } { { "contador_2bit_asc.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/contador_2bit_asc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708575855015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708575855015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file div_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clock " "Found entity 1: div_clock" {  } { { "div_clock.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/div_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708575855017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708575855017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708575855018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708575855018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maq_esteira.v 1 1 " "Found 1 design units, including 1 entities, in source file maq_esteira.v" { { "Info" "ISGN_ENTITY_NAME" "1 maq_esteira " "Found entity 1: maq_esteira" {  } { { "maq_esteira.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/maq_esteira.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708575855021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708575855021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maq_enc_veda.v 1 1 " "Found 1 design units, including 1 entities, in source file maq_enc_veda.v" { { "Info" "ISGN_ENTITY_NAME" "1 maq_enc_veda " "Found entity 1: maq_enc_veda" {  } { { "maq_enc_veda.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/maq_enc_veda.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708575855024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708575855024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maq_desp.v 1 1 " "Found 1 design units, including 1 entities, in source file maq_desp.v" { { "Info" "ISGN_ENTITY_NAME" "1 maq_desp " "Found entity 1: maq_desp" {  } { { "maq_desp.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/maq_desp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708575855025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708575855025 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B0_inv PBL3.v(25) " "Verilog HDL Implicit Net warning at PBL3.v(25): created implicit net for \"B0_inv\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/PBL3.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708575855027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1_inv PBL3.v(26) " "Verilog HDL Implicit Net warning at PBL3.v(26): created implicit net for \"B1_inv\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/PBL3.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708575855027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_gar PBL3.v(29) " "Verilog HDL Implicit Net warning at PBL3.v(29): created implicit net for \"c_gar\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/PBL3.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708575855028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_rol PBL3.v(30) " "Verilog HDL Implicit Net warning at PBL3.v(30): created implicit net for \"c_rol\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/PBL3.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708575855028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "recarga_auto PBL3.v(32) " "Verilog HDL Implicit Net warning at PBL3.v(32): created implicit net for \"recarga_auto\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/PBL3.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708575855028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pode_recaregar PBL3.v(35) " "Verilog HDL Implicit Net warning at PBL3.v(35): created implicit net for \"pode_recaregar\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/PBL3.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708575855028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_zerada PBL3.v(36) " "Verilog HDL Implicit Net warning at PBL3.v(36): created implicit net for \"r_zerada\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/PBL3.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708575855028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pode_diminuir PBL3.v(37) " "Verilog HDL Implicit Net warning at PBL3.v(37): created implicit net for \"pode_diminuir\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/PBL3.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708575855028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "unidade_completa_r PBL3.v(44) " "Verilog HDL Implicit Net warning at PBL3.v(44): created implicit net for \"unidade_completa_r\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/PBL3.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708575855028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "minimo_rolhas PBL3.v(45) " "Verilog HDL Implicit Net warning at PBL3.v(45): created implicit net for \"minimo_rolhas\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/PBL3.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708575855028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "unidade_completa_g PBL3.v(70) " "Verilog HDL Implicit Net warning at PBL3.v(70): created implicit net for \"unidade_completa_g\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-20240221T212103Z-001/PBL-3-main/PBL3.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708575855028 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maq_desp " "Elaborating entity \"maq_desp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708575855069 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708575855398 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708575855398 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708575855398 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708575855398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708575855485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 22 01:24:15 2024 " "Processing ended: Thu Feb 22 01:24:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708575855485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708575855485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708575855485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708575855485 ""}
