--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.592ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.032 - 0.039)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y18.YQ      Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y19.G1      net (fanout=1)        0.395   ftop/clkN210/locked_d
    SLICE_X55Y19.CLK     Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.592ns (1.197ns logic, 0.395ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y19.YQ      Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y19.BX      net (fanout=2)        0.645   ftop/clkN210/unlock2
    SLICE_X55Y19.CLK     Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (0.695ns logic, 0.645ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.997ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y19.YQ      Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y19.BX      net (fanout=2)        0.516   ftop/clkN210/unlock2
    SLICE_X55Y19.CLK     Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.997ns (0.481ns logic, 0.516ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.192ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.199ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.039 - 0.032)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y18.YQ      Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y19.G1      net (fanout=1)        0.316   ftop/clkN210/locked_d
    SLICE_X55Y19.CLK     Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.199ns (0.883ns logic, 0.316ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X54Y18.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X54Y18.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X54Y18.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X76Y53.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X76Y53.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X76Y53.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y19.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y19.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y19.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y19.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y19.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y19.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 261435 paths analyzed, 4466 endpoints analyzed, 1569 failing endpoints
 1569 timing errors detected. (1559 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  13.909ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.676ns (Levels of Logic = 9)
  Clock Path Skew:      -0.233ns (0.612 - 0.845)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y109.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65
    SLICE_X95Y102.G1     net (fanout=4)        1.152   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
    SLICE_X95Y102.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036826
    SLICE_X95Y102.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036826/O
    SLICE_X95Y102.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X95Y103.F2     net (fanout=3)        0.128   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X95Y103.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X94Y102.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X94Y102.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y102.F2     net (fanout=1)        0.278   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X94Y102.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.G2     net (fanout=5)        0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y91.G3      net (fanout=15)       1.311   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y91.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X95Y84.G1      net (fanout=7)        1.072   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X95Y84.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X94Y87.G1      net (fanout=40)       0.884   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X94Y87.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N12
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X92Y89.SR      net (fanout=1)        1.447   ftop/gbe0/dcp_dcp_cpRespF/N14
    SLICE_X92Y89.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     13.676ns (6.155ns logic, 7.521ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.620ns (Levels of Logic = 9)
  Clock Path Skew:      -0.255ns (0.612 - 0.867)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y110.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X94Y104.G4     net (fanout=4)        1.117   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X94Y104.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036853
    SLICE_X95Y102.F3     net (fanout=1)        0.307   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036853
    SLICE_X95Y102.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X95Y103.F2     net (fanout=3)        0.128   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X95Y103.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X94Y102.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X94Y102.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y102.F2     net (fanout=1)        0.278   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X94Y102.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.G2     net (fanout=5)        0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y91.G3      net (fanout=15)       1.311   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y91.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X95Y84.G1      net (fanout=7)        1.072   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X95Y84.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X94Y87.G1      net (fanout=40)       0.884   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X94Y87.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N12
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X92Y89.SR      net (fanout=1)        1.447   ftop/gbe0/dcp_dcp_cpRespF/N14
    SLICE_X92Y89.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     13.620ns (6.210ns logic, 7.410ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.406ns (Levels of Logic = 9)
  Clock Path Skew:      -0.288ns (0.612 - 0.900)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y107.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64
    SLICE_X95Y102.G2     net (fanout=4)        0.882   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
    SLICE_X95Y102.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036826
    SLICE_X95Y102.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036826/O
    SLICE_X95Y102.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X95Y103.F2     net (fanout=3)        0.128   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X95Y103.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X94Y102.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X94Y102.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y102.F2     net (fanout=1)        0.278   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X94Y102.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.G2     net (fanout=5)        0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y91.G3      net (fanout=15)       1.311   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y91.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X95Y84.G1      net (fanout=7)        1.072   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X95Y84.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X94Y87.G1      net (fanout=40)       0.884   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X94Y87.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N12
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X92Y89.SR      net (fanout=1)        1.447   ftop/gbe0/dcp_dcp_cpRespF/N14
    SLICE_X92Y89.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     13.406ns (6.155ns logic, 7.251ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.440ns (Levels of Logic = 9)
  Clock Path Skew:      -0.233ns (0.612 - 0.845)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y109.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65
    SLICE_X95Y102.G1     net (fanout=4)        1.152   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
    SLICE_X95Y102.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036826
    SLICE_X95Y102.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036826/O
    SLICE_X95Y102.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X95Y103.F2     net (fanout=3)        0.128   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X95Y103.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X94Y102.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X94Y102.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y102.F2     net (fanout=1)        0.278   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X94Y102.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.G2     net (fanout=5)        0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y91.G3      net (fanout=15)       1.311   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y91.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X94Y84.G4      net (fanout=7)        1.017   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X94Y84.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N01
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0d11
    SLICE_X94Y87.G3      net (fanout=40)       0.648   ftop/gbe0/dcp_dcp_cpRespF/d0d1
    SLICE_X94Y87.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N12
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X92Y89.SR      net (fanout=1)        1.447   ftop/gbe0/dcp_dcp_cpRespF/N14
    SLICE_X92Y89.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     13.440ns (6.210ns logic, 7.230ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.481ns (Levels of Logic = 9)
  Clock Path Skew:      -0.184ns (0.661 - 0.845)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y109.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65
    SLICE_X95Y102.G1     net (fanout=4)        1.152   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
    SLICE_X95Y102.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036826
    SLICE_X95Y102.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036826/O
    SLICE_X95Y102.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X95Y103.F2     net (fanout=3)        0.128   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X95Y103.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X94Y102.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X94Y102.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y102.F2     net (fanout=1)        0.278   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X94Y102.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.G2     net (fanout=5)        0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y91.G3      net (fanout=15)       1.311   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y91.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X95Y84.G1      net (fanout=7)        1.072   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X95Y84.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X96Y84.G4      net (fanout=40)       1.171   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X96Y84.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N58
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<24>_SW0
    SLICE_X99Y82.SR      net (fanout=1)        0.965   ftop/gbe0/dcp_dcp_cpRespF/N46
    SLICE_X99Y82.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<24>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                     13.481ns (6.155ns logic, 7.326ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.384ns (Levels of Logic = 9)
  Clock Path Skew:      -0.255ns (0.612 - 0.867)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y110.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X94Y104.G4     net (fanout=4)        1.117   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X94Y104.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036853
    SLICE_X95Y102.F3     net (fanout=1)        0.307   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036853
    SLICE_X95Y102.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X95Y103.F2     net (fanout=3)        0.128   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X95Y103.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X94Y102.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X94Y102.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y102.F2     net (fanout=1)        0.278   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X94Y102.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.G2     net (fanout=5)        0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y91.G3      net (fanout=15)       1.311   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y91.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X94Y84.G4      net (fanout=7)        1.017   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X94Y84.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N01
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0d11
    SLICE_X94Y87.G3      net (fanout=40)       0.648   ftop/gbe0/dcp_dcp_cpRespF/d0d1
    SLICE_X94Y87.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N12
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X92Y89.SR      net (fanout=1)        1.447   ftop/gbe0/dcp_dcp_cpRespF/N14
    SLICE_X92Y89.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     13.384ns (6.265ns logic, 7.119ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_7 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.391ns (Levels of Logic = 9)
  Clock Path Skew:      -0.240ns (0.612 - 0.852)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_7 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y104.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_7
    SLICE_X96Y104.G4     net (fanout=2)        0.830   ftop/gbe0/dcp_dcp_lastTag<7>
    SLICE_X96Y104.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10358120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368120
    SLICE_X95Y102.F2     net (fanout=1)        0.391   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368120
    SLICE_X95Y102.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X95Y103.F2     net (fanout=3)        0.128   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X95Y103.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X94Y102.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X94Y102.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y102.F2     net (fanout=1)        0.278   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X94Y102.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.G2     net (fanout=5)        0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y91.G3      net (fanout=15)       1.311   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y91.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X95Y84.G1      net (fanout=7)        1.072   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X95Y84.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X94Y87.G1      net (fanout=40)       0.884   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X94Y87.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N12
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X92Y89.SR      net (fanout=1)        1.447   ftop/gbe0/dcp_dcp_cpRespF/N14
    SLICE_X92Y89.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     13.391ns (6.184ns logic, 7.207ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.425ns (Levels of Logic = 9)
  Clock Path Skew:      -0.206ns (0.661 - 0.867)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y110.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X94Y104.G4     net (fanout=4)        1.117   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X94Y104.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036853
    SLICE_X95Y102.F3     net (fanout=1)        0.307   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036853
    SLICE_X95Y102.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X95Y103.F2     net (fanout=3)        0.128   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X95Y103.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X94Y102.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X94Y102.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y102.F2     net (fanout=1)        0.278   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X94Y102.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.G2     net (fanout=5)        0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y91.G3      net (fanout=15)       1.311   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y91.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X95Y84.G1      net (fanout=7)        1.072   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X95Y84.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X96Y84.G4      net (fanout=40)       1.171   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X96Y84.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N58
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<24>_SW0
    SLICE_X99Y82.SR      net (fanout=1)        0.965   ftop/gbe0/dcp_dcp_cpRespF/N46
    SLICE_X99Y82.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<24>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                     13.425ns (6.210ns logic, 7.215ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.307ns (Levels of Logic = 8)
  Clock Path Skew:      -0.295ns (0.612 - 0.907)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_2 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y105.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<3>
                                                       ftop/gbe0/dcp_dcp_lastTag_2
    SLICE_X94Y104.F2     net (fanout=2)        0.587   ftop/gbe0/dcp_dcp_lastTag<2>
    SLICE_X94Y104.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035853
    SLICE_X93Y104.F1     net (fanout=1)        0.429   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035853
    SLICE_X93Y104.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10358136
    SLICE_X94Y102.G1     net (fanout=5)        0.872   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035
    SLICE_X94Y102.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y102.F2     net (fanout=1)        0.278   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X94Y102.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.G2     net (fanout=5)        0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y91.G3      net (fanout=15)       1.311   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y91.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X95Y84.G1      net (fanout=7)        1.072   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X95Y84.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X94Y87.G1      net (fanout=40)       0.884   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X94Y87.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N12
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X92Y89.SR      net (fanout=1)        1.447   ftop/gbe0/dcp_dcp_cpRespF/N14
    SLICE_X92Y89.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     13.307ns (5.636ns logic, 7.671ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.323ns (Levels of Logic = 8)
  Clock Path Skew:      -0.275ns (0.612 - 0.887)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y108.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34
    SLICE_X94Y104.F4     net (fanout=6)        0.632   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
    SLICE_X94Y104.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035853
    SLICE_X93Y104.F1     net (fanout=1)        0.429   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035853
    SLICE_X93Y104.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10358136
    SLICE_X94Y102.G1     net (fanout=5)        0.872   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035
    SLICE_X94Y102.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y102.F2     net (fanout=1)        0.278   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X94Y102.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.G2     net (fanout=5)        0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y91.G3      net (fanout=15)       1.311   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y91.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X95Y84.G1      net (fanout=7)        1.072   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X95Y84.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X94Y87.G1      net (fanout=40)       0.884   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X94Y87.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N12
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X92Y89.SR      net (fanout=1)        1.447   ftop/gbe0/dcp_dcp_cpRespF/N14
    SLICE_X92Y89.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     13.323ns (5.607ns logic, 7.716ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.431ns (Levels of Logic = 9)
  Clock Path Skew:      -0.161ns (0.612 - 0.773)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y111.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X94Y104.G2     net (fanout=4)        0.928   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X94Y104.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036853
    SLICE_X95Y102.F3     net (fanout=1)        0.307   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036853
    SLICE_X95Y102.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X95Y103.F2     net (fanout=3)        0.128   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X95Y103.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X94Y102.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X94Y102.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y102.F2     net (fanout=1)        0.278   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X94Y102.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.G2     net (fanout=5)        0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y91.G3      net (fanout=15)       1.311   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y91.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X95Y84.G1      net (fanout=7)        1.072   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X95Y84.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X94Y87.G1      net (fanout=40)       0.884   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X94Y87.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N12
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X92Y89.SR      net (fanout=1)        1.447   ftop/gbe0/dcp_dcp_cpRespF/N14
    SLICE_X92Y89.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     13.431ns (6.210ns logic, 7.221ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.395ns (Levels of Logic = 8)
  Clock Path Skew:      -0.170ns (0.612 - 0.782)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y106.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X92Y107.F1     net (fanout=2)        0.683   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X92Y107.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035893
    SLICE_X93Y104.F2     net (fanout=1)        0.349   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035893
    SLICE_X93Y104.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10358136
    SLICE_X94Y102.G1     net (fanout=5)        0.872   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035
    SLICE_X94Y102.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y102.F2     net (fanout=1)        0.278   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X94Y102.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.G2     net (fanout=5)        0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y91.G3      net (fanout=15)       1.311   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y91.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X95Y84.G1      net (fanout=7)        1.072   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X95Y84.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X94Y87.G1      net (fanout=40)       0.884   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X94Y87.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N12
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X92Y89.SR      net (fanout=1)        1.447   ftop/gbe0/dcp_dcp_cpRespF/N14
    SLICE_X92Y89.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     13.395ns (5.708ns logic, 7.687ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.327ns (Levels of Logic = 8)
  Clock Path Skew:      -0.161ns (0.612 - 0.773)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y110.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35
    SLICE_X94Y104.F1     net (fanout=6)        0.636   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
    SLICE_X94Y104.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035853
    SLICE_X93Y104.F1     net (fanout=1)        0.429   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035853
    SLICE_X93Y104.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10358136
    SLICE_X94Y102.G1     net (fanout=5)        0.872   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035
    SLICE_X94Y102.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y102.F2     net (fanout=1)        0.278   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X94Y102.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.G2     net (fanout=5)        0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y91.G3      net (fanout=15)       1.311   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y91.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X95Y84.G1      net (fanout=7)        1.072   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X95Y84.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X94Y87.G1      net (fanout=40)       0.884   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X94Y87.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N12
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X92Y89.SR      net (fanout=1)        1.447   ftop/gbe0/dcp_dcp_cpRespF/N14
    SLICE_X92Y89.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     13.327ns (5.607ns logic, 7.720ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.170ns (Levels of Logic = 9)
  Clock Path Skew:      -0.288ns (0.612 - 0.900)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y107.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64
    SLICE_X95Y102.G2     net (fanout=4)        0.882   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
    SLICE_X95Y102.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036826
    SLICE_X95Y102.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036826/O
    SLICE_X95Y102.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X95Y103.F2     net (fanout=3)        0.128   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X95Y103.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X94Y102.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X94Y102.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y102.F2     net (fanout=1)        0.278   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X94Y102.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.G2     net (fanout=5)        0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y91.G3      net (fanout=15)       1.311   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y91.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X94Y84.G4      net (fanout=7)        1.017   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X94Y84.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N01
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0d11
    SLICE_X94Y87.G3      net (fanout=40)       0.648   ftop/gbe0/dcp_dcp_cpRespF/d0d1
    SLICE_X94Y87.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N12
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X92Y89.SR      net (fanout=1)        1.447   ftop/gbe0/dcp_dcp_cpRespF/N14
    SLICE_X92Y89.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     13.170ns (6.210ns logic, 6.960ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.211ns (Levels of Logic = 9)
  Clock Path Skew:      -0.239ns (0.661 - 0.900)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y107.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64
    SLICE_X95Y102.G2     net (fanout=4)        0.882   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
    SLICE_X95Y102.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036826
    SLICE_X95Y102.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036826/O
    SLICE_X95Y102.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X95Y103.F2     net (fanout=3)        0.128   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X95Y103.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X94Y102.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X94Y102.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y102.F2     net (fanout=1)        0.278   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X94Y102.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.G2     net (fanout=5)        0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y91.G3      net (fanout=15)       1.311   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y91.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X95Y84.G1      net (fanout=7)        1.072   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X95Y84.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X96Y84.G4      net (fanout=40)       1.171   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X96Y84.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N58
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<24>_SW0
    SLICE_X99Y82.SR      net (fanout=1)        0.965   ftop/gbe0/dcp_dcp_cpRespF/N46
    SLICE_X99Y82.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<24>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                     13.211ns (6.155ns logic, 7.056ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.129ns (Levels of Logic = 8)
  Clock Path Skew:      -0.288ns (0.612 - 0.900)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y106.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X92Y107.F2     net (fanout=6)        0.492   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X92Y107.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035893
    SLICE_X93Y104.F2     net (fanout=1)        0.349   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035893
    SLICE_X93Y104.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10358136
    SLICE_X94Y102.G1     net (fanout=5)        0.872   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035
    SLICE_X94Y102.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y102.F2     net (fanout=1)        0.278   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X94Y102.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.G2     net (fanout=5)        0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y91.G3      net (fanout=15)       1.311   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y91.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X95Y84.G1      net (fanout=7)        1.072   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X95Y84.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X94Y87.G1      net (fanout=40)       0.884   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X94Y87.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N12
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X92Y89.SR      net (fanout=1)        1.447   ftop/gbe0/dcp_dcp_cpRespF/N14
    SLICE_X92Y89.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     13.129ns (5.633ns logic, 7.496ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_7 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.155ns (Levels of Logic = 9)
  Clock Path Skew:      -0.240ns (0.612 - 0.852)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_7 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y104.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_7
    SLICE_X96Y104.G4     net (fanout=2)        0.830   ftop/gbe0/dcp_dcp_lastTag<7>
    SLICE_X96Y104.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10358120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368120
    SLICE_X95Y102.F2     net (fanout=1)        0.391   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368120
    SLICE_X95Y102.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X95Y103.F2     net (fanout=3)        0.128   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X95Y103.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X94Y102.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X94Y102.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y102.F2     net (fanout=1)        0.278   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X94Y102.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.G2     net (fanout=5)        0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y91.G3      net (fanout=15)       1.311   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y91.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X94Y84.G4      net (fanout=7)        1.017   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X94Y84.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N01
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0d11
    SLICE_X94Y87.G3      net (fanout=40)       0.648   ftop/gbe0/dcp_dcp_cpRespF/d0d1
    SLICE_X94Y87.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N12
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X92Y89.SR      net (fanout=1)        1.447   ftop/gbe0/dcp_dcp_cpRespF/N14
    SLICE_X92Y89.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     13.155ns (6.239ns logic, 6.916ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.207ns (Levels of Logic = 9)
  Clock Path Skew:      -0.184ns (0.661 - 0.845)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y109.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65
    SLICE_X95Y102.G1     net (fanout=4)        1.152   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
    SLICE_X95Y102.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036826
    SLICE_X95Y102.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036826/O
    SLICE_X95Y102.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X95Y103.F2     net (fanout=3)        0.128   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X95Y103.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X94Y102.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X94Y102.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y102.F2     net (fanout=1)        0.278   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X94Y102.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.G2     net (fanout=5)        0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y91.G3      net (fanout=15)       1.311   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y91.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X95Y84.G1      net (fanout=7)        1.072   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X95Y84.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X96Y85.G1      net (fanout=40)       0.893   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X96Y85.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N40
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X98Y83.SR      net (fanout=1)        0.969   ftop/gbe0/dcp_dcp_cpRespF/N26
    SLICE_X98Y83.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     13.207ns (6.155ns logic, 7.052ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_7 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.196ns (Levels of Logic = 9)
  Clock Path Skew:      -0.191ns (0.661 - 0.852)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_7 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y104.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_7
    SLICE_X96Y104.G4     net (fanout=2)        0.830   ftop/gbe0/dcp_dcp_lastTag<7>
    SLICE_X96Y104.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10358120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368120
    SLICE_X95Y102.F2     net (fanout=1)        0.391   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368120
    SLICE_X95Y102.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X95Y103.F2     net (fanout=3)        0.128   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X95Y103.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X94Y102.G4     net (fanout=1)        0.075   ftop/gbe0/N100
    SLICE_X94Y102.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y102.F2     net (fanout=1)        0.278   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X94Y102.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.G2     net (fanout=5)        0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y91.G3      net (fanout=15)       1.311   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y91.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X95Y84.G1      net (fanout=7)        1.072   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X95Y84.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X96Y84.G4      net (fanout=40)       1.171   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X96Y84.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N58
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<24>_SW0
    SLICE_X99Y82.SR      net (fanout=1)        0.965   ftop/gbe0/dcp_dcp_cpRespF/N46
    SLICE_X99Y82.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<24>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                     13.196ns (6.184ns logic, 7.012ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_38 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.150ns (Levels of Logic = 8)
  Clock Path Skew:      -0.233ns (0.612 - 0.845)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_38 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y108.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<38>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_38
    SLICE_X96Y104.F4     net (fanout=6)        0.603   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<38>
    SLICE_X96Y104.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10358120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10358120
    SLICE_X93Y104.F4     net (fanout=1)        0.259   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10358120
    SLICE_X93Y104.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10358136
    SLICE_X94Y102.G1     net (fanout=5)        0.872   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035
    SLICE_X94Y102.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X94Y102.F2     net (fanout=1)        0.278   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X94Y102.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.G2     net (fanout=5)        0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y111.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X95Y91.G3      net (fanout=15)       1.311   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y91.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X95Y84.G1      net (fanout=7)        1.072   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X95Y84.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X94Y87.G1      net (fanout=40)       0.884   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X94Y87.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N12
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X92Y89.SR      net (fanout=1)        1.447   ftop/gbe0/dcp_dcp_cpRespF/N14
    SLICE_X92Y89.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     13.150ns (5.633ns logic, 7.517ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.732ns (Levels of Logic = 0)
  Clock Path Skew:      6.219ns (6.953 - 0.734)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y181.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X102Y190.BX    net (fanout=1)        0.480   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X102Y190.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.732ns (1.252ns logic, 0.480ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.743ns (Levels of Logic = 0)
  Clock Path Skew:      6.197ns (6.965 - 0.768)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y177.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X104Y187.BX    net (fanout=1)        0.491   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X104Y187.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.743ns (1.252ns logic, 0.491ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.347ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.838ns (Levels of Logic = 0)
  Clock Path Skew:      6.185ns (6.943 - 0.758)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y180.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X101Y189.BX    net (fanout=1)        0.626   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X101Y189.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.838ns (1.212ns logic, 0.626ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.879ns (Levels of Logic = 0)
  Clock Path Skew:      6.209ns (6.974 - 0.765)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y178.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X103Y193.BX    net (fanout=1)        0.667   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X103Y193.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.879ns (1.212ns logic, 0.667ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.930ns (Levels of Logic = 0)
  Clock Path Skew:      6.200ns (6.965 - 0.765)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y179.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X104Y187.BY    net (fanout=1)        0.643   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X104Y187.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.930ns (1.287ns logic, 0.643ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.232ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.961ns (Levels of Logic = 0)
  Clock Path Skew:      6.193ns (6.943 - 0.750)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y182.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X101Y189.BY    net (fanout=1)        0.689   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X101Y189.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.961ns (1.272ns logic, 0.689ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.112ns (Levels of Logic = 0)
  Clock Path Skew:      6.206ns (6.974 - 0.768)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y176.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X103Y193.BY    net (fanout=1)        0.840   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X103Y193.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      2.112ns (1.272ns logic, 0.840ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.102ns (Levels of Logic = 0)
  Clock Path Skew:      6.195ns (6.953 - 0.758)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X102Y190.BY    net (fanout=1)        0.815   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X102Y190.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      2.102ns (1.287ns logic, 0.815ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.690ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.534ns (Levels of Logic = 0)
  Clock Path Skew:      6.224ns (6.928 - 0.704)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y183.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X98Y195.BY     net (fanout=1)        4.247   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X98Y195.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.534ns (1.287ns logic, 4.247ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.584ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.637ns (Levels of Logic = 0)
  Clock Path Skew:      6.221ns (6.928 - 0.707)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y178.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X98Y195.BX     net (fanout=1)        4.385   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X98Y195.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.637ns (1.252ns logic, 4.385ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_25 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.048ns (0.405 - 0.357)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_25 to ftop/gbe0/Mshreg_rxDCPMesg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y120.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_25
    SLICE_X104Y121.BX    net (fanout=2)        0.357   ftop/gbe0/rxDCPMesg<25>
    SLICE_X104Y121.CLK   Tdh         (-Th)     0.152   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.244ns logic, 0.357ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem29.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.053ns (0.352 - 0.299)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_28 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem29.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y95.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<28>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_28
    SLICE_X94Y95.BY      net (fanout=2)        0.326   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<28>
    SLICE_X94Y95.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<28>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem29.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.563ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem29.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.053ns (0.352 - 0.299)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_28 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem29.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y95.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<28>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_28
    SLICE_X94Y95.BY      net (fanout=2)        0.326   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<28>
    SLICE_X94Y95.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<28>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem29.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.583ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_24 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.048ns (0.405 - 0.357)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_24 to ftop/gbe0/Mshreg_rxDCPMesg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y120.YQ    Tcko                  0.419   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_24
    SLICE_X104Y121.BY    net (fanout=2)        0.342   ftop/gbe0/rxDCPMesg<24>
    SLICE_X104Y121.CLK   Tdh         (-Th)     0.130   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_40
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.289ns logic, 0.342ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.615ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_55 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem56.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.272 - 0.257)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_55 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem56.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y92.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<55>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_55
    SLICE_X84Y93.BY      net (fanout=2)        0.341   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<55>
    SLICE_X84Y93.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<55>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem56.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.616ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_55 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem56.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.272 - 0.257)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_55 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem56.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y92.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<55>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_55
    SLICE_X84Y93.BY      net (fanout=2)        0.341   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<55>
    SLICE_X84Y93.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<55>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem56.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.619ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.074 - 0.063)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y96.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41
    SLICE_X86Y96.BY      net (fanout=2)        0.341   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
    SLICE_X86Y96.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<41>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.620ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.074 - 0.063)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y96.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41
    SLICE_X86Y96.BY      net (fanout=2)        0.341   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
    SLICE_X86Y96.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<41>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.621ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem53.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.676ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.329 - 0.274)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem53.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y94.YQ      Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<52>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52
    SLICE_X86Y97.BY      net (fanout=2)        0.329   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<52>
    SLICE_X86Y97.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<52>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem53.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.676ns (0.347ns logic, 0.329ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.622ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem53.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.677ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.329 - 0.274)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem53.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y94.YQ      Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<52>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52
    SLICE_X86Y97.BY      net (fanout=2)        0.329   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<52>
    SLICE_X86Y97.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<52>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem53.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.677ns (0.348ns logic, 0.329ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X96Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X96Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X96Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X96Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sSyncReg1_1/SR
  Location pin: SLICE_X88Y104.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sSyncReg1_1/SR
  Location pin: SLICE_X88Y104.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sSyncReg1_0/SR
  Location pin: SLICE_X88Y104.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sSyncReg1_0/SR
  Location pin: SLICE_X88Y104.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sSyncReg1<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sSyncReg1_2/SR
  Location pin: SLICE_X86Y103.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sSyncReg1<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sSyncReg1_2/SR
  Location pin: SLICE_X86Y103.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1_2/SR
  Location pin: SLICE_X80Y172.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1_2/SR
  Location pin: SLICE_X80Y172.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_3/SR
  Location pin: SLICE_X92Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_3/SR
  Location pin: SLICE_X92Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_2/SR
  Location pin: SLICE_X92Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_2/SR
  Location pin: SLICE_X92Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1_0/SR
  Location pin: SLICE_X84Y142.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1_0/SR
  Location pin: SLICE_X84Y142.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1_1/SR
  Location pin: SLICE_X84Y142.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1_1/SR
  Location pin: SLICE_X84Y142.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.218ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.129ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.617 - 0.706)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y149.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X101Y172.G3    net (fanout=5)        2.168   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X101Y172.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X95Y173.F2     net (fanout=1)        0.557   ftop/gbe0/gmac/N20
    SLICE_X95Y173.X      Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X109Y165.G1    net (fanout=14)       1.235   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X109Y165.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X109Y166.F4    net (fanout=2)        0.286   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X109Y166.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X104Y169.CE    net (fanout=1)        0.961   ftop/gbe0/gmac/rxRS_rxActive_EN
    SLICE_X104Y169.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      8.129ns (2.922ns logic, 5.207ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.689ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.358 - 0.411)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y149.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X101Y172.G3    net (fanout=5)        2.168   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X101Y172.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X95Y173.F2     net (fanout=1)        0.557   ftop/gbe0/gmac/N20
    SLICE_X95Y173.X      Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X109Y165.G1    net (fanout=14)       1.235   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X109Y165.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X109Y165.F4    net (fanout=2)        0.044   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X109Y165.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X106Y166.CE    net (fanout=2)        0.763   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X106Y166.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      7.689ns (2.922ns logic, 4.767ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.689ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.358 - 0.411)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y149.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X101Y172.G3    net (fanout=5)        2.168   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X101Y172.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X95Y173.F2     net (fanout=1)        0.557   ftop/gbe0/gmac/N20
    SLICE_X95Y173.X      Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X109Y165.G1    net (fanout=14)       1.235   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X109Y165.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X109Y165.F4    net (fanout=2)        0.044   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X109Y165.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X106Y166.CE    net (fanout=2)        0.763   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X106Y166.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      7.689ns (2.922ns logic, 4.767ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.464ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.356 - 0.411)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y149.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X101Y172.G3    net (fanout=5)        2.168   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X101Y172.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X95Y173.F2     net (fanout=1)        0.557   ftop/gbe0/gmac/N20
    SLICE_X95Y173.X      Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X109Y165.G1    net (fanout=14)       1.235   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X109Y165.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X109Y165.F4    net (fanout=2)        0.044   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X109Y165.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X107Y165.CE    net (fanout=2)        0.538   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X107Y165.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      7.464ns (2.922ns logic, 4.542ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.464ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.356 - 0.411)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y149.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X101Y172.G3    net (fanout=5)        2.168   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X101Y172.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X95Y173.F2     net (fanout=1)        0.557   ftop/gbe0/gmac/N20
    SLICE_X95Y173.X      Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X109Y165.G1    net (fanout=14)       1.235   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X109Y165.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X109Y165.F4    net (fanout=2)        0.044   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X109Y165.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X107Y165.CE    net (fanout=2)        0.538   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X107Y165.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      7.464ns (2.922ns logic, 4.542ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.278ns (Levels of Logic = 3)
  Clock Path Skew:      -0.106ns (0.617 - 0.723)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y152.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X95Y173.F1     net (fanout=5)        2.432   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X95Y173.X      Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X109Y165.G1    net (fanout=14)       1.235   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X109Y165.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X109Y166.F4    net (fanout=2)        0.286   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X109Y166.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X104Y169.CE    net (fanout=1)        0.961   ftop/gbe0/gmac/rxRS_rxActive_EN
    SLICE_X104Y169.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      7.278ns (2.364ns logic, 4.914ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.285ns (Levels of Logic = 4)
  Clock Path Skew:      0.016ns (0.366 - 0.350)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y172.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X90Y170.G2     net (fanout=20)       1.042   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X90Y170.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X90Y170.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X90Y170.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X104Y172.G1    net (fanout=4)        0.881   ftop/gbe0/gmac/N31
    SLICE_X104Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y172.F3    net (fanout=34)       0.312   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y172.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y181.CE    net (fanout=18)       1.869   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y181.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      7.285ns (3.146ns logic, 4.139ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.285ns (Levels of Logic = 4)
  Clock Path Skew:      0.016ns (0.366 - 0.350)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y172.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X90Y170.G2     net (fanout=20)       1.042   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X90Y170.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X90Y170.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X90Y170.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X104Y172.G1    net (fanout=4)        0.881   ftop/gbe0/gmac/N31
    SLICE_X104Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y172.F3    net (fanout=34)       0.312   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y172.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y181.CE    net (fanout=18)       1.869   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y181.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.285ns (3.146ns logic, 4.139ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.292ns (Levels of Logic = 4)
  Clock Path Skew:      0.037ns (0.387 - 0.350)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y172.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X90Y170.G2     net (fanout=20)       1.042   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X90Y170.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X90Y170.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X90Y170.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X104Y172.G1    net (fanout=4)        0.881   ftop/gbe0/gmac/N31
    SLICE_X104Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y172.F3    net (fanout=34)       0.312   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y172.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y180.CE    net (fanout=18)       1.876   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y180.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      7.292ns (3.146ns logic, 4.146ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.292ns (Levels of Logic = 4)
  Clock Path Skew:      0.037ns (0.387 - 0.350)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y172.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X90Y170.G2     net (fanout=20)       1.042   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X90Y170.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X90Y170.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X90Y170.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X104Y172.G1    net (fanout=4)        0.881   ftop/gbe0/gmac/N31
    SLICE_X104Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y172.F3    net (fanout=34)       0.312   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y172.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y180.CE    net (fanout=18)       1.876   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y180.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      7.292ns (3.146ns logic, 4.146ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.266ns (Levels of Logic = 4)
  Clock Path Skew:      0.037ns (0.366 - 0.329)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y174.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X92Y173.F1     net (fanout=3)        0.697   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X92Y173.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X90Y170.F1     net (fanout=1)        0.376   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X90Y170.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X104Y172.G1    net (fanout=4)        0.881   ftop/gbe0/gmac/N31
    SLICE_X104Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y172.F3    net (fanout=34)       0.312   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y172.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y181.CE    net (fanout=18)       1.869   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y181.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.266ns (3.131ns logic, 4.135ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.266ns (Levels of Logic = 4)
  Clock Path Skew:      0.037ns (0.366 - 0.329)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y174.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X92Y173.F1     net (fanout=3)        0.697   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X92Y173.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X90Y170.F1     net (fanout=1)        0.376   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X90Y170.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X104Y172.G1    net (fanout=4)        0.881   ftop/gbe0/gmac/N31
    SLICE_X104Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y172.F3    net (fanout=34)       0.312   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y172.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y181.CE    net (fanout=18)       1.869   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y181.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      7.266ns (3.131ns logic, 4.135ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.273ns (Levels of Logic = 4)
  Clock Path Skew:      0.058ns (0.387 - 0.329)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y174.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X92Y173.F1     net (fanout=3)        0.697   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X92Y173.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X90Y170.F1     net (fanout=1)        0.376   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X90Y170.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X104Y172.G1    net (fanout=4)        0.881   ftop/gbe0/gmac/N31
    SLICE_X104Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y172.F3    net (fanout=34)       0.312   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y172.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y180.CE    net (fanout=18)       1.876   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y180.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      7.273ns (3.131ns logic, 4.142ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.273ns (Levels of Logic = 4)
  Clock Path Skew:      0.058ns (0.387 - 0.329)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y174.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X92Y173.F1     net (fanout=3)        0.697   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X92Y173.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X90Y170.F1     net (fanout=1)        0.376   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X90Y170.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X104Y172.G1    net (fanout=4)        0.881   ftop/gbe0/gmac/N31
    SLICE_X104Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y172.F3    net (fanout=34)       0.312   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y172.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y180.CE    net (fanout=18)       1.876   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y180.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      7.273ns (3.131ns logic, 4.142ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.141ns (Levels of Logic = 5)
  Clock Path Skew:      -0.069ns (0.602 - 0.671)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y172.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X90Y170.G2     net (fanout=20)       1.042   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X90Y170.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X90Y170.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X90Y170.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y153.G2    net (fanout=4)        1.190   ftop/gbe0/gmac/N31
    SLICE_X102Y153.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y144.G2    net (fanout=9)        1.197   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X102Y138.BY    net (fanout=1)        0.762   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X102Y138.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.141ns (2.915ns logic, 4.226ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.140ns (Levels of Logic = 5)
  Clock Path Skew:      -0.069ns (0.602 - 0.671)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y172.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X90Y170.G2     net (fanout=20)       1.042   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X90Y170.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X90Y170.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X90Y170.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y153.G2    net (fanout=4)        1.190   ftop/gbe0/gmac/N31
    SLICE_X102Y153.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y144.G2    net (fanout=9)        1.197   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X102Y138.BY    net (fanout=1)        0.762   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X102Y138.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.140ns (2.914ns logic, 4.226ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.122ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.602 - 0.650)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y174.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X92Y173.F1     net (fanout=3)        0.697   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X92Y173.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X90Y170.F1     net (fanout=1)        0.376   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X90Y170.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y153.G2    net (fanout=4)        1.190   ftop/gbe0/gmac/N31
    SLICE_X102Y153.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y144.G2    net (fanout=9)        1.197   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X102Y138.BY    net (fanout=1)        0.762   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X102Y138.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.122ns (2.900ns logic, 4.222ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.121ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.602 - 0.650)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y174.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X92Y173.F1     net (fanout=3)        0.697   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X92Y173.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X90Y170.F1     net (fanout=1)        0.376   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X90Y170.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y153.G2    net (fanout=4)        1.190   ftop/gbe0/gmac/N31
    SLICE_X102Y153.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y144.G2    net (fanout=9)        1.197   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X102Y138.BY    net (fanout=1)        0.762   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X102Y138.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.121ns (2.899ns logic, 4.222ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.109ns (Levels of Logic = 4)
  Clock Path Skew:      0.013ns (0.363 - 0.350)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y172.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X90Y170.G2     net (fanout=20)       1.042   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X90Y170.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X90Y170.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X90Y170.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X104Y172.G1    net (fanout=4)        0.881   ftop/gbe0/gmac/N31
    SLICE_X104Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y172.F3    net (fanout=34)       0.312   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y172.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y185.CE    net (fanout=18)       1.693   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y185.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      7.109ns (3.146ns logic, 3.963ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.109ns (Levels of Logic = 4)
  Clock Path Skew:      0.013ns (0.363 - 0.350)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y172.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X90Y170.G2     net (fanout=20)       1.042   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X90Y170.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X90Y170.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X90Y170.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X104Y172.G1    net (fanout=4)        0.881   ftop/gbe0/gmac/N31
    SLICE_X104Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y172.F3    net (fanout=34)       0.312   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y172.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y185.CE    net (fanout=18)       1.693   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y185.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.109ns (3.146ns logic, 3.963ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.740ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.742ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.069 - 0.067)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y141.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X105Y142.BX    net (fanout=1)        0.284   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X105Y142.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.742ns (0.458ns logic, 0.284ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.754ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.794ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.456 - 0.416)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y176.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X109Y176.BX    net (fanout=2)        0.315   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X109Y176.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.479ns logic, 0.315ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.777ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.971ns (Levels of Logic = 0)
  Clock Path Skew:      0.194ns (0.836 - 0.642)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_1 to ftop/gbe0/gmac/rxRS_rxPipe_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y167.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_1
    SLICE_X110Y171.BX    net (fanout=2)        0.473   ftop/gbe0/gmac/rxRS_rxPipe<1>
    SLICE_X110Y171.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    -------------------------------------------------  ---------------------------
    Total                                      0.971ns (0.498ns logic, 0.473ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.789ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.022 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y148.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X107Y147.BX    net (fanout=7)        0.310   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X107Y147.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.789ns (0.479ns logic, 0.310ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.022 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y146.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X106Y147.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X106Y147.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.085 - 0.072)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y171.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X111Y170.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X111Y170.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.787ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.041 - 0.035)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X109Y177.BX    net (fanout=2)        0.314   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X109Y177.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.479ns logic, 0.314ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.794ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.080 - 0.060)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y174.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    SLICE_X110Y172.BX    net (fanout=2)        0.295   ftop/gbe0/gmac/rxRS_rxPipe<11>
    SLICE_X110Y172.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.519ns logic, 0.295ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.794ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.041 - 0.035)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y176.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X108Y177.BX    net (fanout=2)        0.302   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X108Y177.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.498ns logic, 0.302ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.815ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.009ns (Levels of Logic = 0)
  Clock Path Skew:      0.194ns (0.836 - 0.642)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_0 to ftop/gbe0/gmac/rxRS_rxPipe_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y167.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_0
    SLICE_X110Y171.BY    net (fanout=2)        0.453   ftop/gbe0/gmac/rxRS_rxPipe<0>
    SLICE_X110Y171.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_8
    -------------------------------------------------  ---------------------------
    Total                                      1.009ns (0.556ns logic, 0.453ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.822ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.921ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.460 - 0.361)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y147.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X104Y143.G1    net (fanout=10)       0.503   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X104Y143.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.418ns logic, 0.503ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.822ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.921ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.460 - 0.361)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y147.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X104Y142.G1    net (fanout=10)       0.503   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X104Y142.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.418ns logic, 0.503ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.822ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.921ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.460 - 0.361)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y147.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X104Y142.G1    net (fanout=10)       0.503   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X104Y142.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.418ns logic, 0.503ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.822ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.921ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.460 - 0.361)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y147.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X104Y143.G1    net (fanout=10)       0.503   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X104Y143.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.418ns logic, 0.503ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.823ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.069 - 0.067)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y141.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X105Y142.BY    net (fanout=1)        0.284   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X105Y142.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.541ns logic, 0.284ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.826ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.080 - 0.068)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y172.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X110Y173.BX    net (fanout=2)        0.319   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X110Y173.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.519ns logic, 0.319ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.866ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.022 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y146.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X106Y147.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X106Y147.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.878ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.884ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.041 - 0.035)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y176.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    SLICE_X108Y177.BY    net (fanout=2)        0.328   ftop/gbe0/gmac/rxRS_rxPipe<22>
    SLICE_X108Y177.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.556ns logic, 0.328ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.885ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.925ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.456 - 0.416)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y176.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    SLICE_X109Y176.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/rxRS_rxPipe<14>
    SLICE_X109Y176.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.599ns logic, 0.326ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.902ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.910ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.022 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y148.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X107Y147.BY    net (fanout=6)        0.311   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X107Y147.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.910ns (0.599ns logic, 0.311ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X106Y149.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X106Y149.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X98Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X98Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X106Y148.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X106Y148.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X106Y148.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X106Y148.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X104Y149.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X104Y149.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X108Y164.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X108Y164.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X108Y165.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X108Y165.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X106Y147.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X106Y147.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X106Y147.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X106Y147.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X107Y149.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X107Y149.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4326514 paths analyzed, 51326 endpoints analyzed, 2284 failing endpoints
 2284 timing errors detected. (2284 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.448ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_60 (FF)
  Destination:          ftop/cp/wci_respF_3/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.384ns (Levels of Logic = 10)
  Clock Path Skew:      -0.064ns (0.412 - 0.476)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_60 to ftop/cp/wci_respF_3/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y57.YQ      Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_60
    SLICE_X52Y56.G4      net (fanout=6)        1.354   ftop/cp/cpReq<60>
    SLICE_X52Y56.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X52Y56.F1      net (fanout=11)       0.713   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X52Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X56Y52.G3      net (fanout=17)       1.401   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X56Y52.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq00001
    SLICE_X51Y55.F4      net (fanout=11)       0.837   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq0000
    SLICE_X51Y55.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T1
    SLICE_X55Y51.G1      net (fanout=8)        1.171   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T
    SLICE_X55Y51.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1297
    SLICE_X55Y51.F1      net (fanout=1)        0.383   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1297/O
    SLICE_X55Y51.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
    SLICE_X54Y58.F2      net (fanout=1)        0.554   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
    SLICE_X54Y58.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X57Y57.F3      net (fanout=1)        0.515   ftop/cp/N885
    SLICE_X57Y57.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y66.G4      net (fanout=9)        1.740   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y66.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X55Y52.F2      net (fanout=4)        0.945   ftop/cp/N234
    SLICE_X55Y52.X       Tilo                  0.562   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_3_DEQ1
    SLICE_X44Y48.CE      net (fanout=1)        1.216   ftop/cp/wci_respF_3_DEQ
    SLICE_X44Y48.CLK     Tceck                 0.155   ftop/cp/wci_respF_3_EMPTY_N
                                                       ftop/cp/wci_respF_3/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.384ns (6.555ns logic, 10.829ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_60 (FF)
  Destination:          ftop/cp/wci_respF_3/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.206ns (Levels of Logic = 10)
  Clock Path Skew:      -0.064ns (0.412 - 0.476)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_60 to ftop/cp/wci_respF_3/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y57.YQ      Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_60
    SLICE_X52Y56.G4      net (fanout=6)        1.354   ftop/cp/cpReq<60>
    SLICE_X52Y56.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X52Y56.F1      net (fanout=11)       0.713   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X52Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X45Y56.G3      net (fanout=17)       0.942   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X45Y56.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X45Y61.F2      net (fanout=10)       0.427   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X45Y61.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T1
    SLICE_X52Y63.F2      net (fanout=2)        0.810   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
    SLICE_X52Y63.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
    SLICE_X46Y58.F1      net (fanout=1)        0.855   ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
    SLICE_X46Y58.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X54Y58.F1      net (fanout=1)        1.110   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X54Y58.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X57Y57.F3      net (fanout=1)        0.515   ftop/cp/N885
    SLICE_X57Y57.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y66.G4      net (fanout=9)        1.740   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y66.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X55Y52.F2      net (fanout=4)        0.945   ftop/cp/N234
    SLICE_X55Y52.X       Tilo                  0.562   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_3_DEQ1
    SLICE_X44Y48.CE      net (fanout=1)        1.216   ftop/cp/wci_respF_3_DEQ
    SLICE_X44Y48.CLK     Tceck                 0.155   ftop/cp/wci_respF_3_EMPTY_N
                                                       ftop/cp/wci_respF_3/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.206ns (6.579ns logic, 10.627ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_60 (FF)
  Destination:          ftop/cp/wci_respF_3/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.021ns (Levels of Logic = 10)
  Clock Path Skew:      -0.064ns (0.412 - 0.476)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_60 to ftop/cp/wci_respF_3/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y57.YQ      Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_60
    SLICE_X52Y56.G4      net (fanout=6)        1.354   ftop/cp/cpReq<60>
    SLICE_X52Y56.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X52Y56.F1      net (fanout=11)       0.713   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X52Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X60Y59.G1      net (fanout=17)       1.082   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X60Y59.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X53Y56.F4      net (fanout=12)       0.887   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X53Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T1
    SLICE_X61Y56.F2      net (fanout=4)        0.659   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T
    SLICE_X61Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
    SLICE_X58Y53.F1      net (fanout=1)        0.639   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
    SLICE_X58Y53.X       Tilo                  0.601   ftop/cp/N1263
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1411_SW0
    SLICE_X57Y57.G2      net (fanout=1)        0.791   ftop/cp/N1263
    SLICE_X57Y57.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513
    SLICE_X57Y57.F1      net (fanout=1)        0.440   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513/O
    SLICE_X57Y57.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y66.G4      net (fanout=9)        1.740   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y66.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X55Y52.F2      net (fanout=4)        0.945   ftop/cp/N234
    SLICE_X55Y52.X       Tilo                  0.562   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_3_DEQ1
    SLICE_X44Y48.CE      net (fanout=1)        1.216   ftop/cp/wci_respF_3_DEQ
    SLICE_X44Y48.CLK     Tceck                 0.155   ftop/cp/wci_respF_3_EMPTY_N
                                                       ftop/cp/wci_respF_3/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.021ns (6.555ns logic, 10.466ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_60 (FF)
  Destination:          ftop/cp/wci_respF_3/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.954ns (Levels of Logic = 10)
  Clock Path Skew:      -0.064ns (0.412 - 0.476)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_60 to ftop/cp/wci_respF_3/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y57.YQ      Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_60
    SLICE_X52Y56.G4      net (fanout=6)        1.354   ftop/cp/cpReq<60>
    SLICE_X52Y56.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X52Y56.F1      net (fanout=11)       0.713   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X52Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X53Y65.G1      net (fanout=17)       0.634   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X53Y65.Y       Tilo                  0.561   ftop/cp/wci_reqPend_11<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X52Y61.F4      net (fanout=11)       0.892   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X52Y61.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T1
    SLICE_X52Y63.F1      net (fanout=4)        0.362   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
    SLICE_X52Y63.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
    SLICE_X46Y58.F1      net (fanout=1)        0.855   ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
    SLICE_X46Y58.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X54Y58.F1      net (fanout=1)        1.110   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X54Y58.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X57Y57.F3      net (fanout=1)        0.515   ftop/cp/N885
    SLICE_X57Y57.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y66.G4      net (fanout=9)        1.740   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y66.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X55Y52.F2      net (fanout=4)        0.945   ftop/cp/N234
    SLICE_X55Y52.X       Tilo                  0.562   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_3_DEQ1
    SLICE_X44Y48.CE      net (fanout=1)        1.216   ftop/cp/wci_respF_3_DEQ
    SLICE_X44Y48.CLK     Tceck                 0.155   ftop/cp/wci_respF_3_EMPTY_N
                                                       ftop/cp/wci_respF_3/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.954ns (6.618ns logic, 10.336ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_11 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.724ns (Levels of Logic = 12)
  Clock Path Skew:      -0.272ns (0.800 - 1.072)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/cpRespF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y69.YQ      Tcko                  0.524   ftop/cp/cpReq<17>
                                                       ftop/cp/cpReq_18
    SLICE_X47Y69.F3      net (fanout=18)       1.599   ftop/cp/cpReq<18>
    SLICE_X47Y69.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000121
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000121
    SLICE_X49Y57.G3      net (fanout=3)        0.560   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000121
    SLICE_X49Y57.Y       Tilo                  0.561   ftop/cp/N549
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X49Y57.F2      net (fanout=3)        0.329   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X49Y57.X       Tilo                  0.562   ftop/cp/N549
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X49Y63.F1      net (fanout=41)       1.211   ftop/cp/N549
    SLICE_X49Y63.X       Tilo                  0.562   ftop/cp/N1359
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead165_SW0
    SLICE_X45Y58.F1      net (fanout=1)        0.577   ftop/cp/N1359
    SLICE_X45Y58.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead165
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead165
    SLICE_X44Y55.F2      net (fanout=1)        0.512   ftop/cp/WILL_FIRE_RL_completeWorkerRead165
    SLICE_X44Y55.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead192
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead192
    SLICE_X45Y53.F3      net (fanout=1)        0.264   ftop/cp/WILL_FIRE_RL_completeWorkerRead192
    SLICE_X45Y53.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X56Y66.G2      net (fanout=1)        1.212   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X56Y66.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X56Y66.F4      net (fanout=10)       0.134   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X56Y66.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y81.G2      net (fanout=9)        1.765   ftop/cp/cpRespF_ENQ
    SLICE_X57Y81.Y       Tilo                  0.561   ftop/cp/cpRespF/N60
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X61Y79.G4      net (fanout=10)       0.741   ftop/cp/cpRespF/d0h
    SLICE_X61Y79.Y       Tilo                  0.561   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_or0000<11>_SW0
    SLICE_X61Y79.F1      net (fanout=1)        0.383   ftop/cp/cpRespF/data0_reg_or0000<11>_SW0/O
    SLICE_X61Y79.CLK     Tfck                  0.602   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_11_rstpot
                                                       ftop/cp/cpRespF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     16.724ns (7.437ns logic, 9.287ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_60 (FF)
  Destination:          ftop/cp/wci_respF_3/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.912ns (Levels of Logic = 10)
  Clock Path Skew:      -0.064ns (0.412 - 0.476)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_60 to ftop/cp/wci_respF_3/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y57.YQ      Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_60
    SLICE_X52Y56.G4      net (fanout=6)        1.354   ftop/cp/cpReq<60>
    SLICE_X52Y56.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X52Y56.F1      net (fanout=11)       0.713   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X52Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X47Y63.G3      net (fanout=17)       0.873   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X47Y63.Y       Tilo                  0.561   ftop/cp/wci_reqPend_13<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X43Y59.G3      net (fanout=11)       0.932   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X43Y59.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_T_T1
    SLICE_X46Y58.G1      net (fanout=4)        0.606   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_T_T
    SLICE_X46Y58.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite828
    SLICE_X46Y58.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerWrite828/O
    SLICE_X46Y58.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X54Y58.F1      net (fanout=1)        1.110   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X54Y58.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X57Y57.F3      net (fanout=1)        0.515   ftop/cp/N885
    SLICE_X57Y57.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y66.G4      net (fanout=9)        1.740   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y66.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X55Y52.F2      net (fanout=4)        0.945   ftop/cp/N234
    SLICE_X55Y52.X       Tilo                  0.562   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_3_DEQ1
    SLICE_X44Y48.CE      net (fanout=1)        1.216   ftop/cp/wci_respF_3_DEQ
    SLICE_X44Y48.CLK     Tceck                 0.155   ftop/cp/wci_respF_3_EMPTY_N
                                                       ftop/cp/wci_respF_3/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.912ns (6.593ns logic, 10.319ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_3/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.765ns (Levels of Logic = 10)
  Clock Path Skew:      -0.134ns (0.806 - 0.940)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_3/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y62.YQ      Tcko                  0.596   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X51Y67.G4      net (fanout=12)       0.686   ftop/cp/cpReq<24>
    SLICE_X51Y67.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X52Y56.F3      net (fanout=1)        0.817   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X52Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X56Y52.G3      net (fanout=17)       1.401   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X56Y52.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq00001
    SLICE_X51Y55.F4      net (fanout=11)       0.837   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq0000
    SLICE_X51Y55.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T1
    SLICE_X55Y51.G1      net (fanout=8)        1.171   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T
    SLICE_X55Y51.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1297
    SLICE_X55Y51.F1      net (fanout=1)        0.383   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1297/O
    SLICE_X55Y51.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
    SLICE_X54Y58.F2      net (fanout=1)        0.554   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
    SLICE_X54Y58.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X57Y57.F3      net (fanout=1)        0.515   ftop/cp/N885
    SLICE_X57Y57.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y66.G4      net (fanout=9)        1.740   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y66.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X55Y52.F2      net (fanout=4)        0.945   ftop/cp/N234
    SLICE_X55Y52.X       Tilo                  0.562   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_3_DEQ1
    SLICE_X44Y48.CE      net (fanout=1)        1.216   ftop/cp/wci_respF_3_DEQ
    SLICE_X44Y48.CLK     Tceck                 0.155   ftop/cp/wci_respF_3_EMPTY_N
                                                       ftop/cp/wci_respF_3/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.765ns (6.500ns logic, 10.265ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_60 (FF)
  Destination:          ftop/cp/wci_respF_2/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.728ns (Levels of Logic = 10)
  Clock Path Skew:      -0.150ns (0.789 - 0.939)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_60 to ftop/cp/wci_respF_2/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y57.YQ      Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_60
    SLICE_X52Y56.G4      net (fanout=6)        1.354   ftop/cp/cpReq<60>
    SLICE_X52Y56.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X52Y56.F1      net (fanout=11)       0.713   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X52Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X56Y52.G3      net (fanout=17)       1.401   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X56Y52.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq00001
    SLICE_X51Y55.F4      net (fanout=11)       0.837   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq0000
    SLICE_X51Y55.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T1
    SLICE_X55Y51.G1      net (fanout=8)        1.171   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T
    SLICE_X55Y51.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1297
    SLICE_X55Y51.F1      net (fanout=1)        0.383   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1297/O
    SLICE_X55Y51.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
    SLICE_X54Y58.F2      net (fanout=1)        0.554   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
    SLICE_X54Y58.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X57Y57.F3      net (fanout=1)        0.515   ftop/cp/N885
    SLICE_X57Y57.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y66.G4      net (fanout=9)        1.740   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y66.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X53Y66.F3      net (fanout=4)        0.041   ftop/cp/N234
    SLICE_X53Y66.X       Tilo                  0.562   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_2_DEQ1
    SLICE_X53Y45.CE      net (fanout=1)        1.464   ftop/cp/wci_respF_2_DEQ
    SLICE_X53Y45.CLK     Tceck                 0.155   ftop/cp/wci_respF_2_EMPTY_N
                                                       ftop/cp/wci_respF_2/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.728ns (6.555ns logic, 10.173ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/wci_respF_3/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.661ns (Levels of Logic = 10)
  Clock Path Skew:      -0.197ns (0.412 - 0.609)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/wci_respF_3/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y69.YQ      Tcko                  0.524   ftop/cp/cpReq<17>
                                                       ftop/cp/cpReq_18
    SLICE_X47Y69.F3      net (fanout=18)       1.599   ftop/cp/cpReq<18>
    SLICE_X47Y69.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000121
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000121
    SLICE_X49Y57.G3      net (fanout=3)        0.560   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000121
    SLICE_X49Y57.Y       Tilo                  0.561   ftop/cp/N549
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X52Y55.G3      net (fanout=3)        0.522   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X52Y55.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F21
    SLICE_X49Y51.G4      net (fanout=16)       0.964   ftop/cp/N310
    SLICE_X49Y51.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_T_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_F_F_F_F1
    SLICE_X50Y64.F2      net (fanout=3)        1.209   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_F_F_F_F
    SLICE_X50Y64.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite917
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite917
    SLICE_X54Y59.F1      net (fanout=1)        0.639   ftop/cp/WILL_FIRE_RL_completeWorkerWrite917
    SLICE_X54Y59.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X54Y58.F3      net (fanout=1)        0.285   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X54Y58.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X57Y57.F3      net (fanout=1)        0.515   ftop/cp/N885
    SLICE_X57Y57.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y66.G4      net (fanout=9)        1.740   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y66.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X55Y52.F2      net (fanout=4)        0.945   ftop/cp/N234
    SLICE_X55Y52.X       Tilo                  0.562   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_3_DEQ1
    SLICE_X44Y48.CE      net (fanout=1)        1.216   ftop/cp/wci_respF_3_DEQ
    SLICE_X44Y48.CLK     Tceck                 0.155   ftop/cp/wci_respF_3_EMPTY_N
                                                       ftop/cp/wci_respF_3/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.661ns (6.467ns logic, 10.194ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_60 (FF)
  Destination:          ftop/cp/wci_respF_3/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.770ns (Levels of Logic = 10)
  Clock Path Skew:      -0.064ns (0.412 - 0.476)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_60 to ftop/cp/wci_respF_3/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y57.YQ      Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_60
    SLICE_X52Y56.G4      net (fanout=6)        1.354   ftop/cp/cpReq<60>
    SLICE_X52Y56.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X52Y56.F1      net (fanout=11)       0.713   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X52Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X45Y56.G3      net (fanout=17)       0.942   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X45Y56.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X44Y57.G1      net (fanout=10)       0.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X44Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T1
    SLICE_X44Y57.F1      net (fanout=8)        0.391   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T
    SLICE_X44Y57.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
    SLICE_X46Y58.F4      net (fanout=1)        0.306   ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
    SLICE_X46Y58.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X54Y58.F1      net (fanout=1)        1.110   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X54Y58.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X57Y57.F3      net (fanout=1)        0.515   ftop/cp/N885
    SLICE_X57Y57.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y66.G4      net (fanout=9)        1.740   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y66.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X55Y52.F2      net (fanout=4)        0.945   ftop/cp/N234
    SLICE_X55Y52.X       Tilo                  0.562   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_3_DEQ1
    SLICE_X44Y48.CE      net (fanout=1)        1.216   ftop/cp/wci_respF_3_DEQ
    SLICE_X44Y48.CLK     Tceck                 0.155   ftop/cp/wci_respF_3_EMPTY_N
                                                       ftop/cp/wci_respF_3/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.770ns (6.633ns logic, 10.137ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/wci_respF_3/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.618ns (Levels of Logic = 10)
  Clock Path Skew:      -0.197ns (0.412 - 0.609)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/wci_respF_3/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y69.YQ      Tcko                  0.524   ftop/cp/cpReq<17>
                                                       ftop/cp/cpReq_18
    SLICE_X47Y69.F3      net (fanout=18)       1.599   ftop/cp/cpReq<18>
    SLICE_X47Y69.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000121
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000121
    SLICE_X49Y57.G3      net (fanout=3)        0.560   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000121
    SLICE_X49Y57.Y       Tilo                  0.561   ftop/cp/N549
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X53Y57.G2      net (fanout=3)        0.336   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X53Y57.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F11
    SLICE_X49Y50.F4      net (fanout=16)       1.347   ftop/cp/N225
    SLICE_X49Y50.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X47Y48.F2      net (fanout=9)        0.608   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X47Y48.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1449
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1449
    SLICE_X51Y50.F1      net (fanout=1)        0.628   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1449
    SLICE_X51Y50.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1500
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1500
    SLICE_X57Y57.G1      net (fanout=1)        0.904   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1500
    SLICE_X57Y57.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513
    SLICE_X57Y57.F1      net (fanout=1)        0.440   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513/O
    SLICE_X57Y57.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y66.G4      net (fanout=9)        1.740   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y66.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X55Y52.F2      net (fanout=4)        0.945   ftop/cp/N234
    SLICE_X55Y52.X       Tilo                  0.562   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_3_DEQ1
    SLICE_X44Y48.CE      net (fanout=1)        1.216   ftop/cp/wci_respF_3_DEQ
    SLICE_X44Y48.CLK     Tceck                 0.155   ftop/cp/wci_respF_3_EMPTY_N
                                                       ftop/cp/wci_respF_3/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.618ns (6.295ns logic, 10.323ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/wci_respF_3/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.710ns (Levels of Logic = 10)
  Clock Path Skew:      -0.100ns (0.412 - 0.512)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/wci_respF_3/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y63.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X51Y67.G1      net (fanout=10)       0.706   ftop/cp/cpReq<25>
    SLICE_X51Y67.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X52Y56.F3      net (fanout=1)        0.817   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X52Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X56Y52.G3      net (fanout=17)       1.401   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X56Y52.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq00001
    SLICE_X51Y55.F4      net (fanout=11)       0.837   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F_cmp_eq0000
    SLICE_X51Y55.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T1
    SLICE_X55Y51.G1      net (fanout=8)        1.171   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T
    SLICE_X55Y51.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1297
    SLICE_X55Y51.F1      net (fanout=1)        0.383   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1297/O
    SLICE_X55Y51.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
    SLICE_X54Y58.F2      net (fanout=1)        0.554   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1311
    SLICE_X54Y58.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X57Y57.F3      net (fanout=1)        0.515   ftop/cp/N885
    SLICE_X57Y57.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y66.G4      net (fanout=9)        1.740   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y66.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X55Y52.F2      net (fanout=4)        0.945   ftop/cp/N234
    SLICE_X55Y52.X       Tilo                  0.562   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_3_DEQ1
    SLICE_X44Y48.CE      net (fanout=1)        1.216   ftop/cp/wci_respF_3_DEQ
    SLICE_X44Y48.CLK     Tceck                 0.155   ftop/cp/wci_respF_3_EMPTY_N
                                                       ftop/cp/wci_respF_3/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.710ns (6.425ns logic, 10.285ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/wci_respF_3/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.592ns (Levels of Logic = 10)
  Clock Path Skew:      -0.197ns (0.412 - 0.609)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/wci_respF_3/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y69.YQ      Tcko                  0.524   ftop/cp/cpReq<17>
                                                       ftop/cp/cpReq_18
    SLICE_X47Y69.F3      net (fanout=18)       1.599   ftop/cp/cpReq<18>
    SLICE_X47Y69.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000121
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000121
    SLICE_X49Y57.G3      net (fanout=3)        0.560   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000121
    SLICE_X49Y57.Y       Tilo                  0.561   ftop/cp/N549
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X53Y57.G2      net (fanout=3)        0.336   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X53Y57.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F11
    SLICE_X59Y54.F2      net (fanout=16)       0.957   ftop/cp/N225
    SLICE_X59Y54.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_F_F_F_T1
    SLICE_X51Y50.G2      net (fanout=10)       1.299   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_F_F_F_T
    SLICE_X51Y50.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1500
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1436
    SLICE_X51Y50.F4      net (fanout=1)        0.302   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1436/O
    SLICE_X51Y50.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1500
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1500
    SLICE_X57Y57.G1      net (fanout=1)        0.904   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1500
    SLICE_X57Y57.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513
    SLICE_X57Y57.F1      net (fanout=1)        0.440   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513/O
    SLICE_X57Y57.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y66.G4      net (fanout=9)        1.740   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y66.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X55Y52.F2      net (fanout=4)        0.945   ftop/cp/N234
    SLICE_X55Y52.X       Tilo                  0.562   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_3_DEQ1
    SLICE_X44Y48.CE      net (fanout=1)        1.216   ftop/cp/wci_respF_3_DEQ
    SLICE_X44Y48.CLK     Tceck                 0.155   ftop/cp/wci_respF_3_EMPTY_N
                                                       ftop/cp/wci_respF_3/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.592ns (6.294ns logic, 10.298ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_3/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.587ns (Levels of Logic = 10)
  Clock Path Skew:      -0.134ns (0.806 - 0.940)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_3/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y62.YQ      Tcko                  0.596   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X51Y67.G4      net (fanout=12)       0.686   ftop/cp/cpReq<24>
    SLICE_X51Y67.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X52Y56.F3      net (fanout=1)        0.817   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X52Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X45Y56.G3      net (fanout=17)       0.942   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X45Y56.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X45Y61.F2      net (fanout=10)       0.427   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X45Y61.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T1
    SLICE_X52Y63.F2      net (fanout=2)        0.810   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
    SLICE_X52Y63.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
    SLICE_X46Y58.F1      net (fanout=1)        0.855   ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
    SLICE_X46Y58.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X54Y58.F1      net (fanout=1)        1.110   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X54Y58.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X57Y57.F3      net (fanout=1)        0.515   ftop/cp/N885
    SLICE_X57Y57.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y66.G4      net (fanout=9)        1.740   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y66.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X55Y52.F2      net (fanout=4)        0.945   ftop/cp/N234
    SLICE_X55Y52.X       Tilo                  0.562   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_3_DEQ1
    SLICE_X44Y48.CE      net (fanout=1)        1.216   ftop/cp/wci_respF_3_DEQ
    SLICE_X44Y48.CLK     Tceck                 0.155   ftop/cp/wci_respF_3_EMPTY_N
                                                       ftop/cp/wci_respF_3/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.587ns (6.524ns logic, 10.063ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_60 (FF)
  Destination:          ftop/cp/wci_respF_3/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.655ns (Levels of Logic = 10)
  Clock Path Skew:      -0.064ns (0.412 - 0.476)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_60 to ftop/cp/wci_respF_3/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y57.YQ      Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_60
    SLICE_X52Y56.G4      net (fanout=6)        1.354   ftop/cp/cpReq<60>
    SLICE_X52Y56.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X52Y56.F1      net (fanout=11)       0.713   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X52Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X50Y50.G2      net (fanout=17)       1.036   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X50Y50.Y       Tilo                  0.616   ftop/cp/wci_reqPend_9<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X49Y51.G3      net (fanout=13)       0.370   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X49Y51.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_T_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_F_F_F_F1
    SLICE_X50Y64.F2      net (fanout=3)        1.209   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_F_F_F_F
    SLICE_X50Y64.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite917
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite917
    SLICE_X54Y59.F1      net (fanout=1)        0.639   ftop/cp/WILL_FIRE_RL_completeWorkerWrite917
    SLICE_X54Y59.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X54Y58.F3      net (fanout=1)        0.285   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X54Y58.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X57Y57.F3      net (fanout=1)        0.515   ftop/cp/N885
    SLICE_X57Y57.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y66.G4      net (fanout=9)        1.740   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y66.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X55Y52.F2      net (fanout=4)        0.945   ftop/cp/N234
    SLICE_X55Y52.X       Tilo                  0.562   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_3_DEQ1
    SLICE_X44Y48.CE      net (fanout=1)        1.216   ftop/cp/wci_respF_3_DEQ
    SLICE_X44Y48.CLK     Tceck                 0.155   ftop/cp/wci_respF_3_EMPTY_N
                                                       ftop/cp/wci_respF_3/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.655ns (6.633ns logic, 10.022ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_11 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.445ns (Levels of Logic = 11)
  Clock Path Skew:      -0.272ns (0.800 - 1.072)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/cpRespF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y69.YQ      Tcko                  0.524   ftop/cp/cpReq<17>
                                                       ftop/cp/cpReq_18
    SLICE_X47Y69.F3      net (fanout=18)       1.599   ftop/cp/cpReq<18>
    SLICE_X47Y69.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000121
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000121
    SLICE_X49Y57.G3      net (fanout=3)        0.560   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000121
    SLICE_X49Y57.Y       Tilo                  0.561   ftop/cp/N549
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X49Y57.F2      net (fanout=3)        0.329   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X49Y57.X       Tilo                  0.562   ftop/cp/N549
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X49Y62.F2      net (fanout=41)       1.410   ftop/cp/N549
    SLICE_X49Y62.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T1
    SLICE_X44Y50.F1      net (fanout=14)       1.106   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X44Y50.X       Tilo                  0.601   ftop/cp/wci_reqPend_14<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead76
    SLICE_X45Y53.F2      net (fanout=1)        0.331   ftop/cp/WILL_FIRE_RL_completeWorkerRead76
    SLICE_X45Y53.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X56Y66.G2      net (fanout=1)        1.212   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X56Y66.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X56Y66.F4      net (fanout=10)       0.134   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X56Y66.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y81.G2      net (fanout=9)        1.765   ftop/cp/cpRespF_ENQ
    SLICE_X57Y81.Y       Tilo                  0.561   ftop/cp/cpRespF/N60
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X61Y79.G4      net (fanout=10)       0.741   ftop/cp/cpRespF/d0h
    SLICE_X61Y79.Y       Tilo                  0.561   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_or0000<11>_SW0
    SLICE_X61Y79.F1      net (fanout=1)        0.383   ftop/cp/cpRespF/data0_reg_or0000<11>_SW0/O
    SLICE_X61Y79.CLK     Tfck                  0.602   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_11_rstpot
                                                       ftop/cp/cpRespF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     16.445ns (6.875ns logic, 9.570ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_18 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.433ns (Levels of Logic = 12)
  Clock Path Skew:      -0.283ns (0.789 - 1.072)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/cpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y69.YQ      Tcko                  0.524   ftop/cp/cpReq<17>
                                                       ftop/cp/cpReq_18
    SLICE_X47Y69.F3      net (fanout=18)       1.599   ftop/cp/cpReq<18>
    SLICE_X47Y69.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000121
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000121
    SLICE_X49Y57.G3      net (fanout=3)        0.560   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000121
    SLICE_X49Y57.Y       Tilo                  0.561   ftop/cp/N549
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X49Y57.F2      net (fanout=3)        0.329   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X49Y57.X       Tilo                  0.562   ftop/cp/N549
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X49Y63.F1      net (fanout=41)       1.211   ftop/cp/N549
    SLICE_X49Y63.X       Tilo                  0.562   ftop/cp/N1359
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead165_SW0
    SLICE_X45Y58.F1      net (fanout=1)        0.577   ftop/cp/N1359
    SLICE_X45Y58.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead165
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead165
    SLICE_X44Y55.F2      net (fanout=1)        0.512   ftop/cp/WILL_FIRE_RL_completeWorkerRead165
    SLICE_X44Y55.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead192
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead192
    SLICE_X45Y53.F3      net (fanout=1)        0.264   ftop/cp/WILL_FIRE_RL_completeWorkerRead192
    SLICE_X45Y53.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X56Y66.G2      net (fanout=1)        1.212   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X56Y66.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X56Y66.F4      net (fanout=10)       0.134   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X56Y66.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y81.G2      net (fanout=9)        1.765   ftop/cp/cpRespF_ENQ
    SLICE_X57Y81.Y       Tilo                  0.561   ftop/cp/cpRespF/N60
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X57Y81.F4      net (fanout=10)       0.166   ftop/cp/cpRespF/d0h
    SLICE_X57Y81.X       Tilo                  0.562   ftop/cp/cpRespF/N60
                                                       ftop/cp/cpRespF/data0_reg_or0000<18>_SW0
    SLICE_X60Y80.G1      net (fanout=1)        0.597   ftop/cp/cpRespF/N60
    SLICE_X60Y80.CLK     Tgck                  0.671   ftop/cp_server_response_get<36>
                                                       ftop/cp/cpRespF/data0_reg_18_rstpot
                                                       ftop/cp/cpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     16.433ns (7.507ns logic, 8.926ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_60 (FF)
  Destination:          ftop/cp/wci_respF_2/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.550ns (Levels of Logic = 10)
  Clock Path Skew:      -0.150ns (0.789 - 0.939)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_60 to ftop/cp/wci_respF_2/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y57.YQ      Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_60
    SLICE_X52Y56.G4      net (fanout=6)        1.354   ftop/cp/cpReq<60>
    SLICE_X52Y56.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X52Y56.F1      net (fanout=11)       0.713   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X52Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X45Y56.G3      net (fanout=17)       0.942   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X45Y56.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X45Y61.F2      net (fanout=10)       0.427   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X45Y61.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T1
    SLICE_X52Y63.F2      net (fanout=2)        0.810   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
    SLICE_X52Y63.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
    SLICE_X46Y58.F1      net (fanout=1)        0.855   ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
    SLICE_X46Y58.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X54Y58.F1      net (fanout=1)        1.110   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X54Y58.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X57Y57.F3      net (fanout=1)        0.515   ftop/cp/N885
    SLICE_X57Y57.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y66.G4      net (fanout=9)        1.740   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y66.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X53Y66.F3      net (fanout=4)        0.041   ftop/cp/N234
    SLICE_X53Y66.X       Tilo                  0.562   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_2_DEQ1
    SLICE_X53Y45.CE      net (fanout=1)        1.464   ftop/cp/wci_respF_2_DEQ
    SLICE_X53Y45.CLK     Tceck                 0.155   ftop/cp/wci_respF_2_EMPTY_N
                                                       ftop/cp/wci_respF_2/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.550ns (6.579ns logic, 9.971ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/wci_respF_3/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.498ns (Levels of Logic = 10)
  Clock Path Skew:      -0.197ns (0.412 - 0.609)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/wci_respF_3/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y69.YQ      Tcko                  0.524   ftop/cp/cpReq<17>
                                                       ftop/cp/cpReq_18
    SLICE_X47Y69.F3      net (fanout=18)       1.599   ftop/cp/cpReq<18>
    SLICE_X47Y69.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000121
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000121
    SLICE_X49Y57.G3      net (fanout=3)        0.560   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000121
    SLICE_X49Y57.Y       Tilo                  0.561   ftop/cp/N549
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X53Y57.G2      net (fanout=3)        0.336   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X53Y57.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F11
    SLICE_X60Y59.F1      net (fanout=16)       1.462   ftop/cp/N225
    SLICE_X60Y59.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X61Y56.F1      net (fanout=10)       0.397   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X61Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
    SLICE_X58Y53.F1      net (fanout=1)        0.639   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
    SLICE_X58Y53.X       Tilo                  0.601   ftop/cp/N1263
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1411_SW0
    SLICE_X57Y57.G2      net (fanout=1)        0.791   ftop/cp/N1263
    SLICE_X57Y57.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513
    SLICE_X57Y57.F1      net (fanout=1)        0.440   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513/O
    SLICE_X57Y57.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y66.G4      net (fanout=9)        1.740   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y66.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X55Y52.F2      net (fanout=4)        0.945   ftop/cp/N234
    SLICE_X55Y52.X       Tilo                  0.562   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_3_DEQ1
    SLICE_X44Y48.CE      net (fanout=1)        1.216   ftop/cp/wci_respF_3_DEQ
    SLICE_X44Y48.CLK     Tceck                 0.155   ftop/cp/wci_respF_3_EMPTY_N
                                                       ftop/cp/wci_respF_3/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.498ns (6.373ns logic, 10.125ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_60 (FF)
  Destination:          ftop/cp/wci_respF_3/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.617ns (Levels of Logic = 10)
  Clock Path Skew:      -0.064ns (0.412 - 0.476)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_60 to ftop/cp/wci_respF_3/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y57.YQ      Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_60
    SLICE_X52Y56.G4      net (fanout=6)        1.354   ftop/cp/cpReq<60>
    SLICE_X52Y56.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X52Y56.F1      net (fanout=11)       0.713   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X52Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X47Y63.G3      net (fanout=17)       0.873   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X47Y63.Y       Tilo                  0.561   ftop/cp/wci_reqPend_13<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X43Y59.F3      net (fanout=11)       0.909   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X43Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T1
    SLICE_X46Y58.G2      net (fanout=4)        0.333   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
    SLICE_X46Y58.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite828
    SLICE_X46Y58.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerWrite828/O
    SLICE_X46Y58.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X54Y58.F1      net (fanout=1)        1.110   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X54Y58.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X57Y57.F3      net (fanout=1)        0.515   ftop/cp/N885
    SLICE_X57Y57.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y66.G4      net (fanout=9)        1.740   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y66.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X55Y52.F2      net (fanout=4)        0.945   ftop/cp/N234
    SLICE_X55Y52.X       Tilo                  0.562   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_3_DEQ1
    SLICE_X44Y48.CE      net (fanout=1)        1.216   ftop/cp/wci_respF_3_DEQ
    SLICE_X44Y48.CLK     Tceck                 0.155   ftop/cp/wci_respF_3_EMPTY_N
                                                       ftop/cp/wci_respF_3/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.617ns (6.594ns logic, 10.023ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_23 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.628ns (Levels of Logic = 1)
  Clock Path Skew:      0.161ns (0.959 - 0.798)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_23 to ftop/iqadc/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y112.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<23>
                                                       ftop/cp/wci_reqF_10_q_0_23
    SLICE_X50Y112.BY     net (fanout=2)        0.362   ftop/cp_wci_Vm_10_MData<23>
    SLICE_X50Y112.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (0.266ns logic, 0.362ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_23 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.161ns (0.959 - 0.798)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_23 to ftop/iqadc/wci_wslv_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y112.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<23>
                                                       ftop/cp/wci_reqF_10_q_0_23
    SLICE_X50Y112.BY     net (fanout=2)        0.362   ftop/cp_wci_Vm_10_MData<23>
    SLICE_X50Y112.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.267ns logic, 0.362ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pat0/wsiM_reqFifo_q_0_29 (FF)
  Destination:          ftop/sma0/wsiS_reqFifo/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.118ns (0.521 - 0.403)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pat0/wsiM_reqFifo_q_0_29 to ftop/sma0/wsiS_reqFifo/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y96.XQ      Tcko                  0.396   ftop/pat0_wsiM0_MData<17>
                                                       ftop/pat0/wsiM_reqFifo_q_0_29
    SLICE_X70Y99.BY      net (fanout=2)        0.336   ftop/pat0_wsiM0_MData<17>
    SLICE_X70Y99.CLK     Tdh         (-Th)     0.130   ftop/sma0/wsiS_reqFifo/_varindex0000<29>
                                                       ftop/sma0/wsiS_reqFifo/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.266ns logic, 0.336ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pat0/wsiM_reqFifo_q_0_29 (FF)
  Destination:          ftop/sma0/wsiS_reqFifo/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.118ns (0.521 - 0.403)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pat0/wsiM_reqFifo_q_0_29 to ftop/sma0/wsiS_reqFifo/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y96.XQ      Tcko                  0.396   ftop/pat0_wsiM0_MData<17>
                                                       ftop/pat0/wsiM_reqFifo_q_0_29
    SLICE_X70Y99.BY      net (fanout=2)        0.336   ftop/pat0_wsiM0_MData<17>
    SLICE_X70Y99.CLK     Tdh         (-Th)     0.129   ftop/sma0/wsiS_reqFifo/_varindex0000<29>
                                                       ftop/sma0/wsiS_reqFifo/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.267ns logic, 0.336ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_5 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.653ns (Levels of Logic = 1)
  Clock Path Skew:      0.166ns (0.991 - 0.825)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_5 to ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y103.XQ     Tcko                  0.417   ftop/cp_wci_Vm_10_MData<5>
                                                       ftop/cp/wci_reqF_10_q_0_5
    SLICE_X58Y105.BY     net (fanout=2)        0.366   ftop/cp_wci_Vm_10_MData<5>
    SLICE_X58Y105.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.653ns (0.287ns logic, 0.366ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_5 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.654ns (Levels of Logic = 1)
  Clock Path Skew:      0.166ns (0.991 - 0.825)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_5 to ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y103.XQ     Tcko                  0.417   ftop/cp_wci_Vm_10_MData<5>
                                                       ftop/cp/wci_reqF_10_q_0_5
    SLICE_X58Y105.BY     net (fanout=2)        0.366   ftop/cp_wci_Vm_10_MData<5>
    SLICE_X58Y105.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.654ns (0.288ns logic, 0.366ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.508ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_6 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.114ns (0.583 - 0.469)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_6 to ftop/iqadc/wci_wslv_reqF/Mram_arr7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y94.YQ      Tcko                  0.419   ftop/cp_wci_Vm_10_MData<8>
                                                       ftop/cp/wci_reqF_10_q_0_6
    SLICE_X56Y97.BY      net (fanout=2)        0.333   ftop/cp_wci_Vm_10_MData<6>
    SLICE_X56Y97.CLK     Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.289ns logic, 0.333ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_6 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.114ns (0.583 - 0.469)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_6 to ftop/iqadc/wci_wslv_reqF/Mram_arr7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y94.YQ      Tcko                  0.419   ftop/cp_wci_Vm_10_MData<8>
                                                       ftop/cp/wci_reqF_10_q_0_6
    SLICE_X56Y97.BY      net (fanout=2)        0.333   ftop/cp_wci_Vm_10_MData<6>
    SLICE_X56Y97.CLK     Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.290ns logic, 0.333ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_15 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.486 - 0.407)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_15 to ftop/gbewrk/wci_wslv_reqF/Mram_arr16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y20.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<15>
                                                       ftop/cp/wci_reqF_9_q_0_15
    SLICE_X50Y21.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<15>
    SLICE_X50Y21.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_15 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.486 - 0.407)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_15 to ftop/gbewrk/wci_wslv_reqF/Mram_arr16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y20.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<15>
                                                       ftop/cp/wci_reqF_9_q_0_15
    SLICE_X50Y21.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<15>
    SLICE_X50Y21.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_18 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr19.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.593 - 0.501)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_18 to ftop/iqadc/wci_wslv_reqF/Mram_arr19.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y105.YQ     Tcko                  0.419   ftop/cp_wci_Vm_10_MData<19>
                                                       ftop/cp/wci_reqF_10_q_0_18
    SLICE_X48Y104.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_10_MData<18>
    SLICE_X48Y104.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<18>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr19.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_18 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr19.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.593 - 0.501)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_18 to ftop/iqadc/wci_wslv_reqF/Mram_arr19.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y105.YQ     Tcko                  0.419   ftop/cp_wci_Vm_10_MData<19>
                                                       ftop/cp/wci_reqF_10_q_0_18
    SLICE_X48Y104.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_10_MData<18>
    SLICE_X48Y104.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<18>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr19.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_31 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.485 - 0.412)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_31 to ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y96.XQ      Tcko                  0.417   ftop/cp_wci_Vm_10_MData<31>
                                                       ftop/cp/wci_reqF_10_q_0_31
    SLICE_X62Y97.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_10_MData<31>
    SLICE_X62Y97.CLK     Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.287ns logic, 0.326ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_20 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem53.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.447 - 0.356)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_20 to ftop/cp/timeServ_setRefF/Mram_fifoMem53.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y64.YQ      Tcko                  0.419   ftop/cp/td<21>
                                                       ftop/cp/td_20
    SLICE_X12Y64.BY      net (fanout=2)        0.342   ftop/cp/td<20>
    SLICE_X12Y64.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<52>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem53.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.289ns logic, 0.342ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_31 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.485 - 0.412)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_31 to ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y96.XQ      Tcko                  0.417   ftop/cp_wci_Vm_10_MData<31>
                                                       ftop/cp/wci_reqF_10_q_0_31
    SLICE_X62Y97.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_10_MData<31>
    SLICE_X62Y97.CLK     Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.288ns logic, 0.326ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_20 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem53.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.447 - 0.356)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_20 to ftop/cp/timeServ_setRefF/Mram_fifoMem53.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y64.YQ      Tcko                  0.419   ftop/cp/td<21>
                                                       ftop/cp/td_20
    SLICE_X12Y64.BY      net (fanout=2)        0.342   ftop/cp/td<20>
    SLICE_X12Y64.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<52>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem53.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.290ns logic, 0.342ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_21 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (0.500 - 0.416)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_21 to ftop/gbewrk/wci_wslv_reqF/Mram_arr22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y13.XQ      Tcko                  0.417   ftop/cp_wci_Vm_9_MData<21>
                                                       ftop/cp/wci_reqF_9_q_0_21
    SLICE_X52Y12.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_9_MData<21>
    SLICE_X52Y12.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.287ns logic, 0.344ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_21 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (0.500 - 0.416)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_21 to ftop/gbewrk/wci_wslv_reqF/Mram_arr22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y13.XQ      Tcko                  0.417   ftop/cp_wci_Vm_9_MData<21>
                                                       ftop/cp/wci_reqF_9_q_0_21
    SLICE_X52Y12.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_9_MData<21>
    SLICE_X52Y12.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.288ns logic, 0.344ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_25 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.518 - 0.482)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_25 to ftop/iqadc/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y100.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<25>
                                                       ftop/cp/wci_reqF_10_q_0_25
    SLICE_X48Y100.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_10_MData<25>
    SLICE_X48Y100.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_25 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.518 - 0.482)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_25 to ftop/iqadc/wci_wslv_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y100.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<25>
                                                       ftop/cp/wci_reqF_10_q_0_25
    SLICE_X48Y100.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_10_MData<25>
    SLICE_X48Y100.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp_RST_N_wci_Vm_13/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_16/SR
  Location pin: SLICE_X78Y93.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp_RST_N_wci_Vm_13/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_16/SR
  Location pin: SLICE_X78Y93.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rst/SR
  Logical resource: ftop/cp/wci_mReset_5/rst/SR
  Location pin: SLICE_X74Y93.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rst/SR
  Logical resource: ftop/cp/wci_mReset_5/rst/SR
  Location pin: SLICE_X74Y93.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rst/SR
  Logical resource: ftop/cp/wci_mReset_7/rst/SR
  Location pin: SLICE_X70Y35.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rst/SR
  Logical resource: ftop/cp/wci_mReset_7/rst/SR
  Location pin: SLICE_X70Y35.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_3/SR
  Location pin: SLICE_X80Y98.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_3/SR
  Location pin: SLICE_X80Y98.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_2/SR
  Location pin: SLICE_X80Y98.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_2/SR
  Location pin: SLICE_X80Y98.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_5/SR
  Location pin: SLICE_X78Y98.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_5/SR
  Location pin: SLICE_X78Y98.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_4/SR
  Location pin: SLICE_X78Y98.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_4/SR
  Location pin: SLICE_X78Y98.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<1>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_1/SR
  Location pin: SLICE_X44Y124.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<1>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_1/SR
  Location pin: SLICE_X44Y124.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<1>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_0/SR
  Location pin: SLICE_X44Y124.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<1>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_0/SR
  Location pin: SLICE_X44Y124.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<7>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_7/SR
  Location pin: SLICE_X48Y130.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<7>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_7/SR
  Location pin: SLICE_X48Y130.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     17.448ns|            0|         2284|            2|      4326514|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     17.448ns|          N/A|         2284|            0|      4326514|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    8.218|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   13.909|         |    3.803|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   17.448|         |         |         |
sys0_clkp      |   17.448|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   17.448|         |         |         |
sys0_clkp      |   17.448|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3854  Score: 5665104  (Setup/Max: 5629523, Hold: 35581)

Constraints cover 4590473 paths, 0 nets, and 99883 connections

Design statistics:
   Minimum period:  17.448ns{1}   (Maximum frequency:  57.313MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 22 14:42:01 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 838 MB



