Analysis & Elaboration report for Processor
Mon Apr 29 18:23:24 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "controlUnit:control_inst"
  6. Port Connectivity Checks: "LogicalShiftLeft:shift_inst"
  7. Port Connectivity Checks: "MemoryWriteback_register:MemoryWriteback_register_instance"
  8. Port Connectivity Checks: "ExecuteMemory_register:ExecuteMemory_register_instance"
  9. Port Connectivity Checks: "DecodeExecute_register:DecodeExecute_register_instance"
 10. Port Connectivity Checks: "FetchDecode_register:FetchDecode_register_instance"
 11. Port Connectivity Checks: "decoderMemory:decoder_instance"
 12. Port Connectivity Checks: "PCregister:PCregister_instance"
 13. Port Connectivity Checks: "mux_4:mux_4_instance"
 14. Port Connectivity Checks: "mux_2:mux_2_instance"
 15. Port Connectivity Checks: "zeroExtend:zeroExtend_instance"
 16. Port Connectivity Checks: "signExtend:signExtend_instance"
 17. Port Connectivity Checks: "ALU:ALU_instance|comparator:comparator_inst"
 18. Port Connectivity Checks: "ALU:ALU_instance"
 19. Port Connectivity Checks: "regfile:regfile_instance"
 20. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Mon Apr 29 18:23:24 2024       ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; Processor                                   ;
; Top-level Entity Name         ; TopModule                                   ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; TopModule          ; Processor          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlUnit:control_inst"                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; opCode ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wme    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mm     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ri     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wm     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; am     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ni     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LogicalShiftLeft:shift_inst"                                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; shifted_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemoryWriteback_register:MemoryWriteback_register_instance"                                                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wbs_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; memData_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ALUresult_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ni_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ni_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ExecuteMemory_register:ExecuteMemory_register_instance"                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; wbs_in       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wme_in       ; Input  ; Info     ; Stuck at GND                                                                        ;
; mm_in        ; Input  ; Info     ; Stuck at GND                                                                        ;
; ALUresult_in ; Input  ; Info     ; Stuck at GND                                                                        ;
; memData_in   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wm_in        ; Input  ; Info     ; Stuck at GND                                                                        ;
; ni_in        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wme_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mm_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wm_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ni_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DecodeExecute_register:DecodeExecute_register_instance"                                                                                               ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                          ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; wbs_in    ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; wme_in    ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; mm_in     ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; ALUop_in  ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ALUop_in[2..2]" will be connected to GND. ;
; ALUop_in  ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; wm_in     ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; am_in     ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; ni_in     ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; wme_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; mm_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; ALUop_out ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (2 bits) it drives; bit(s) "ALUop_out[2..2]" have no fanouts                     ;
; ALUop_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; wm_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; am_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; ni_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FetchDecode_register:FetchDecode_register_instance"                                            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; instruction_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decoderMemory:decoder_instance"                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; data_in    ; Input  ; Info     ; Stuck at GND                                                                        ;
; select     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_out_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PCregister:PCregister_instance"                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset              ; Input  ; Info     ; Stuck at GND                                                                        ;
; address_in[15..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; address_in[11..10] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; address_in[7..6]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; address_in[3..2]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; address_in[13..12] ; Input  ; Info     ; Stuck at GND                                                                        ;
; address_in[9..8]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; address_in[5..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; address_in[1..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; address_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "mux_4:mux_4_instance" ;
+-----------+-------+----------+-------------------+
; Port      ; Type  ; Severity ; Details           ;
+-----------+-------+----------+-------------------+
; data1     ; Input ; Info     ; Stuck at GND      ;
; select[1] ; Input ; Info     ; Stuck at GND      ;
; select[0] ; Input ; Info     ; Stuck at VCC      ;
+-----------+-------+----------+-------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "mux_2:mux_2_instance" ;
+--------+-------+----------+----------------------+
; Port   ; Type  ; Severity ; Details              ;
+--------+-------+----------+----------------------+
; select ; Input ; Info     ; Stuck at VCC         ;
+--------+-------+----------+----------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "zeroExtend:zeroExtend_instance" ;
+-----------------+-------+----------+-----------------------+
; Port            ; Type  ; Severity ; Details               ;
+-----------------+-------+----------+-----------------------+
; Immediate[6..0] ; Input ; Info     ; Stuck at GND          ;
; Immediate[7]    ; Input ; Info     ; Stuck at VCC          ;
+-----------------+-------+----------+-----------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "signExtend:signExtend_instance" ;
+-----------------+-------+----------+-----------------------+
; Port            ; Type  ; Severity ; Details               ;
+-----------------+-------+----------+-----------------------+
; Immediate[6..0] ; Input ; Info     ; Stuck at GND          ;
; Immediate[7]    ; Input ; Info     ; Stuck at VCC          ;
+-----------------+-------+----------+-----------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU_instance|comparator:comparator_inst"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "ALU:ALU_instance" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; srcB ; Input ; Info     ; Stuck at GND       ;
+------+-------+----------+--------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:regfile_instance"                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rd1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd3  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Apr 29 18:23:00 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/regfile_tb.sv
    Info (12023): Found entity 1: regfile_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/regfile_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file topmodule.sv
    Info (12023): Found entity 1: TopModule File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file subtractor.sv
    Info (12023): Found entity 1: subtractor File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/subtractor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/adder_tb.sv
    Info (12023): Found entity 1: adder_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/adder_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/subtractor_tb.sv
    Info (12023): Found entity 1: subtractor_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/subtractor_tb.sv Line: 1
Warning (10229): Verilog HDL Expression warning at ALU.sv(50): truncated literal to match 2 bits File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv Line: 50
Warning (10229): Verilog HDL Expression warning at ALU.sv(51): truncated literal to match 2 bits File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/alu_tb.sv
    Info (12023): Found entity 1: ALU_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/ALU_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signextend.sv
    Info (12023): Found entity 1: signExtend File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/signExtend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file zeroextend.sv
    Info (12023): Found entity 1: zeroExtend File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/zeroExtend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/signextend_tb.sv
    Info (12023): Found entity 1: signExtend_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/signExtend_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/zeroextend_tb.sv
    Info (12023): Found entity 1: zeroExtend_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/zeroExtend_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2.sv
    Info (12023): Found entity 1: mux_2 File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/mux_2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/mux_2_tb.sv
    Info (12023): Found entity 1: mux_2_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/mux_2_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_4.sv
    Info (12023): Found entity 1: mux_4 File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/mux_4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/mux_4_tb.sv
    Info (12023): Found entity 1: mux_4_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/mux_4_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pcadder.sv
    Info (12023): Found entity 1: PCadder File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/PCadder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/pcadder_tb.sv
    Info (12023): Found entity 1: PCadder_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/PCadder_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pcregister.sv
    Info (12023): Found entity 1: PCregister File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/PCregister.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/pcregister_tb.sv
    Info (12023): Found entity 1: PCregister_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/PCregister_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decodermemory.sv
    Info (12023): Found entity 1: decoderMemory File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/decoderMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/decodermemory_tb.sv
    Info (12023): Found entity 1: decoderMemory_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/decoderMemory_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetchdecode_register.sv
    Info (12023): Found entity 1: FetchDecode_register File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/FetchDecode_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/fetchdecode_register_tb.sv
    Info (12023): Found entity 1: FetchDecode_register_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/FetchDecode_register_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decodeexecute_register.sv
    Info (12023): Found entity 1: DecodeExecute_register File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/DecodeExecute_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/decodeexecute_register_tb.sv
    Info (12023): Found entity 1: DecodeExecute_register_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/DecodeExecute_register_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file executememory_register.sv
    Info (12023): Found entity 1: ExecuteMemory_register File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ExecuteMemory_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/executememory_register_tb.sv
    Info (12023): Found entity 1: ExecuteMemory_register_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/ExecuteMemory_register_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memorywriteback_register.sv
    Info (12023): Found entity 1: MemoryWriteback_register File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/MemoryWriteback_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/memorywriteback_register_tb.sv
    Info (12023): Found entity 1: MemoryWriteback_register_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/MemoryWriteback_register_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.sv
    Info (12023): Found entity 1: controlUnit File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/controlUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file logicalshiftleft.sv
    Info (12023): Found entity 1: LogicalShiftLeft File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/LogicalShiftLeft.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file negation.sv
    Info (12023): Found entity 1: negation File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/negation.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator.sv
    Info (12023): Found entity 1: comparator File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/comparator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/logicalshiftleft_tb.sv
    Info (12023): Found entity 1: LogicalShiftLeft_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/LogicalShiftLeft_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/negation_tb.sv
    Info (12023): Found entity 1: negation_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/negation_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/comparator_tb.sv
    Info (12023): Found entity 1: comparator_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/comparator_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/controlunit_tb.sv
    Info (12023): Found entity 1: controlUnit_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/controlUnit_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/fetch_stage_tb.sv
    Info (12023): Found entity 1: Fetch_Stage_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Fetch_Stage_tb.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at Fetch_Stage_tb.sv(42): created implicit net for "flagN" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Fetch_Stage_tb.sv Line: 42
Warning (10236): Verilog HDL Implicit Net warning at Fetch_Stage_tb.sv(43): created implicit net for "flagZ" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Fetch_Stage_tb.sv Line: 43
Warning (10236): Verilog HDL Implicit Net warning at Fetch_Stage_tb.sv(44): created implicit net for "wbs" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Fetch_Stage_tb.sv Line: 44
Warning (10236): Verilog HDL Implicit Net warning at Fetch_Stage_tb.sv(45): created implicit net for "wme" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Fetch_Stage_tb.sv Line: 45
Warning (10236): Verilog HDL Implicit Net warning at Fetch_Stage_tb.sv(46): created implicit net for "mm" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Fetch_Stage_tb.sv Line: 46
Warning (10236): Verilog HDL Implicit Net warning at Fetch_Stage_tb.sv(47): created implicit net for "ALUop" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Fetch_Stage_tb.sv Line: 47
Warning (10236): Verilog HDL Implicit Net warning at Fetch_Stage_tb.sv(50): created implicit net for "wm" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Fetch_Stage_tb.sv Line: 50
Warning (10236): Verilog HDL Implicit Net warning at Fetch_Stage_tb.sv(51): created implicit net for "am" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Fetch_Stage_tb.sv Line: 51
Warning (10236): Verilog HDL Implicit Net warning at Fetch_Stage_tb.sv(52): created implicit net for "ni" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Fetch_Stage_tb.sv Line: 52
Info (12127): Elaborating entity "TopModule" for the top level hierarchy
Warning (10030): Net "b" at TopModule.sv(10) has no driver or initial value, using a default initial value '0' File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 10
Warning (10030): Net "ALUop_in[1..0]" at TopModule.sv(33) has no driver or initial value, using a default initial value '0' File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 33
Warning (10030): Net "opCode" at TopModule.sv(55) has no driver or initial value, using a default initial value '0' File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 55
Warning (10030): Net "wme_in" at TopModule.sv(32) has no driver or initial value, using a default initial value '0' File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 32
Warning (10030): Net "mm_in" at TopModule.sv(32) has no driver or initial value, using a default initial value '0' File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 32
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:regfile_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 72
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 81
Warning (10272): Verilog HDL Case Statement warning at ALU.sv(50): case item expression covers a value already covered by a previous case item File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv Line: 50
Warning (10272): Verilog HDL Case Statement warning at ALU.sv(51): case item expression covers a value already covered by a previous case item File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv Line: 51
Info (12128): Elaborating entity "adder" for hierarchy "ALU:ALU_instance|adder:u_adder" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv Line: 18
Info (12128): Elaborating entity "subtractor" for hierarchy "ALU:ALU_instance|subtractor:u_subtractor" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv Line: 24
Info (12128): Elaborating entity "LogicalShiftLeft" for hierarchy "ALU:ALU_instance|LogicalShiftLeft:LogicalShiftLeft_inst" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv Line: 30
Info (12128): Elaborating entity "negation" for hierarchy "ALU:ALU_instance|negation:negation_inst" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv Line: 35
Warning (10230): Verilog HDL assignment warning at negation.sv(6): truncated value with size 32 to match size of target (16) File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/negation.sv Line: 6
Info (12128): Elaborating entity "comparator" for hierarchy "ALU:ALU_instance|comparator:comparator_inst" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv Line: 41
Info (12128): Elaborating entity "signExtend" for hierarchy "signExtend:signExtend_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 86
Info (12128): Elaborating entity "zeroExtend" for hierarchy "zeroExtend:zeroExtend_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 91
Info (12128): Elaborating entity "mux_2" for hierarchy "mux_2:mux_2_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 98
Info (12128): Elaborating entity "mux_4" for hierarchy "mux_4:mux_4_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 107
Info (12128): Elaborating entity "PCadder" for hierarchy "PCadder:PCadder_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 112
Warning (10230): Verilog HDL assignment warning at PCadder.sv(5): truncated value with size 32 to match size of target (16) File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/PCadder.sv Line: 5
Info (12128): Elaborating entity "PCregister" for hierarchy "PCregister:PCregister_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 119
Info (12128): Elaborating entity "decoderMemory" for hierarchy "decoderMemory:decoder_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 126
Info (12128): Elaborating entity "FetchDecode_register" for hierarchy "FetchDecode_register:FetchDecode_register_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 132
Info (12128): Elaborating entity "DecodeExecute_register" for hierarchy "DecodeExecute_register:DecodeExecute_register_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 150
Info (12128): Elaborating entity "ExecuteMemory_register" for hierarchy "ExecuteMemory_register:ExecuteMemory_register_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 168
Info (12128): Elaborating entity "MemoryWriteback_register" for hierarchy "MemoryWriteback_register:MemoryWriteback_register_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 178
Info (12128): Elaborating entity "controlUnit" for hierarchy "controlUnit:control_inst" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 199
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 4
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 4770 megabytes
    Info: Processing ended: Mon Apr 29 18:23:24 2024
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:35


