-- ==============================================================
-- Generated by Dot2Vhdl ver. 2.0
-- File created: Sun Dec  4 17:49:58 2022

-- ==============================================================
library IEEE; 
use IEEE.std_logic_1164.all; 
use IEEE.numeric_std.all; 
use work.customTypes.all; 
-- ==============================================================
entity triangular is 
port (
	clk:  in std_logic;
	rst:  in std_logic;
	start_in:  in std_logic_vector (0 downto 0);
	start_valid:  in std_logic;
	start_ready:  out std_logic;
	end_out:  out std_logic_vector (31 downto 0);
	end_valid:  out std_logic;
	end_ready:  in std_logic;
	n_din : in std_logic_vector (31 downto 0);
	n_valid_in : in std_logic;
	n_ready_out : out std_logic;
	A_address0 : out std_logic_vector (31 downto 0);
	A_ce0 : out std_logic;
	A_we0 : out std_logic;
	A_dout0 : out std_logic_vector (31 downto 0);
	A_din0 : in std_logic_vector (31 downto 0);
	A_address1 : out std_logic_vector (31 downto 0);
	A_ce1 : out std_logic;
	A_we1 : out std_logic;
	A_dout1 : out std_logic_vector (31 downto 0);
	A_din1 : in std_logic_vector (31 downto 0);
	x_address0 : out std_logic_vector (31 downto 0);
	x_ce0 : out std_logic;
	x_we0 : out std_logic;
	x_dout0 : out std_logic_vector (31 downto 0);
	x_din0 : in std_logic_vector (31 downto 0);
	x_address1 : out std_logic_vector (31 downto 0);
	x_ce1 : out std_logic;
	x_we1 : out std_logic;
	x_dout1 : out std_logic_vector (31 downto 0);
	x_din1 : in std_logic_vector (31 downto 0));
end;

architecture behavioral of triangular is 

	signal n_clk : std_logic;
	signal n_rst : std_logic;
	signal n_dataInArray_0 : std_logic_vector(31 downto 0);
	signal n_pValidArray_0 : std_logic;
	signal n_readyArray_0 : std_logic;
	signal n_nReadyArray_0 : std_logic;
	signal n_validArray_0 : std_logic;
	signal n_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_0_clk : std_logic;
	signal cst_0_rst : std_logic;
	signal cst_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_0_pValidArray_0 : std_logic;
	signal cst_0_readyArray_0 : std_logic;
	signal cst_0_nReadyArray_0 : std_logic;
	signal cst_0_validArray_0 : std_logic;
	signal cst_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_0_clk : std_logic;
	signal add_0_rst : std_logic;
	signal add_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_0_pValidArray_0 : std_logic;
	signal add_0_pValidArray_1 : std_logic;
	signal add_0_readyArray_0 : std_logic;
	signal add_0_readyArray_1 : std_logic;
	signal add_0_nReadyArray_0 : std_logic;
	signal add_0_validArray_0 : std_logic;
	signal add_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_1_clk : std_logic;
	signal cst_1_rst : std_logic;
	signal cst_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_1_pValidArray_0 : std_logic;
	signal cst_1_readyArray_0 : std_logic;
	signal cst_1_nReadyArray_0 : std_logic;
	signal cst_1_validArray_0 : std_logic;
	signal cst_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_1_clk : std_logic;
	signal icmp_1_rst : std_logic;
	signal icmp_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_1_pValidArray_0 : std_logic;
	signal icmp_1_pValidArray_1 : std_logic;
	signal icmp_1_readyArray_0 : std_logic;
	signal icmp_1_readyArray_1 : std_logic;
	signal icmp_1_nReadyArray_0 : std_logic;
	signal icmp_1_validArray_0 : std_logic;
	signal icmp_1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal start_0_clk : std_logic;
	signal start_0_rst : std_logic;
	signal start_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal start_0_pValidArray_0 : std_logic;
	signal start_0_readyArray_0 : std_logic;
	signal start_0_nReadyArray_0 : std_logic;
	signal start_0_validArray_0 : std_logic;
	signal start_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branch_0_clk : std_logic;
	signal branch_0_rst : std_logic;
	signal branch_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_0_pValidArray_0 : std_logic;
	signal branch_0_pValidArray_1 : std_logic;
	signal branch_0_readyArray_0 : std_logic;
	signal branch_0_readyArray_1 : std_logic;
	signal branch_0_nReadyArray_0 : std_logic;
	signal branch_0_validArray_0 : std_logic;
	signal branch_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_0_nReadyArray_1 : std_logic;
	signal branch_0_validArray_1 : std_logic;
	signal branch_0_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cst_10_clk : std_logic;
	signal cst_10_rst : std_logic;
	signal cst_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_10_pValidArray_0 : std_logic;
	signal cst_10_readyArray_0 : std_logic;
	signal cst_10_nReadyArray_0 : std_logic;
	signal cst_10_validArray_0 : std_logic;
	signal cst_10_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal branch_8_clk : std_logic;
	signal branch_8_rst : std_logic;
	signal branch_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_8_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_8_pValidArray_0 : std_logic;
	signal branch_8_pValidArray_1 : std_logic;
	signal branch_8_readyArray_0 : std_logic;
	signal branch_8_readyArray_1 : std_logic;
	signal branch_8_nReadyArray_0 : std_logic;
	signal branch_8_validArray_0 : std_logic;
	signal branch_8_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_8_nReadyArray_1 : std_logic;
	signal branch_8_validArray_1 : std_logic;
	signal branch_8_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branchC_12_clk : std_logic;
	signal branchC_12_rst : std_logic;
	signal branchC_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_12_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branchC_12_pValidArray_0 : std_logic;
	signal branchC_12_pValidArray_1 : std_logic;
	signal branchC_12_readyArray_0 : std_logic;
	signal branchC_12_readyArray_1 : std_logic;
	signal branchC_12_nReadyArray_0 : std_logic;
	signal branchC_12_validArray_0 : std_logic;
	signal branchC_12_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_12_nReadyArray_1 : std_logic;
	signal branchC_12_validArray_1 : std_logic;
	signal branchC_12_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_0_clk : std_logic;
	signal fork_0_rst : std_logic;
	signal fork_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_0_pValidArray_0 : std_logic;
	signal fork_0_readyArray_0 : std_logic;
	signal fork_0_nReadyArray_0 : std_logic;
	signal fork_0_validArray_0 : std_logic;
	signal fork_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_0_nReadyArray_1 : std_logic;
	signal fork_0_validArray_1 : std_logic;
	signal fork_0_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_0_nReadyArray_2 : std_logic;
	signal fork_0_validArray_2 : std_logic;
	signal fork_0_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal fork_0_nReadyArray_3 : std_logic;
	signal fork_0_validArray_3 : std_logic;
	signal fork_0_dataOutArray_3 : std_logic_vector(31 downto 0);

	signal fork_1_clk : std_logic;
	signal fork_1_rst : std_logic;
	signal fork_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_1_pValidArray_0 : std_logic;
	signal fork_1_readyArray_0 : std_logic;
	signal fork_1_nReadyArray_0 : std_logic;
	signal fork_1_validArray_0 : std_logic;
	signal fork_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_1_nReadyArray_1 : std_logic;
	signal fork_1_validArray_1 : std_logic;
	signal fork_1_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_1_nReadyArray_2 : std_logic;
	signal fork_1_validArray_2 : std_logic;
	signal fork_1_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal fork_1_nReadyArray_3 : std_logic;
	signal fork_1_validArray_3 : std_logic;
	signal fork_1_dataOutArray_3 : std_logic_vector(31 downto 0);

	signal forkC_9_clk : std_logic;
	signal forkC_9_rst : std_logic;
	signal forkC_9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_9_pValidArray_0 : std_logic;
	signal forkC_9_readyArray_0 : std_logic;
	signal forkC_9_nReadyArray_0 : std_logic;
	signal forkC_9_validArray_0 : std_logic;
	signal forkC_9_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_9_nReadyArray_1 : std_logic;
	signal forkC_9_validArray_1 : std_logic;
	signal forkC_9_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_9_nReadyArray_2 : std_logic;
	signal forkC_9_validArray_2 : std_logic;
	signal forkC_9_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_9_nReadyArray_3 : std_logic;
	signal forkC_9_validArray_3 : std_logic;
	signal forkC_9_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal fork_16_clk : std_logic;
	signal fork_16_rst : std_logic;
	signal fork_16_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_16_pValidArray_0 : std_logic;
	signal fork_16_readyArray_0 : std_logic;
	signal fork_16_nReadyArray_0 : std_logic;
	signal fork_16_validArray_0 : std_logic;
	signal fork_16_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_16_nReadyArray_1 : std_logic;
	signal fork_16_validArray_1 : std_logic;
	signal fork_16_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal phi_4_clk : std_logic;
	signal phi_4_rst : std_logic;
	signal phi_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_4_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_4_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_4_pValidArray_0 : std_logic;
	signal phi_4_pValidArray_1 : std_logic;
	signal phi_4_pValidArray_2 : std_logic;
	signal phi_4_readyArray_0 : std_logic;
	signal phi_4_readyArray_1 : std_logic;
	signal phi_4_readyArray_2 : std_logic;
	signal phi_4_nReadyArray_0 : std_logic;
	signal phi_4_validArray_0 : std_logic;
	signal phi_4_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_2_clk : std_logic;
	signal cst_2_rst : std_logic;
	signal cst_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_2_pValidArray_0 : std_logic;
	signal cst_2_readyArray_0 : std_logic;
	signal cst_2_nReadyArray_0 : std_logic;
	signal cst_2_validArray_0 : std_logic;
	signal cst_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_5_clk : std_logic;
	signal icmp_5_rst : std_logic;
	signal icmp_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_5_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_5_pValidArray_0 : std_logic;
	signal icmp_5_pValidArray_1 : std_logic;
	signal icmp_5_readyArray_0 : std_logic;
	signal icmp_5_readyArray_1 : std_logic;
	signal icmp_5_nReadyArray_0 : std_logic;
	signal icmp_5_validArray_0 : std_logic;
	signal icmp_5_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n1_clk : std_logic;
	signal phi_n1_rst : std_logic;
	signal phi_n1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_n1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n1_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_n1_pValidArray_0 : std_logic;
	signal phi_n1_pValidArray_1 : std_logic;
	signal phi_n1_pValidArray_2 : std_logic;
	signal phi_n1_readyArray_0 : std_logic;
	signal phi_n1_readyArray_1 : std_logic;
	signal phi_n1_readyArray_2 : std_logic;
	signal phi_n1_nReadyArray_0 : std_logic;
	signal phi_n1_validArray_0 : std_logic;
	signal phi_n1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phiC_4_clk : std_logic;
	signal phiC_4_rst : std_logic;
	signal phiC_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_4_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_4_dataInArray_2 : std_logic_vector(0 downto 0);
	signal phiC_4_pValidArray_0 : std_logic;
	signal phiC_4_pValidArray_1 : std_logic;
	signal phiC_4_pValidArray_2 : std_logic;
	signal phiC_4_readyArray_0 : std_logic;
	signal phiC_4_readyArray_1 : std_logic;
	signal phiC_4_readyArray_2 : std_logic;
	signal phiC_4_nReadyArray_0 : std_logic;
	signal phiC_4_validArray_0 : std_logic;
	signal phiC_4_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n19_clk : std_logic;
	signal phi_n19_rst : std_logic;
	signal phi_n19_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n19_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n19_pValidArray_0 : std_logic;
	signal phi_n19_pValidArray_1 : std_logic;
	signal phi_n19_readyArray_0 : std_logic;
	signal phi_n19_readyArray_1 : std_logic;
	signal phi_n19_nReadyArray_0 : std_logic;
	signal phi_n19_validArray_0 : std_logic;
	signal phi_n19_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal branch_2_clk : std_logic;
	signal branch_2_rst : std_logic;
	signal branch_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_2_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_2_pValidArray_0 : std_logic;
	signal branch_2_pValidArray_1 : std_logic;
	signal branch_2_readyArray_0 : std_logic;
	signal branch_2_readyArray_1 : std_logic;
	signal branch_2_nReadyArray_0 : std_logic;
	signal branch_2_validArray_0 : std_logic;
	signal branch_2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_2_nReadyArray_1 : std_logic;
	signal branch_2_validArray_1 : std_logic;
	signal branch_2_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_6_clk : std_logic;
	signal branch_6_rst : std_logic;
	signal branch_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_6_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_6_pValidArray_0 : std_logic;
	signal branch_6_pValidArray_1 : std_logic;
	signal branch_6_readyArray_0 : std_logic;
	signal branch_6_readyArray_1 : std_logic;
	signal branch_6_nReadyArray_0 : std_logic;
	signal branch_6_validArray_0 : std_logic;
	signal branch_6_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_6_nReadyArray_1 : std_logic;
	signal branch_6_validArray_1 : std_logic;
	signal branch_6_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_9_clk : std_logic;
	signal branch_9_rst : std_logic;
	signal branch_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_9_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_9_pValidArray_0 : std_logic;
	signal branch_9_pValidArray_1 : std_logic;
	signal branch_9_readyArray_0 : std_logic;
	signal branch_9_readyArray_1 : std_logic;
	signal branch_9_nReadyArray_0 : std_logic;
	signal branch_9_validArray_0 : std_logic;
	signal branch_9_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_9_nReadyArray_1 : std_logic;
	signal branch_9_validArray_1 : std_logic;
	signal branch_9_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branchC_13_clk : std_logic;
	signal branchC_13_rst : std_logic;
	signal branchC_13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_13_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branchC_13_pValidArray_0 : std_logic;
	signal branchC_13_pValidArray_1 : std_logic;
	signal branchC_13_readyArray_0 : std_logic;
	signal branchC_13_readyArray_1 : std_logic;
	signal branchC_13_nReadyArray_0 : std_logic;
	signal branchC_13_validArray_0 : std_logic;
	signal branchC_13_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_13_nReadyArray_1 : std_logic;
	signal branchC_13_validArray_1 : std_logic;
	signal branchC_13_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_14_clk : std_logic;
	signal branchC_14_rst : std_logic;
	signal branchC_14_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_14_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branchC_14_pValidArray_0 : std_logic;
	signal branchC_14_pValidArray_1 : std_logic;
	signal branchC_14_readyArray_0 : std_logic;
	signal branchC_14_readyArray_1 : std_logic;
	signal branchC_14_nReadyArray_0 : std_logic;
	signal branchC_14_validArray_0 : std_logic;
	signal branchC_14_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_14_nReadyArray_1 : std_logic;
	signal branchC_14_validArray_1 : std_logic;
	signal branchC_14_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_2_clk : std_logic;
	signal fork_2_rst : std_logic;
	signal fork_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_2_pValidArray_0 : std_logic;
	signal fork_2_readyArray_0 : std_logic;
	signal fork_2_nReadyArray_0 : std_logic;
	signal fork_2_validArray_0 : std_logic;
	signal fork_2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_2_nReadyArray_1 : std_logic;
	signal fork_2_validArray_1 : std_logic;
	signal fork_2_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_2_nReadyArray_2 : std_logic;
	signal fork_2_validArray_2 : std_logic;
	signal fork_2_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal fork_2_nReadyArray_3 : std_logic;
	signal fork_2_validArray_3 : std_logic;
	signal fork_2_dataOutArray_3 : std_logic_vector(31 downto 0);

	signal fork_3_clk : std_logic;
	signal fork_3_rst : std_logic;
	signal fork_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_3_pValidArray_0 : std_logic;
	signal fork_3_readyArray_0 : std_logic;
	signal fork_3_nReadyArray_0 : std_logic;
	signal fork_3_validArray_0 : std_logic;
	signal fork_3_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_3_nReadyArray_1 : std_logic;
	signal fork_3_validArray_1 : std_logic;
	signal fork_3_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_3_nReadyArray_2 : std_logic;
	signal fork_3_validArray_2 : std_logic;
	signal fork_3_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal fork_11_clk : std_logic;
	signal fork_11_rst : std_logic;
	signal fork_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_11_pValidArray_0 : std_logic;
	signal fork_11_readyArray_0 : std_logic;
	signal fork_11_nReadyArray_0 : std_logic;
	signal fork_11_validArray_0 : std_logic;
	signal fork_11_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_11_nReadyArray_1 : std_logic;
	signal fork_11_validArray_1 : std_logic;
	signal fork_11_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal forkC_13_clk : std_logic;
	signal forkC_13_rst : std_logic;
	signal forkC_13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_13_pValidArray_0 : std_logic;
	signal forkC_13_readyArray_0 : std_logic;
	signal forkC_13_nReadyArray_0 : std_logic;
	signal forkC_13_validArray_0 : std_logic;
	signal forkC_13_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_13_nReadyArray_1 : std_logic;
	signal forkC_13_validArray_1 : std_logic;
	signal forkC_13_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_13_nReadyArray_2 : std_logic;
	signal forkC_13_validArray_2 : std_logic;
	signal forkC_13_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_13_nReadyArray_3 : std_logic;
	signal forkC_13_validArray_3 : std_logic;
	signal forkC_13_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal forkC_13_nReadyArray_4 : std_logic;
	signal forkC_13_validArray_4 : std_logic;
	signal forkC_13_dataOutArray_4 : std_logic_vector(0 downto 0);

	signal fork_15_clk : std_logic;
	signal fork_15_rst : std_logic;
	signal fork_15_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_15_pValidArray_0 : std_logic;
	signal fork_15_readyArray_0 : std_logic;
	signal fork_15_nReadyArray_0 : std_logic;
	signal fork_15_validArray_0 : std_logic;
	signal fork_15_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_15_nReadyArray_1 : std_logic;
	signal fork_15_validArray_1 : std_logic;
	signal fork_15_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_15_nReadyArray_2 : std_logic;
	signal fork_15_validArray_2 : std_logic;
	signal fork_15_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal Buffer_1_clk : std_logic;
	signal Buffer_1_rst : std_logic;
	signal Buffer_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_1_pValidArray_0 : std_logic;
	signal Buffer_1_readyArray_0 : std_logic;
	signal Buffer_1_nReadyArray_0 : std_logic;
	signal Buffer_1_validArray_0 : std_logic;
	signal Buffer_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_2_clk : std_logic;
	signal Buffer_2_rst : std_logic;
	signal Buffer_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_2_pValidArray_0 : std_logic;
	signal Buffer_2_readyArray_0 : std_logic;
	signal Buffer_2_nReadyArray_0 : std_logic;
	signal Buffer_2_validArray_0 : std_logic;
	signal Buffer_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_3_clk : std_logic;
	signal Buffer_3_rst : std_logic;
	signal Buffer_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_3_pValidArray_0 : std_logic;
	signal Buffer_3_readyArray_0 : std_logic;
	signal Buffer_3_nReadyArray_0 : std_logic;
	signal Buffer_3_validArray_0 : std_logic;
	signal Buffer_3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_4_clk : std_logic;
	signal Buffer_4_rst : std_logic;
	signal Buffer_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_4_pValidArray_0 : std_logic;
	signal Buffer_4_readyArray_0 : std_logic;
	signal Buffer_4_nReadyArray_0 : std_logic;
	signal Buffer_4_validArray_0 : std_logic;
	signal Buffer_4_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_8_clk : std_logic;
	signal phi_8_rst : std_logic;
	signal phi_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_8_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_8_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_8_pValidArray_0 : std_logic;
	signal phi_8_pValidArray_1 : std_logic;
	signal phi_8_pValidArray_2 : std_logic;
	signal phi_8_readyArray_0 : std_logic;
	signal phi_8_readyArray_1 : std_logic;
	signal phi_8_readyArray_2 : std_logic;
	signal phi_8_nReadyArray_0 : std_logic;
	signal phi_8_validArray_0 : std_logic;
	signal phi_8_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_3_clk : std_logic;
	signal cst_3_rst : std_logic;
	signal cst_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_3_pValidArray_0 : std_logic;
	signal cst_3_readyArray_0 : std_logic;
	signal cst_3_nReadyArray_0 : std_logic;
	signal cst_3_validArray_0 : std_logic;
	signal cst_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_9_clk : std_logic;
	signal add_9_rst : std_logic;
	signal add_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_9_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_9_pValidArray_0 : std_logic;
	signal add_9_pValidArray_1 : std_logic;
	signal add_9_readyArray_0 : std_logic;
	signal add_9_readyArray_1 : std_logic;
	signal add_9_nReadyArray_0 : std_logic;
	signal add_9_validArray_0 : std_logic;
	signal add_9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal sext_10_clk : std_logic;
	signal sext_10_rst : std_logic;
	signal sext_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sext_10_pValidArray_0 : std_logic;
	signal sext_10_readyArray_0 : std_logic;
	signal sext_10_nReadyArray_0 : std_logic;
	signal sext_10_validArray_0 : std_logic;
	signal sext_10_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal sext_11_clk : std_logic;
	signal sext_11_rst : std_logic;
	signal sext_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sext_11_pValidArray_0 : std_logic;
	signal sext_11_readyArray_0 : std_logic;
	signal sext_11_nReadyArray_0 : std_logic;
	signal sext_11_validArray_0 : std_logic;
	signal sext_11_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal getelementptr_12_clk : std_logic;
	signal getelementptr_12_rst : std_logic;
	signal getelementptr_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal getelementptr_12_dataInArray_1 : std_logic_vector(31 downto 0);
	signal getelementptr_12_dataInArray_2 : std_logic_vector(31 downto 0);
	signal getelementptr_12_pValidArray_0 : std_logic;
	signal getelementptr_12_pValidArray_1 : std_logic;
	signal getelementptr_12_pValidArray_2 : std_logic;
	signal getelementptr_12_readyArray_0 : std_logic;
	signal getelementptr_12_readyArray_1 : std_logic;
	signal getelementptr_12_readyArray_2 : std_logic;
	signal getelementptr_12_nReadyArray_0 : std_logic;
	signal getelementptr_12_validArray_0 : std_logic;
	signal getelementptr_12_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_13_clk : std_logic;
	signal load_13_rst : std_logic;
	signal load_13_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_13_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_13_pValidArray_0 : std_logic;
	signal load_13_pValidArray_1 : std_logic;
	signal load_13_readyArray_0 : std_logic;
	signal load_13_readyArray_1 : std_logic;
	signal load_13_nReadyArray_0 : std_logic;
	signal load_13_validArray_0 : std_logic;
	signal load_13_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_13_nReadyArray_1 : std_logic;
	signal load_13_validArray_1 : std_logic;
	signal load_13_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal load_16_clk : std_logic;
	signal load_16_rst : std_logic;
	signal load_16_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_16_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_16_pValidArray_0 : std_logic;
	signal load_16_pValidArray_1 : std_logic;
	signal load_16_readyArray_0 : std_logic;
	signal load_16_readyArray_1 : std_logic;
	signal load_16_nReadyArray_0 : std_logic;
	signal load_16_validArray_0 : std_logic;
	signal load_16_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_16_nReadyArray_1 : std_logic;
	signal load_16_validArray_1 : std_logic;
	signal load_16_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal mul_17_clk : std_logic;
	signal mul_17_rst : std_logic;
	signal mul_17_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mul_17_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mul_17_pValidArray_0 : std_logic;
	signal mul_17_pValidArray_1 : std_logic;
	signal mul_17_readyArray_0 : std_logic;
	signal mul_17_readyArray_1 : std_logic;
	signal mul_17_nReadyArray_0 : std_logic;
	signal mul_17_validArray_0 : std_logic;
	signal mul_17_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal sext_18_clk : std_logic;
	signal sext_18_rst : std_logic;
	signal sext_18_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sext_18_pValidArray_0 : std_logic;
	signal sext_18_readyArray_0 : std_logic;
	signal sext_18_nReadyArray_0 : std_logic;
	signal sext_18_validArray_0 : std_logic;
	signal sext_18_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal sext_19_clk : std_logic;
	signal sext_19_rst : std_logic;
	signal sext_19_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sext_19_pValidArray_0 : std_logic;
	signal sext_19_readyArray_0 : std_logic;
	signal sext_19_nReadyArray_0 : std_logic;
	signal sext_19_validArray_0 : std_logic;
	signal sext_19_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal getelementptr_20_clk : std_logic;
	signal getelementptr_20_rst : std_logic;
	signal getelementptr_20_dataInArray_0 : std_logic_vector(31 downto 0);
	signal getelementptr_20_dataInArray_1 : std_logic_vector(31 downto 0);
	signal getelementptr_20_dataInArray_2 : std_logic_vector(31 downto 0);
	signal getelementptr_20_pValidArray_0 : std_logic;
	signal getelementptr_20_pValidArray_1 : std_logic;
	signal getelementptr_20_pValidArray_2 : std_logic;
	signal getelementptr_20_readyArray_0 : std_logic;
	signal getelementptr_20_readyArray_1 : std_logic;
	signal getelementptr_20_readyArray_2 : std_logic;
	signal getelementptr_20_nReadyArray_0 : std_logic;
	signal getelementptr_20_validArray_0 : std_logic;
	signal getelementptr_20_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_21_clk : std_logic;
	signal load_21_rst : std_logic;
	signal load_21_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_21_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_21_pValidArray_0 : std_logic;
	signal load_21_pValidArray_1 : std_logic;
	signal load_21_readyArray_0 : std_logic;
	signal load_21_readyArray_1 : std_logic;
	signal load_21_nReadyArray_0 : std_logic;
	signal load_21_validArray_0 : std_logic;
	signal load_21_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_21_nReadyArray_1 : std_logic;
	signal load_21_validArray_1 : std_logic;
	signal load_21_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal sub_22_clk : std_logic;
	signal sub_22_rst : std_logic;
	signal sub_22_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sub_22_dataInArray_1 : std_logic_vector(31 downto 0);
	signal sub_22_pValidArray_0 : std_logic;
	signal sub_22_pValidArray_1 : std_logic;
	signal sub_22_readyArray_0 : std_logic;
	signal sub_22_readyArray_1 : std_logic;
	signal sub_22_nReadyArray_0 : std_logic;
	signal sub_22_validArray_0 : std_logic;
	signal sub_22_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal store_0_clk : std_logic;
	signal store_0_rst : std_logic;
	signal store_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal store_0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal store_0_pValidArray_0 : std_logic;
	signal store_0_pValidArray_1 : std_logic;
	signal store_0_readyArray_0 : std_logic;
	signal store_0_readyArray_1 : std_logic;
	signal store_0_nReadyArray_0 : std_logic;
	signal store_0_validArray_0 : std_logic;
	signal store_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal store_0_nReadyArray_1 : std_logic;
	signal store_0_validArray_1 : std_logic;
	signal store_0_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cst_4_clk : std_logic;
	signal cst_4_rst : std_logic;
	signal cst_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_4_pValidArray_0 : std_logic;
	signal cst_4_readyArray_0 : std_logic;
	signal cst_4_nReadyArray_0 : std_logic;
	signal cst_4_validArray_0 : std_logic;
	signal cst_4_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_23_clk : std_logic;
	signal icmp_23_rst : std_logic;
	signal icmp_23_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_23_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_23_pValidArray_0 : std_logic;
	signal icmp_23_pValidArray_1 : std_logic;
	signal icmp_23_readyArray_0 : std_logic;
	signal icmp_23_readyArray_1 : std_logic;
	signal icmp_23_nReadyArray_0 : std_logic;
	signal icmp_23_validArray_0 : std_logic;
	signal icmp_23_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_7_clk : std_logic;
	signal cst_7_rst : std_logic;
	signal cst_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_7_pValidArray_0 : std_logic;
	signal cst_7_readyArray_0 : std_logic;
	signal cst_7_nReadyArray_0 : std_logic;
	signal cst_7_validArray_0 : std_logic;
	signal cst_7_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_8_clk : std_logic;
	signal cst_8_rst : std_logic;
	signal cst_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_8_pValidArray_0 : std_logic;
	signal cst_8_readyArray_0 : std_logic;
	signal cst_8_nReadyArray_0 : std_logic;
	signal cst_8_validArray_0 : std_logic;
	signal cst_8_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_9_clk : std_logic;
	signal cst_9_rst : std_logic;
	signal cst_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_9_pValidArray_0 : std_logic;
	signal cst_9_readyArray_0 : std_logic;
	signal cst_9_nReadyArray_0 : std_logic;
	signal cst_9_validArray_0 : std_logic;
	signal cst_9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal forkC_0_clk : std_logic;
	signal forkC_0_rst : std_logic;
	signal forkC_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_0_pValidArray_0 : std_logic;
	signal forkC_0_readyArray_0 : std_logic;
	signal forkC_0_nReadyArray_0 : std_logic;
	signal forkC_0_validArray_0 : std_logic;
	signal forkC_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n0_clk : std_logic;
	signal phi_n0_rst : std_logic;
	signal phi_n0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_n0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n0_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_n0_pValidArray_0 : std_logic;
	signal phi_n0_pValidArray_1 : std_logic;
	signal phi_n0_pValidArray_2 : std_logic;
	signal phi_n0_readyArray_0 : std_logic;
	signal phi_n0_readyArray_1 : std_logic;
	signal phi_n0_readyArray_2 : std_logic;
	signal phi_n0_nReadyArray_0 : std_logic;
	signal phi_n0_validArray_0 : std_logic;
	signal phi_n0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n2_clk : std_logic;
	signal phi_n2_rst : std_logic;
	signal phi_n2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_n2_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n2_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_n2_pValidArray_0 : std_logic;
	signal phi_n2_pValidArray_1 : std_logic;
	signal phi_n2_pValidArray_2 : std_logic;
	signal phi_n2_readyArray_0 : std_logic;
	signal phi_n2_readyArray_1 : std_logic;
	signal phi_n2_readyArray_2 : std_logic;
	signal phi_n2_nReadyArray_0 : std_logic;
	signal phi_n2_validArray_0 : std_logic;
	signal phi_n2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phiC_5_clk : std_logic;
	signal phiC_5_rst : std_logic;
	signal phiC_5_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_5_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_5_dataInArray_2 : std_logic_vector(0 downto 0);
	signal phiC_5_pValidArray_0 : std_logic;
	signal phiC_5_pValidArray_1 : std_logic;
	signal phiC_5_pValidArray_2 : std_logic;
	signal phiC_5_readyArray_0 : std_logic;
	signal phiC_5_readyArray_1 : std_logic;
	signal phiC_5_readyArray_2 : std_logic;
	signal phiC_5_nReadyArray_0 : std_logic;
	signal phiC_5_validArray_0 : std_logic;
	signal phiC_5_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branch_3_clk : std_logic;
	signal branch_3_rst : std_logic;
	signal branch_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_3_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_3_pValidArray_0 : std_logic;
	signal branch_3_pValidArray_1 : std_logic;
	signal branch_3_readyArray_0 : std_logic;
	signal branch_3_readyArray_1 : std_logic;
	signal branch_3_nReadyArray_0 : std_logic;
	signal branch_3_validArray_0 : std_logic;
	signal branch_3_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_3_nReadyArray_1 : std_logic;
	signal branch_3_validArray_1 : std_logic;
	signal branch_3_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal phi_n20_clk : std_logic;
	signal phi_n20_rst : std_logic;
	signal phi_n20_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n20_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n20_pValidArray_0 : std_logic;
	signal phi_n20_pValidArray_1 : std_logic;
	signal phi_n20_readyArray_0 : std_logic;
	signal phi_n20_readyArray_1 : std_logic;
	signal phi_n20_nReadyArray_0 : std_logic;
	signal phi_n20_validArray_0 : std_logic;
	signal phi_n20_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal branch_7_clk : std_logic;
	signal branch_7_rst : std_logic;
	signal branch_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_7_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_7_pValidArray_0 : std_logic;
	signal branch_7_pValidArray_1 : std_logic;
	signal branch_7_readyArray_0 : std_logic;
	signal branch_7_readyArray_1 : std_logic;
	signal branch_7_nReadyArray_0 : std_logic;
	signal branch_7_validArray_0 : std_logic;
	signal branch_7_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_7_nReadyArray_1 : std_logic;
	signal branch_7_validArray_1 : std_logic;
	signal branch_7_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_11_clk : std_logic;
	signal branch_11_rst : std_logic;
	signal branch_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_11_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_11_pValidArray_0 : std_logic;
	signal branch_11_pValidArray_1 : std_logic;
	signal branch_11_readyArray_0 : std_logic;
	signal branch_11_readyArray_1 : std_logic;
	signal branch_11_nReadyArray_0 : std_logic;
	signal branch_11_validArray_0 : std_logic;
	signal branch_11_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_11_nReadyArray_1 : std_logic;
	signal branch_11_validArray_1 : std_logic;
	signal branch_11_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branchC_15_clk : std_logic;
	signal branchC_15_rst : std_logic;
	signal branchC_15_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_15_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branchC_15_pValidArray_0 : std_logic;
	signal branchC_15_pValidArray_1 : std_logic;
	signal branchC_15_readyArray_0 : std_logic;
	signal branchC_15_readyArray_1 : std_logic;
	signal branchC_15_nReadyArray_0 : std_logic;
	signal branchC_15_validArray_0 : std_logic;
	signal branchC_15_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_15_nReadyArray_1 : std_logic;
	signal branchC_15_validArray_1 : std_logic;
	signal branchC_15_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_17_clk : std_logic;
	signal fork_17_rst : std_logic;
	signal fork_17_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_17_pValidArray_0 : std_logic;
	signal fork_17_readyArray_0 : std_logic;
	signal fork_17_nReadyArray_0 : std_logic;
	signal fork_17_validArray_0 : std_logic;
	signal fork_17_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_17_nReadyArray_1 : std_logic;
	signal fork_17_validArray_1 : std_logic;
	signal fork_17_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_4_clk : std_logic;
	signal fork_4_rst : std_logic;
	signal fork_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_4_pValidArray_0 : std_logic;
	signal fork_4_readyArray_0 : std_logic;
	signal fork_4_nReadyArray_0 : std_logic;
	signal fork_4_validArray_0 : std_logic;
	signal fork_4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_4_nReadyArray_1 : std_logic;
	signal fork_4_validArray_1 : std_logic;
	signal fork_4_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_5_clk : std_logic;
	signal fork_5_rst : std_logic;
	signal fork_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_5_pValidArray_0 : std_logic;
	signal fork_5_readyArray_0 : std_logic;
	signal fork_5_nReadyArray_0 : std_logic;
	signal fork_5_validArray_0 : std_logic;
	signal fork_5_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_5_nReadyArray_1 : std_logic;
	signal fork_5_validArray_1 : std_logic;
	signal fork_5_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_5_nReadyArray_2 : std_logic;
	signal fork_5_validArray_2 : std_logic;
	signal fork_5_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal fork_6_clk : std_logic;
	signal fork_6_rst : std_logic;
	signal fork_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_6_pValidArray_0 : std_logic;
	signal fork_6_readyArray_0 : std_logic;
	signal fork_6_nReadyArray_0 : std_logic;
	signal fork_6_validArray_0 : std_logic;
	signal fork_6_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_6_nReadyArray_1 : std_logic;
	signal fork_6_validArray_1 : std_logic;
	signal fork_6_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_7_clk : std_logic;
	signal fork_7_rst : std_logic;
	signal fork_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_7_pValidArray_0 : std_logic;
	signal fork_7_readyArray_0 : std_logic;
	signal fork_7_nReadyArray_0 : std_logic;
	signal fork_7_validArray_0 : std_logic;
	signal fork_7_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_7_nReadyArray_1 : std_logic;
	signal fork_7_validArray_1 : std_logic;
	signal fork_7_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_7_nReadyArray_2 : std_logic;
	signal fork_7_validArray_2 : std_logic;
	signal fork_7_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal fork_7_nReadyArray_3 : std_logic;
	signal fork_7_validArray_3 : std_logic;
	signal fork_7_dataOutArray_3 : std_logic_vector(31 downto 0);
	signal fork_7_nReadyArray_4 : std_logic;
	signal fork_7_validArray_4 : std_logic;
	signal fork_7_dataOutArray_4 : std_logic_vector(31 downto 0);

	signal fork_10_clk : std_logic;
	signal fork_10_rst : std_logic;
	signal fork_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_10_pValidArray_0 : std_logic;
	signal fork_10_readyArray_0 : std_logic;
	signal fork_10_nReadyArray_0 : std_logic;
	signal fork_10_validArray_0 : std_logic;
	signal fork_10_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_10_nReadyArray_1 : std_logic;
	signal fork_10_validArray_1 : std_logic;
	signal fork_10_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_12_clk : std_logic;
	signal fork_12_rst : std_logic;
	signal fork_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_12_pValidArray_0 : std_logic;
	signal fork_12_readyArray_0 : std_logic;
	signal fork_12_nReadyArray_0 : std_logic;
	signal fork_12_validArray_0 : std_logic;
	signal fork_12_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_12_nReadyArray_1 : std_logic;
	signal fork_12_validArray_1 : std_logic;
	signal fork_12_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_12_nReadyArray_2 : std_logic;
	signal fork_12_validArray_2 : std_logic;
	signal fork_12_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal forkC_14_clk : std_logic;
	signal forkC_14_rst : std_logic;
	signal forkC_14_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_14_pValidArray_0 : std_logic;
	signal forkC_14_readyArray_0 : std_logic;
	signal forkC_14_nReadyArray_0 : std_logic;
	signal forkC_14_validArray_0 : std_logic;
	signal forkC_14_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_14_nReadyArray_1 : std_logic;
	signal forkC_14_validArray_1 : std_logic;
	signal forkC_14_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_14_nReadyArray_2 : std_logic;
	signal forkC_14_validArray_2 : std_logic;
	signal forkC_14_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_14_nReadyArray_3 : std_logic;
	signal forkC_14_validArray_3 : std_logic;
	signal forkC_14_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal forkC_14_nReadyArray_4 : std_logic;
	signal forkC_14_validArray_4 : std_logic;
	signal forkC_14_dataOutArray_4 : std_logic_vector(0 downto 0);
	signal forkC_14_nReadyArray_5 : std_logic;
	signal forkC_14_validArray_5 : std_logic;
	signal forkC_14_dataOutArray_5 : std_logic_vector(0 downto 0);
	signal forkC_14_nReadyArray_6 : std_logic;
	signal forkC_14_validArray_6 : std_logic;
	signal forkC_14_dataOutArray_6 : std_logic_vector(0 downto 0);

	signal fork_18_clk : std_logic;
	signal fork_18_rst : std_logic;
	signal fork_18_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_18_pValidArray_0 : std_logic;
	signal fork_18_readyArray_0 : std_logic;
	signal fork_18_nReadyArray_0 : std_logic;
	signal fork_18_validArray_0 : std_logic;
	signal fork_18_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_18_nReadyArray_1 : std_logic;
	signal fork_18_validArray_1 : std_logic;
	signal fork_18_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_18_nReadyArray_2 : std_logic;
	signal fork_18_validArray_2 : std_logic;
	signal fork_18_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal fork_18_nReadyArray_3 : std_logic;
	signal fork_18_validArray_3 : std_logic;
	signal fork_18_dataOutArray_3 : std_logic_vector(31 downto 0);

	signal Buffer_5_clk : std_logic;
	signal Buffer_5_rst : std_logic;
	signal Buffer_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_5_pValidArray_0 : std_logic;
	signal Buffer_5_readyArray_0 : std_logic;
	signal Buffer_5_nReadyArray_0 : std_logic;
	signal Buffer_5_validArray_0 : std_logic;
	signal Buffer_5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_6_clk : std_logic;
	signal Buffer_6_rst : std_logic;
	signal Buffer_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_6_pValidArray_0 : std_logic;
	signal Buffer_6_readyArray_0 : std_logic;
	signal Buffer_6_nReadyArray_0 : std_logic;
	signal Buffer_6_validArray_0 : std_logic;
	signal Buffer_6_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_7_clk : std_logic;
	signal Buffer_7_rst : std_logic;
	signal Buffer_7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_7_pValidArray_0 : std_logic;
	signal Buffer_7_readyArray_0 : std_logic;
	signal Buffer_7_nReadyArray_0 : std_logic;
	signal Buffer_7_validArray_0 : std_logic;
	signal Buffer_7_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_8_clk : std_logic;
	signal Buffer_8_rst : std_logic;
	signal Buffer_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_8_pValidArray_0 : std_logic;
	signal Buffer_8_readyArray_0 : std_logic;
	signal Buffer_8_nReadyArray_0 : std_logic;
	signal Buffer_8_validArray_0 : std_logic;
	signal Buffer_8_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_9_clk : std_logic;
	signal Buffer_9_rst : std_logic;
	signal Buffer_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_9_pValidArray_0 : std_logic;
	signal Buffer_9_readyArray_0 : std_logic;
	signal Buffer_9_nReadyArray_0 : std_logic;
	signal Buffer_9_validArray_0 : std_logic;
	signal Buffer_9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_10_clk : std_logic;
	signal Buffer_10_rst : std_logic;
	signal Buffer_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_10_pValidArray_0 : std_logic;
	signal Buffer_10_readyArray_0 : std_logic;
	signal Buffer_10_nReadyArray_0 : std_logic;
	signal Buffer_10_validArray_0 : std_logic;
	signal Buffer_10_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_11_clk : std_logic;
	signal Buffer_11_rst : std_logic;
	signal Buffer_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_11_pValidArray_0 : std_logic;
	signal Buffer_11_readyArray_0 : std_logic;
	signal Buffer_11_nReadyArray_0 : std_logic;
	signal Buffer_11_validArray_0 : std_logic;
	signal Buffer_11_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_12_clk : std_logic;
	signal Buffer_12_rst : std_logic;
	signal Buffer_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_12_pValidArray_0 : std_logic;
	signal Buffer_12_readyArray_0 : std_logic;
	signal Buffer_12_nReadyArray_0 : std_logic;
	signal Buffer_12_validArray_0 : std_logic;
	signal Buffer_12_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_5_clk : std_logic;
	signal cst_5_rst : std_logic;
	signal cst_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_5_pValidArray_0 : std_logic;
	signal cst_5_readyArray_0 : std_logic;
	signal cst_5_nReadyArray_0 : std_logic;
	signal cst_5_validArray_0 : std_logic;
	signal cst_5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_25_clk : std_logic;
	signal add_25_rst : std_logic;
	signal add_25_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_25_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_25_pValidArray_0 : std_logic;
	signal add_25_pValidArray_1 : std_logic;
	signal add_25_readyArray_0 : std_logic;
	signal add_25_readyArray_1 : std_logic;
	signal add_25_nReadyArray_0 : std_logic;
	signal add_25_validArray_0 : std_logic;
	signal add_25_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_6_clk : std_logic;
	signal cst_6_rst : std_logic;
	signal cst_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_6_pValidArray_0 : std_logic;
	signal cst_6_readyArray_0 : std_logic;
	signal cst_6_nReadyArray_0 : std_logic;
	signal cst_6_validArray_0 : std_logic;
	signal cst_6_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_26_clk : std_logic;
	signal icmp_26_rst : std_logic;
	signal icmp_26_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_26_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_26_pValidArray_0 : std_logic;
	signal icmp_26_pValidArray_1 : std_logic;
	signal icmp_26_readyArray_0 : std_logic;
	signal icmp_26_readyArray_1 : std_logic;
	signal icmp_26_nReadyArray_0 : std_logic;
	signal icmp_26_validArray_0 : std_logic;
	signal icmp_26_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branch_1_clk : std_logic;
	signal branch_1_rst : std_logic;
	signal branch_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_1_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_1_pValidArray_0 : std_logic;
	signal branch_1_pValidArray_1 : std_logic;
	signal branch_1_readyArray_0 : std_logic;
	signal branch_1_readyArray_1 : std_logic;
	signal branch_1_nReadyArray_0 : std_logic;
	signal branch_1_validArray_0 : std_logic;
	signal branch_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_1_nReadyArray_1 : std_logic;
	signal branch_1_validArray_1 : std_logic;
	signal branch_1_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_8_clk : std_logic;
	signal fork_8_rst : std_logic;
	signal fork_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_8_pValidArray_0 : std_logic;
	signal fork_8_readyArray_0 : std_logic;
	signal fork_8_nReadyArray_0 : std_logic;
	signal fork_8_validArray_0 : std_logic;
	signal fork_8_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_8_nReadyArray_1 : std_logic;
	signal fork_8_validArray_1 : std_logic;
	signal fork_8_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_8_nReadyArray_2 : std_logic;
	signal fork_8_validArray_2 : std_logic;
	signal fork_8_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal fork_8_nReadyArray_3 : std_logic;
	signal fork_8_validArray_3 : std_logic;
	signal fork_8_dataOutArray_3 : std_logic_vector(31 downto 0);

	signal phi_28_clk : std_logic;
	signal phi_28_rst : std_logic;
	signal phi_28_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_28_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_28_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_28_pValidArray_0 : std_logic;
	signal phi_28_pValidArray_1 : std_logic;
	signal phi_28_pValidArray_2 : std_logic;
	signal phi_28_readyArray_0 : std_logic;
	signal phi_28_readyArray_1 : std_logic;
	signal phi_28_readyArray_2 : std_logic;
	signal phi_28_nReadyArray_0 : std_logic;
	signal phi_28_validArray_0 : std_logic;
	signal phi_28_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_29_clk : std_logic;
	signal add_29_rst : std_logic;
	signal add_29_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_29_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_29_pValidArray_0 : std_logic;
	signal add_29_pValidArray_1 : std_logic;
	signal add_29_readyArray_0 : std_logic;
	signal add_29_readyArray_1 : std_logic;
	signal add_29_nReadyArray_0 : std_logic;
	signal add_29_validArray_0 : std_logic;
	signal add_29_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal ret_0_clk : std_logic;
	signal ret_0_rst : std_logic;
	signal ret_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal ret_0_pValidArray_0 : std_logic;
	signal ret_0_readyArray_0 : std_logic;
	signal ret_0_nReadyArray_0 : std_logic;
	signal ret_0_validArray_0 : std_logic;
	signal ret_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal LSQ_A_clk : std_logic;
	signal LSQ_A_rst : std_logic;
	signal LSQ_A_dataInArray_0 : std_logic_vector(0 downto 0);
	signal LSQ_A_dataInArray_1 : std_logic_vector(31 downto 0);
	signal LSQ_A_dataInArray_2 : std_logic_vector(31 downto 0);
	signal LSQ_A_dataInArray_3 : std_logic_vector(31 downto 0);
	signal LSQ_A_dataInArray_4 : std_logic_vector(31 downto 0);
	signal LSQ_A_pValidArray_0 : std_logic;
	signal LSQ_A_pValidArray_1 : std_logic;
	signal LSQ_A_pValidArray_2 : std_logic;
	signal LSQ_A_pValidArray_3 : std_logic;
	signal LSQ_A_pValidArray_4 : std_logic;
	signal LSQ_A_readyArray_0 : std_logic;
	signal LSQ_A_readyArray_1 : std_logic;
	signal LSQ_A_readyArray_2 : std_logic;
	signal LSQ_A_readyArray_3 : std_logic;
	signal LSQ_A_readyArray_4 : std_logic;
	signal LSQ_A_nReadyArray_0 : std_logic;
	signal LSQ_A_validArray_0 : std_logic;
	signal LSQ_A_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal LSQ_A_nReadyArray_1 : std_logic;
	signal LSQ_A_validArray_1 : std_logic;
	signal LSQ_A_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal LSQ_A_nReadyArray_2 : std_logic;
	signal LSQ_A_validArray_2 : std_logic;
	signal LSQ_A_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal LSQ_A_nReadyArray_3 : std_logic;
	signal LSQ_A_validArray_3 : std_logic;
	signal LSQ_A_dataOutArray_3 : std_logic_vector(31 downto 0);
	signal LSQ_A_nReadyArray_4 : std_logic;
	signal LSQ_A_validArray_4 : std_logic;
	signal LSQ_A_dataOutArray_4 : std_logic_vector(31 downto 0);
	signal LSQ_A_io_queueEmpty : std_logic;
	signal LSQ_A_we0_ce0 : std_logic;
	signal LSQ_A_address0 : std_logic_vector (31 downto 0);
	signal LSQ_A_ce0 : std_logic;
	signal LSQ_A_we0 : std_logic;
	signal LSQ_A_dout0 : std_logic_vector (31 downto 0);
	signal LSQ_A_din0 : std_logic_vector (31 downto 0);
	signal LSQ_A_address1 : std_logic_vector (31 downto 0);
	signal LSQ_A_ce1 : std_logic;
	signal LSQ_A_we1 : std_logic;
	signal LSQ_A_dout1 : std_logic_vector (31 downto 0);
	signal LSQ_A_din1 : std_logic_vector (31 downto 0);
	signal LSQ_A_load_ready : std_logic;
	signal LSQ_A_store_ready : std_logic;

	signal MC_A_clk : std_logic;
	signal MC_A_rst : std_logic;
	signal MC_A_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_A_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_A_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_A_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_A_dataInArray_4 : std_logic_vector(31 downto 0);
	signal MC_A_pValidArray_0 : std_logic;
	signal MC_A_pValidArray_1 : std_logic;
	signal MC_A_pValidArray_2 : std_logic;
	signal MC_A_pValidArray_3 : std_logic;
	signal MC_A_pValidArray_4 : std_logic;
	signal MC_A_readyArray_0 : std_logic;
	signal MC_A_readyArray_1 : std_logic;
	signal MC_A_readyArray_2 : std_logic;
	signal MC_A_readyArray_3 : std_logic;
	signal MC_A_readyArray_4 : std_logic;
	signal MC_A_nReadyArray_0 : std_logic;
	signal MC_A_validArray_0 : std_logic;
	signal MC_A_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_A_nReadyArray_1 : std_logic;
	signal MC_A_validArray_1 : std_logic;
	signal MC_A_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal MC_A_nReadyArray_2 : std_logic;
	signal MC_A_validArray_2 : std_logic;
	signal MC_A_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal MC_A_we0_ce0 : std_logic;

	signal MC_x_clk : std_logic;
	signal MC_x_rst : std_logic;
	signal MC_x_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_x_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_x_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_x_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_x_pValidArray_0 : std_logic;
	signal MC_x_pValidArray_1 : std_logic;
	signal MC_x_pValidArray_2 : std_logic;
	signal MC_x_pValidArray_3 : std_logic;
	signal MC_x_readyArray_0 : std_logic;
	signal MC_x_readyArray_1 : std_logic;
	signal MC_x_readyArray_2 : std_logic;
	signal MC_x_readyArray_3 : std_logic;
	signal MC_x_nReadyArray_0 : std_logic;
	signal MC_x_validArray_0 : std_logic;
	signal MC_x_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_x_nReadyArray_1 : std_logic;
	signal MC_x_validArray_1 : std_logic;
	signal MC_x_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_x_we0_ce0 : std_logic;

	signal sink_1_clk : std_logic;
	signal sink_1_rst : std_logic;
	signal sink_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_1_pValidArray_0 : std_logic;
	signal sink_1_readyArray_0 : std_logic;

	signal sink_2_clk : std_logic;
	signal sink_2_rst : std_logic;
	signal sink_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_2_pValidArray_0 : std_logic;
	signal sink_2_readyArray_0 : std_logic;

	signal sink_3_clk : std_logic;
	signal sink_3_rst : std_logic;
	signal sink_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_3_pValidArray_0 : std_logic;
	signal sink_3_readyArray_0 : std_logic;

	signal sink_4_clk : std_logic;
	signal sink_4_rst : std_logic;
	signal sink_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_4_pValidArray_0 : std_logic;
	signal sink_4_readyArray_0 : std_logic;

	signal sink_5_clk : std_logic;
	signal sink_5_rst : std_logic;
	signal sink_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_5_pValidArray_0 : std_logic;
	signal sink_5_readyArray_0 : std_logic;

	signal sink_6_clk : std_logic;
	signal sink_6_rst : std_logic;
	signal sink_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_6_pValidArray_0 : std_logic;
	signal sink_6_readyArray_0 : std_logic;

	signal sink_7_clk : std_logic;
	signal sink_7_rst : std_logic;
	signal sink_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_7_pValidArray_0 : std_logic;
	signal sink_7_readyArray_0 : std_logic;

	signal sink_8_clk : std_logic;
	signal sink_8_rst : std_logic;
	signal sink_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_8_pValidArray_0 : std_logic;
	signal sink_8_readyArray_0 : std_logic;

	signal sink_9_clk : std_logic;
	signal sink_9_rst : std_logic;
	signal sink_9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_9_pValidArray_0 : std_logic;
	signal sink_9_readyArray_0 : std_logic;

	signal sink_10_clk : std_logic;
	signal sink_10_rst : std_logic;
	signal sink_10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_10_pValidArray_0 : std_logic;
	signal sink_10_readyArray_0 : std_logic;

	signal sink_11_clk : std_logic;
	signal sink_11_rst : std_logic;
	signal sink_11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_11_pValidArray_0 : std_logic;
	signal sink_11_readyArray_0 : std_logic;

	signal end_0_clk : std_logic;
	signal end_0_rst : std_logic;
	signal end_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_2 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_3 : std_logic_vector(31 downto 0);
	signal end_0_pValidArray_0 : std_logic;
	signal end_0_pValidArray_1 : std_logic;
	signal end_0_pValidArray_2 : std_logic;
	signal end_0_pValidArray_3 : std_logic;
	signal end_0_readyArray_0 : std_logic;
	signal end_0_readyArray_1 : std_logic;
	signal end_0_readyArray_2 : std_logic;
	signal end_0_readyArray_3 : std_logic;
	signal end_0_nReadyArray_0 : std_logic;
	signal end_0_validArray_0 : std_logic;
	signal end_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal end_0_validArray_1 :  std_logic;
	signal end_0_dataOutArray_1 :  std_logic_vector (31 downto 0);
	signal end_0_nReadyArray_1 :  std_logic;

component LSQ_A
port(
	clock : in std_logic;
	reset : in std_logic;
	io_memIsReadyForLoads : in std_logic;
	io_memIsReadyForStores : in std_logic;
	io_storeDataOut : out std_logic_vector(31 downto 0);
	io_storeAddrOut : out std_logic_vector(31 downto 0);
	io_storeEnable : out std_logic;
	io_bbpValids_0 : in std_logic;
	io_bbReadyToPrevs_0 : out std_logic;
	io_rdPortsPrev_0_ready : out std_logic;
	io_rdPortsPrev_0_valid : in std_logic;
	io_rdPortsPrev_0_bits : in std_logic_vector(31 downto 0);
	io_wrAddrPorts_0_valid : in std_logic;
	io_wrAddrPorts_0_ready : out std_logic;
	io_wrAddrPorts_0_bits : in std_logic_vector(31 downto 0);
	io_wrDataPorts_0_valid : in std_logic;
	io_wrDataPorts_0_ready : out std_logic;
	io_wrDataPorts_0_bits : in std_logic_vector(31 downto 0);
	io_rdPortsNext_0_ready : in std_logic;
	io_rdPortsNext_0_valid : out std_logic;
	io_rdPortsNext_0_bits : out std_logic_vector(31 downto 0);
	io_Empty_Valid : out std_logic;
	io_loadDataIn : in std_logic_vector(31  downto 0);
	io_loadAddrOut : out std_logic_vector(31  downto 0);
	io_loadEnable : out std_logic
);
end component;

begin


	n_clk <= clk;
	n_rst <= rst;
	n_dataInArray_0 <= n_din;
	n_pValidArray_0 <= start_valid;
	fork_0_pValidArray_0 <= n_validArray_0;
	n_nReadyArray_0 <= fork_0_readyArray_0;
	fork_0_dataInArray_0 <= std_logic_vector (resize(unsigned(n_dataOutArray_0),fork_0_dataInArray_0'length));

	cst_0_clk <= clk;
	cst_0_rst <= rst;
	add_0_pValidArray_1 <= cst_0_validArray_0;
	cst_0_nReadyArray_0 <= add_0_readyArray_1;
	add_0_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_0_dataOutArray_0),add_0_dataInArray_1'length));

	add_0_clk <= clk;
	add_0_rst <= rst;
	branch_0_pValidArray_0 <= add_0_validArray_0;
	add_0_nReadyArray_0 <= branch_0_readyArray_0;
	branch_0_dataInArray_0 <= std_logic_vector (resize(unsigned(add_0_dataOutArray_0),branch_0_dataInArray_0'length));

	cst_1_clk <= clk;
	cst_1_rst <= rst;
	icmp_1_pValidArray_1 <= cst_1_validArray_0;
	cst_1_nReadyArray_0 <= icmp_1_readyArray_1;
	icmp_1_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_1_dataOutArray_0),icmp_1_dataInArray_1'length));

	icmp_1_clk <= clk;
	icmp_1_rst <= rst;
	fork_1_pValidArray_0 <= icmp_1_validArray_0;
	icmp_1_nReadyArray_0 <= fork_1_readyArray_0;
	fork_1_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_1_dataOutArray_0),fork_1_dataInArray_0'length));

	start_0_clk <= clk;
	start_0_rst <= rst;
	start_0_pValidArray_0 <= start_valid;
	start_ready <= start_0_readyArray_0;
	forkC_9_pValidArray_0 <= start_0_validArray_0;
	start_0_nReadyArray_0 <= forkC_9_readyArray_0;
	forkC_9_dataInArray_0 <= std_logic_vector (resize(unsigned(start_0_dataOutArray_0),forkC_9_dataInArray_0'length));

	branch_0_clk <= clk;
	branch_0_rst <= rst;
	phi_28_pValidArray_1 <= branch_0_validArray_0;
	branch_0_nReadyArray_0 <= phi_28_readyArray_1;
	phi_28_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_0),phi_28_dataInArray_1'length));
	phi_4_pValidArray_2 <= branch_0_validArray_1;
	branch_0_nReadyArray_1 <= phi_4_readyArray_2;
	phi_4_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_1),phi_4_dataInArray_2'length));

	cst_10_clk <= clk;
	cst_10_rst <= rst;
	fork_16_pValidArray_0 <= cst_10_validArray_0;
	cst_10_nReadyArray_0 <= fork_16_readyArray_0;
	fork_16_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_10_dataOutArray_0),fork_16_dataInArray_0'length));

	branch_8_clk <= clk;
	branch_8_rst <= rst;
	sink_5_pValidArray_0 <= branch_8_validArray_0;
	branch_8_nReadyArray_0 <= sink_5_readyArray_0;
	sink_5_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_8_dataOutArray_0),sink_5_dataInArray_0'length));
	phi_n1_pValidArray_2 <= branch_8_validArray_1;
	branch_8_nReadyArray_1 <= phi_n1_readyArray_2;
	phi_n1_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_8_dataOutArray_1),phi_n1_dataInArray_2'length));

	branchC_12_clk <= clk;
	branchC_12_rst <= rst;
	sink_8_pValidArray_0 <= branchC_12_validArray_0;
	branchC_12_nReadyArray_0 <= sink_8_readyArray_0;
	sink_8_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_12_dataOutArray_0),sink_8_dataInArray_0'length));
	phiC_4_pValidArray_2 <= branchC_12_validArray_1;
	branchC_12_nReadyArray_1 <= phiC_4_readyArray_2;
	phiC_4_dataInArray_2 <= std_logic_vector (resize(unsigned(branchC_12_dataOutArray_1),phiC_4_dataInArray_2'length));

	fork_0_clk <= clk;
	fork_0_rst <= rst;
	add_0_pValidArray_0 <= fork_0_validArray_0;
	fork_0_nReadyArray_0 <= add_0_readyArray_0;
	add_0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_0),add_0_dataInArray_0'length));
	icmp_1_pValidArray_0 <= fork_0_validArray_1;
	fork_0_nReadyArray_1 <= icmp_1_readyArray_0;
	icmp_1_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_1),icmp_1_dataInArray_0'length));
	branch_8_pValidArray_0 <= fork_0_validArray_2;
	fork_0_nReadyArray_2 <= branch_8_readyArray_0;
	branch_8_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_2),branch_8_dataInArray_0'length));
	add_29_pValidArray_1 <= fork_0_validArray_3;
	fork_0_nReadyArray_3 <= add_29_readyArray_1;
	add_29_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_3),add_29_dataInArray_1'length));

	fork_1_clk <= clk;
	fork_1_rst <= rst;
	branch_0_pValidArray_1 <= fork_1_validArray_0;
	fork_1_nReadyArray_0 <= branch_0_readyArray_1;
	branch_0_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_1_dataOutArray_0),branch_0_dataInArray_1'length));
	branch_8_pValidArray_1 <= fork_1_validArray_1;
	fork_1_nReadyArray_1 <= branch_8_readyArray_1;
	branch_8_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_1_dataOutArray_1),branch_8_dataInArray_1'length));
	branchC_12_pValidArray_1 <= fork_1_validArray_2;
	fork_1_nReadyArray_2 <= branchC_12_readyArray_1;
	branchC_12_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_1_dataOutArray_2),branchC_12_dataInArray_1'length));
	phi_28_pValidArray_0 <= fork_1_validArray_3;
	fork_1_nReadyArray_3 <= phi_28_readyArray_0;
	phi_28_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_1_dataOutArray_3),phi_28_dataInArray_0'length));

	forkC_9_clk <= clk;
	forkC_9_rst <= rst;
	cst_0_pValidArray_0 <= forkC_9_validArray_0;
	forkC_9_nReadyArray_0 <= cst_0_readyArray_0;
	cst_0_dataInArray_0 <= "11111111111111111111111111111111";
	cst_1_pValidArray_0 <= forkC_9_validArray_1;
	forkC_9_nReadyArray_1 <= cst_1_readyArray_0;
	cst_1_dataInArray_0 <= "00000000000000000000000000000000";
	branchC_12_pValidArray_0 <= forkC_9_validArray_2;
	forkC_9_nReadyArray_2 <= branchC_12_readyArray_0;
	branchC_12_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_9_dataOutArray_2),branchC_12_dataInArray_0'length));
	cst_10_pValidArray_0 <= forkC_9_validArray_3;
	forkC_9_nReadyArray_3 <= cst_10_readyArray_0;
	cst_10_dataInArray_0 <= "00000000000000000000000000000001";

	fork_16_clk <= clk;
	fork_16_rst <= rst;
	phi_n19_pValidArray_0 <= fork_16_validArray_0;
	fork_16_nReadyArray_0 <= phi_n19_readyArray_0;
	phi_n19_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_16_dataOutArray_0),phi_n19_dataInArray_0'length));
	phi_n20_pValidArray_0 <= fork_16_validArray_1;
	fork_16_nReadyArray_1 <= phi_n20_readyArray_0;
	phi_n20_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_16_dataOutArray_1),phi_n20_dataInArray_0'length));

	phi_4_clk <= clk;
	phi_4_rst <= rst;
	Buffer_1_pValidArray_0 <= phi_4_validArray_0;
	phi_4_nReadyArray_0 <= Buffer_1_readyArray_0;
	Buffer_1_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_4_dataOutArray_0),Buffer_1_dataInArray_0'length));

	cst_2_clk <= clk;
	cst_2_rst <= rst;
	icmp_5_pValidArray_1 <= cst_2_validArray_0;
	cst_2_nReadyArray_0 <= icmp_5_readyArray_1;
	icmp_5_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_2_dataOutArray_0),icmp_5_dataInArray_1'length));

	icmp_5_clk <= clk;
	icmp_5_rst <= rst;
	fork_3_pValidArray_0 <= icmp_5_validArray_0;
	icmp_5_nReadyArray_0 <= fork_3_readyArray_0;
	fork_3_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_5_dataOutArray_0),fork_3_dataInArray_0'length));

	phi_n1_clk <= clk;
	phi_n1_rst <= rst;
	Buffer_2_pValidArray_0 <= phi_n1_validArray_0;
	phi_n1_nReadyArray_0 <= Buffer_2_readyArray_0;
	Buffer_2_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n1_dataOutArray_0),Buffer_2_dataInArray_0'length));

	phiC_4_clk <= clk;
	phiC_4_rst <= rst;
	Buffer_3_pValidArray_0 <= phiC_4_validArray_0;
	phiC_4_nReadyArray_0 <= Buffer_3_readyArray_0;
	Buffer_3_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_4_dataOutArray_0),Buffer_3_dataInArray_0'length));

	phi_n19_clk <= clk;
	phi_n19_rst <= rst;
	fork_15_pValidArray_0 <= phi_n19_validArray_0;
	phi_n19_nReadyArray_0 <= fork_15_readyArray_0;
	fork_15_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n19_dataOutArray_0),fork_15_dataInArray_0'length));

	branch_2_clk <= clk;
	branch_2_rst <= rst;
	sink_1_pValidArray_0 <= branch_2_validArray_0;
	branch_2_nReadyArray_0 <= sink_1_readyArray_0;
	sink_1_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_0),sink_1_dataInArray_0'length));
	fork_17_pValidArray_0 <= branch_2_validArray_1;
	branch_2_nReadyArray_1 <= fork_17_readyArray_0;
	fork_17_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_1),fork_17_dataInArray_0'length));

	branch_6_clk <= clk;
	branch_6_rst <= rst;
	sink_3_pValidArray_0 <= branch_6_validArray_0;
	branch_6_nReadyArray_0 <= sink_3_readyArray_0;
	sink_3_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_6_dataOutArray_0),sink_3_dataInArray_0'length));
	phi_n0_pValidArray_2 <= branch_6_validArray_1;
	branch_6_nReadyArray_1 <= phi_n0_readyArray_2;
	phi_n0_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_6_dataOutArray_1),phi_n0_dataInArray_2'length));

	branch_9_clk <= clk;
	branch_9_rst <= rst;
	sink_6_pValidArray_0 <= branch_9_validArray_0;
	branch_9_nReadyArray_0 <= sink_6_readyArray_0;
	sink_6_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_9_dataOutArray_0),sink_6_dataInArray_0'length));
	phi_n1_pValidArray_1 <= branch_9_validArray_1;
	branch_9_nReadyArray_1 <= phi_n1_readyArray_1;
	phi_n1_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_9_dataOutArray_1),phi_n1_dataInArray_1'length));

	branchC_13_clk <= clk;
	branchC_13_rst <= rst;
	sink_9_pValidArray_0 <= branchC_13_validArray_0;
	branchC_13_nReadyArray_0 <= sink_9_readyArray_0;
	sink_9_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_13_dataOutArray_0),sink_9_dataInArray_0'length));
	phiC_4_pValidArray_1 <= branchC_13_validArray_1;
	branchC_13_nReadyArray_1 <= phiC_4_readyArray_1;
	phiC_4_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_13_dataOutArray_1),phiC_4_dataInArray_1'length));

	branchC_14_clk <= clk;
	branchC_14_rst <= rst;
	sink_10_pValidArray_0 <= branchC_14_validArray_0;
	branchC_14_nReadyArray_0 <= sink_10_readyArray_0;
	sink_10_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_14_dataOutArray_0),sink_10_dataInArray_0'length));
	Buffer_4_pValidArray_0 <= branchC_14_validArray_1;
	branchC_14_nReadyArray_1 <= Buffer_4_readyArray_0;
	Buffer_4_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_14_dataOutArray_1),Buffer_4_dataInArray_0'length));

	fork_2_clk <= clk;
	fork_2_rst <= rst;
	icmp_5_pValidArray_0 <= fork_2_validArray_0;
	fork_2_nReadyArray_0 <= icmp_5_readyArray_0;
	icmp_5_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_0),icmp_5_dataInArray_0'length));
	add_25_pValidArray_0 <= fork_2_validArray_1;
	fork_2_nReadyArray_1 <= add_25_readyArray_0;
	add_25_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_1),add_25_dataInArray_0'length));
	icmp_26_pValidArray_0 <= fork_2_validArray_2;
	fork_2_nReadyArray_2 <= icmp_26_readyArray_0;
	icmp_26_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_2),icmp_26_dataInArray_0'length));
	branch_2_pValidArray_0 <= fork_2_validArray_3;
	fork_2_nReadyArray_3 <= branch_2_readyArray_0;
	branch_2_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_3),branch_2_dataInArray_0'length));

	fork_3_clk <= clk;
	fork_3_rst <= rst;
	branch_2_pValidArray_1 <= fork_3_validArray_0;
	fork_3_nReadyArray_0 <= branch_2_readyArray_1;
	branch_2_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_3_dataOutArray_0),branch_2_dataInArray_1'length));
	branch_6_pValidArray_1 <= fork_3_validArray_1;
	fork_3_nReadyArray_1 <= branch_6_readyArray_1;
	branch_6_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_3_dataOutArray_1),branch_6_dataInArray_1'length));
	branchC_14_pValidArray_1 <= fork_3_validArray_2;
	fork_3_nReadyArray_2 <= branchC_14_readyArray_1;
	branchC_14_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_3_dataOutArray_2),branchC_14_dataInArray_1'length));

	fork_11_clk <= clk;
	fork_11_rst <= rst;
	branch_6_pValidArray_0 <= fork_11_validArray_0;
	fork_11_nReadyArray_0 <= branch_6_readyArray_0;
	branch_6_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_11_dataOutArray_0),branch_6_dataInArray_0'length));
	branch_9_pValidArray_0 <= fork_11_validArray_1;
	fork_11_nReadyArray_1 <= branch_9_readyArray_0;
	branch_9_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_11_dataOutArray_1),branch_9_dataInArray_0'length));

	forkC_13_clk <= clk;
	forkC_13_rst <= rst;
	cst_2_pValidArray_0 <= forkC_13_validArray_0;
	forkC_13_nReadyArray_0 <= cst_2_readyArray_0;
	cst_2_dataInArray_0 <= "00000000000000000000000000000000";
	branchC_13_pValidArray_0 <= forkC_13_validArray_1;
	forkC_13_nReadyArray_1 <= branchC_13_readyArray_0;
	branchC_13_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_13_dataOutArray_1),branchC_13_dataInArray_0'length));
	branchC_14_pValidArray_0 <= forkC_13_validArray_2;
	forkC_13_nReadyArray_2 <= branchC_14_readyArray_0;
	branchC_14_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_13_dataOutArray_2),branchC_14_dataInArray_0'length));
	cst_5_pValidArray_0 <= forkC_13_validArray_3;
	forkC_13_nReadyArray_3 <= cst_5_readyArray_0;
	cst_5_dataInArray_0 <= "11111111111111111111111111111111";
	cst_6_pValidArray_0 <= forkC_13_validArray_4;
	forkC_13_nReadyArray_4 <= cst_6_readyArray_0;
	cst_6_dataInArray_0 <= "00000000000000000000000000000000";

	fork_15_clk <= clk;
	fork_15_rst <= rst;
	phi_4_pValidArray_0 <= fork_15_validArray_0;
	fork_15_nReadyArray_0 <= phi_4_readyArray_0;
	phi_4_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_15_dataOutArray_0),phi_4_dataInArray_0'length));
	phi_n1_pValidArray_0 <= fork_15_validArray_1;
	fork_15_nReadyArray_1 <= phi_n1_readyArray_0;
	phi_n1_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_15_dataOutArray_1),phi_n1_dataInArray_0'length));
	phiC_4_pValidArray_0 <= fork_15_validArray_2;
	fork_15_nReadyArray_2 <= phiC_4_readyArray_0;
	phiC_4_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_15_dataOutArray_2),phiC_4_dataInArray_0'length));

	Buffer_1_clk <= clk;
	Buffer_1_rst <= rst;
	fork_2_pValidArray_0 <= Buffer_1_validArray_0;
	Buffer_1_nReadyArray_0 <= fork_2_readyArray_0;
	fork_2_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_1_dataOutArray_0),fork_2_dataInArray_0'length));

	Buffer_2_clk <= clk;
	Buffer_2_rst <= rst;
	fork_11_pValidArray_0 <= Buffer_2_validArray_0;
	Buffer_2_nReadyArray_0 <= fork_11_readyArray_0;
	fork_11_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_2_dataOutArray_0),fork_11_dataInArray_0'length));

	Buffer_3_clk <= clk;
	Buffer_3_rst <= rst;
	forkC_13_pValidArray_0 <= Buffer_3_validArray_0;
	Buffer_3_nReadyArray_0 <= forkC_13_readyArray_0;
	forkC_13_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_3_dataOutArray_0),forkC_13_dataInArray_0'length));

	Buffer_4_clk <= clk;
	Buffer_4_rst <= rst;
	phiC_5_pValidArray_2 <= Buffer_4_validArray_0;
	Buffer_4_nReadyArray_0 <= phiC_5_readyArray_2;
	phiC_5_dataInArray_2 <= std_logic_vector (resize(unsigned(Buffer_4_dataOutArray_0),phiC_5_dataInArray_2'length));

	phi_8_clk <= clk;
	phi_8_rst <= rst;
	fork_4_pValidArray_0 <= phi_8_validArray_0;
	phi_8_nReadyArray_0 <= fork_4_readyArray_0;
	fork_4_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_8_dataOutArray_0),fork_4_dataInArray_0'length));

	cst_3_clk <= clk;
	cst_3_rst <= rst;
	add_9_pValidArray_1 <= cst_3_validArray_0;
	cst_3_nReadyArray_0 <= add_9_readyArray_1;
	add_9_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_3_dataOutArray_0),add_9_dataInArray_1'length));

	add_9_clk <= clk;
	add_9_rst <= rst;
	Buffer_5_pValidArray_0 <= add_9_validArray_0;
	add_9_nReadyArray_0 <= Buffer_5_readyArray_0;
	Buffer_5_dataInArray_0 <= std_logic_vector (resize(unsigned(add_9_dataOutArray_0),Buffer_5_dataInArray_0'length));

	sext_10_clk <= clk;
	sext_10_rst <= rst;
	getelementptr_12_pValidArray_0 <= sext_10_validArray_0;
	sext_10_nReadyArray_0 <= getelementptr_12_readyArray_0;
	getelementptr_12_dataInArray_0 <= std_logic_vector (resize(unsigned(sext_10_dataOutArray_0),getelementptr_12_dataInArray_0'length));

	sext_11_clk <= clk;
	sext_11_rst <= rst;
	getelementptr_12_pValidArray_1 <= sext_11_validArray_0;
	sext_11_nReadyArray_0 <= getelementptr_12_readyArray_1;
	getelementptr_12_dataInArray_1 <= std_logic_vector (resize(unsigned(sext_11_dataOutArray_0),getelementptr_12_dataInArray_1'length));

	getelementptr_12_clk <= clk;
	getelementptr_12_rst <= rst;
	load_13_pValidArray_1 <= getelementptr_12_validArray_0;
	getelementptr_12_nReadyArray_0 <= load_13_readyArray_1;
	load_13_dataInArray_1 <= std_logic_vector (resize(unsigned(getelementptr_12_dataOutArray_0),load_13_dataInArray_1'length));

	load_13_clk <= clk;
	load_13_rst <= rst;
	mul_17_pValidArray_0 <= load_13_validArray_0;
	load_13_nReadyArray_0 <= mul_17_readyArray_0;
	mul_17_dataInArray_0 <= std_logic_vector (resize(unsigned(load_13_dataOutArray_0),mul_17_dataInArray_0'length));
	MC_A_pValidArray_1 <= load_13_validArray_1;
	load_13_nReadyArray_1 <= MC_A_readyArray_1;
	MC_A_dataInArray_1 <= std_logic_vector (resize(unsigned(load_13_dataOutArray_1),MC_A_dataInArray_1'length));

	load_16_clk <= clk;
	load_16_rst <= rst;
	mul_17_pValidArray_1 <= load_16_validArray_0;
	load_16_nReadyArray_0 <= mul_17_readyArray_1;
	mul_17_dataInArray_1 <= std_logic_vector (resize(unsigned(load_16_dataOutArray_0),mul_17_dataInArray_1'length));
	MC_x_pValidArray_0 <= load_16_validArray_1;
	load_16_nReadyArray_1 <= MC_x_readyArray_0;
	MC_x_dataInArray_0 <= std_logic_vector (resize(unsigned(load_16_dataOutArray_1),MC_x_dataInArray_0'length));

	mul_17_clk <= clk;
	mul_17_rst <= rst;
	sub_22_pValidArray_1 <= mul_17_validArray_0;
	mul_17_nReadyArray_0 <= sub_22_readyArray_1;
	sub_22_dataInArray_1 <= std_logic_vector (resize(unsigned(mul_17_dataOutArray_0),sub_22_dataInArray_1'length));

	sext_18_clk <= clk;
	sext_18_rst <= rst;
	getelementptr_20_pValidArray_0 <= sext_18_validArray_0;
	sext_18_nReadyArray_0 <= getelementptr_20_readyArray_0;
	getelementptr_20_dataInArray_0 <= std_logic_vector (resize(unsigned(sext_18_dataOutArray_0),getelementptr_20_dataInArray_0'length));

	sext_19_clk <= clk;
	sext_19_rst <= rst;
	getelementptr_20_pValidArray_1 <= sext_19_validArray_0;
	sext_19_nReadyArray_0 <= getelementptr_20_readyArray_1;
	getelementptr_20_dataInArray_1 <= std_logic_vector (resize(unsigned(sext_19_dataOutArray_0),getelementptr_20_dataInArray_1'length));

	getelementptr_20_clk <= clk;
	getelementptr_20_rst <= rst;
	Buffer_6_pValidArray_0 <= getelementptr_20_validArray_0;
	getelementptr_20_nReadyArray_0 <= Buffer_6_readyArray_0;
	Buffer_6_dataInArray_0 <= std_logic_vector (resize(unsigned(getelementptr_20_dataOutArray_0),Buffer_6_dataInArray_0'length));

	load_21_clk <= clk;
	load_21_rst <= rst;
	sub_22_pValidArray_0 <= load_21_validArray_0;
	load_21_nReadyArray_0 <= sub_22_readyArray_0;
	sub_22_dataInArray_0 <= std_logic_vector (resize(unsigned(load_21_dataOutArray_0),sub_22_dataInArray_0'length));
	LSQ_A_pValidArray_1 <= load_21_validArray_1;
	load_21_nReadyArray_1 <= LSQ_A_readyArray_1;
	LSQ_A_dataInArray_1 <= std_logic_vector (resize(unsigned(load_21_dataOutArray_1),LSQ_A_dataInArray_1'length));

	sub_22_clk <= clk;
	sub_22_rst <= rst;
	store_0_pValidArray_0 <= sub_22_validArray_0;
	sub_22_nReadyArray_0 <= store_0_readyArray_0;
	store_0_dataInArray_0 <= std_logic_vector (resize(unsigned(sub_22_dataOutArray_0),store_0_dataInArray_0'length));

	store_0_clk <= clk;
	store_0_rst <= rst;
	LSQ_A_pValidArray_3 <= store_0_validArray_0;
	store_0_nReadyArray_0 <= LSQ_A_readyArray_3;
	LSQ_A_dataInArray_3 <= std_logic_vector (resize(unsigned(store_0_dataOutArray_0),LSQ_A_dataInArray_3'length));
	LSQ_A_pValidArray_2 <= store_0_validArray_1;
	store_0_nReadyArray_1 <= LSQ_A_readyArray_2;
	LSQ_A_dataInArray_2 <= std_logic_vector (resize(unsigned(store_0_dataOutArray_1),LSQ_A_dataInArray_2'length));

	cst_4_clk <= clk;
	cst_4_rst <= rst;
	icmp_23_pValidArray_1 <= cst_4_validArray_0;
	cst_4_nReadyArray_0 <= icmp_23_readyArray_1;
	icmp_23_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_4_dataOutArray_0),icmp_23_dataInArray_1'length));

	icmp_23_clk <= clk;
	icmp_23_rst <= rst;
	Buffer_7_pValidArray_0 <= icmp_23_validArray_0;
	icmp_23_nReadyArray_0 <= Buffer_7_readyArray_0;
	Buffer_7_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_23_dataOutArray_0),Buffer_7_dataInArray_0'length));

	cst_7_clk <= clk;
	cst_7_rst <= rst;
	Buffer_8_pValidArray_0 <= cst_7_validArray_0;
	cst_7_nReadyArray_0 <= Buffer_8_readyArray_0;
	Buffer_8_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_7_dataOutArray_0),Buffer_8_dataInArray_0'length));

	cst_8_clk <= clk;
	cst_8_rst <= rst;
	Buffer_9_pValidArray_0 <= cst_8_validArray_0;
	cst_8_nReadyArray_0 <= Buffer_9_readyArray_0;
	Buffer_9_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_8_dataOutArray_0),Buffer_9_dataInArray_0'length));

	cst_9_clk <= clk;
	cst_9_rst <= rst;
	MC_A_pValidArray_0 <= cst_9_validArray_0;
	cst_9_nReadyArray_0 <= MC_A_readyArray_0;
	MC_A_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_9_dataOutArray_0),MC_A_dataInArray_0'length));

	forkC_0_clk <= clk;
	forkC_0_rst <= rst;
	LSQ_A_pValidArray_0 <= forkC_0_validArray_0;
	forkC_0_nReadyArray_0 <= LSQ_A_readyArray_0;
	LSQ_A_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_0_dataOutArray_0),LSQ_A_dataInArray_0'length));

	phi_n0_clk <= clk;
	phi_n0_rst <= rst;
	Buffer_10_pValidArray_0 <= phi_n0_validArray_0;
	phi_n0_nReadyArray_0 <= Buffer_10_readyArray_0;
	Buffer_10_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n0_dataOutArray_0),Buffer_10_dataInArray_0'length));

	phi_n2_clk <= clk;
	phi_n2_rst <= rst;
	Buffer_11_pValidArray_0 <= phi_n2_validArray_0;
	phi_n2_nReadyArray_0 <= Buffer_11_readyArray_0;
	Buffer_11_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n2_dataOutArray_0),Buffer_11_dataInArray_0'length));

	phiC_5_clk <= clk;
	phiC_5_rst <= rst;
	forkC_14_pValidArray_0 <= phiC_5_validArray_0;
	phiC_5_nReadyArray_0 <= forkC_14_readyArray_0;
	forkC_14_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_5_dataOutArray_0),forkC_14_dataInArray_0'length));

	branch_3_clk <= clk;
	branch_3_rst <= rst;
	sink_2_pValidArray_0 <= branch_3_validArray_0;
	branch_3_nReadyArray_0 <= sink_2_readyArray_0;
	sink_2_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_0),sink_2_dataInArray_0'length));
	phi_8_pValidArray_1 <= branch_3_validArray_1;
	branch_3_nReadyArray_1 <= phi_8_readyArray_1;
	phi_8_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_1),phi_8_dataInArray_1'length));

	phi_n20_clk <= clk;
	phi_n20_rst <= rst;
	fork_18_pValidArray_0 <= phi_n20_validArray_0;
	phi_n20_nReadyArray_0 <= fork_18_readyArray_0;
	fork_18_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n20_dataOutArray_0),fork_18_dataInArray_0'length));

	branch_7_clk <= clk;
	branch_7_rst <= rst;
	sink_4_pValidArray_0 <= branch_7_validArray_0;
	branch_7_nReadyArray_0 <= sink_4_readyArray_0;
	sink_4_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_7_dataOutArray_0),sink_4_dataInArray_0'length));
	phi_n0_pValidArray_1 <= branch_7_validArray_1;
	branch_7_nReadyArray_1 <= phi_n0_readyArray_1;
	phi_n0_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_7_dataOutArray_1),phi_n0_dataInArray_1'length));

	branch_11_clk <= clk;
	branch_11_rst <= rst;
	sink_7_pValidArray_0 <= branch_11_validArray_0;
	branch_11_nReadyArray_0 <= sink_7_readyArray_0;
	sink_7_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_11_dataOutArray_0),sink_7_dataInArray_0'length));
	phi_n2_pValidArray_1 <= branch_11_validArray_1;
	branch_11_nReadyArray_1 <= phi_n2_readyArray_1;
	phi_n2_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_11_dataOutArray_1),phi_n2_dataInArray_1'length));

	branchC_15_clk <= clk;
	branchC_15_rst <= rst;
	sink_11_pValidArray_0 <= branchC_15_validArray_0;
	branchC_15_nReadyArray_0 <= sink_11_readyArray_0;
	sink_11_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_15_dataOutArray_0),sink_11_dataInArray_0'length));
	phiC_5_pValidArray_1 <= branchC_15_validArray_1;
	branchC_15_nReadyArray_1 <= phiC_5_readyArray_1;
	phiC_5_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_15_dataOutArray_1),phiC_5_dataInArray_1'length));

	fork_17_clk <= clk;
	fork_17_rst <= rst;
	phi_8_pValidArray_2 <= fork_17_validArray_0;
	fork_17_nReadyArray_0 <= phi_8_readyArray_2;
	phi_8_dataInArray_2 <= std_logic_vector (resize(unsigned(fork_17_dataOutArray_0),phi_8_dataInArray_2'length));
	phi_n2_pValidArray_2 <= fork_17_validArray_1;
	fork_17_nReadyArray_1 <= phi_n2_readyArray_2;
	phi_n2_dataInArray_2 <= std_logic_vector (resize(unsigned(fork_17_dataOutArray_1),phi_n2_dataInArray_2'length));

	fork_4_clk <= clk;
	fork_4_rst <= rst;
	add_9_pValidArray_0 <= fork_4_validArray_0;
	fork_4_nReadyArray_0 <= add_9_readyArray_0;
	add_9_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_0),add_9_dataInArray_0'length));
	icmp_23_pValidArray_0 <= fork_4_validArray_1;
	fork_4_nReadyArray_1 <= icmp_23_readyArray_0;
	icmp_23_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_1),icmp_23_dataInArray_0'length));

	fork_5_clk <= clk;
	fork_5_rst <= rst;
	sext_10_pValidArray_0 <= fork_5_validArray_0;
	fork_5_nReadyArray_0 <= sext_10_readyArray_0;
	sext_10_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_0),sext_10_dataInArray_0'length));
	sext_18_pValidArray_0 <= fork_5_validArray_1;
	fork_5_nReadyArray_1 <= sext_18_readyArray_0;
	sext_18_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_1),sext_18_dataInArray_0'length));
	branch_3_pValidArray_0 <= fork_5_validArray_2;
	fork_5_nReadyArray_2 <= branch_3_readyArray_0;
	branch_3_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_2),branch_3_dataInArray_0'length));

	fork_6_clk <= clk;
	fork_6_rst <= rst;
	load_21_pValidArray_1 <= fork_6_validArray_0;
	fork_6_nReadyArray_0 <= load_21_readyArray_1;
	load_21_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_0),load_21_dataInArray_1'length));
	store_0_pValidArray_1 <= fork_6_validArray_1;
	fork_6_nReadyArray_1 <= store_0_readyArray_1;
	store_0_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_1),store_0_dataInArray_1'length));

	fork_7_clk <= clk;
	fork_7_rst <= rst;
	branch_3_pValidArray_1 <= fork_7_validArray_0;
	fork_7_nReadyArray_0 <= branch_3_readyArray_1;
	branch_3_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_7_dataOutArray_0),branch_3_dataInArray_1'length));
	phi_n20_pValidArray_1 <= fork_7_validArray_1;
	fork_7_nReadyArray_1 <= phi_n20_readyArray_1;
	phi_n20_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_7_dataOutArray_1),phi_n20_dataInArray_1'length));
	branch_7_pValidArray_1 <= fork_7_validArray_2;
	fork_7_nReadyArray_2 <= branch_7_readyArray_1;
	branch_7_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_7_dataOutArray_2),branch_7_dataInArray_1'length));
	branch_11_pValidArray_1 <= fork_7_validArray_3;
	fork_7_nReadyArray_3 <= branch_11_readyArray_1;
	branch_11_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_7_dataOutArray_3),branch_11_dataInArray_1'length));
	branchC_15_pValidArray_1 <= fork_7_validArray_4;
	fork_7_nReadyArray_4 <= branchC_15_readyArray_1;
	branchC_15_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_7_dataOutArray_4),branchC_15_dataInArray_1'length));

	fork_10_clk <= clk;
	fork_10_rst <= rst;
	sext_19_pValidArray_0 <= fork_10_validArray_0;
	fork_10_nReadyArray_0 <= sext_19_readyArray_0;
	sext_19_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_10_dataOutArray_0),sext_19_dataInArray_0'length));
	branch_7_pValidArray_0 <= fork_10_validArray_1;
	fork_10_nReadyArray_1 <= branch_7_readyArray_0;
	branch_7_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_10_dataOutArray_1),branch_7_dataInArray_0'length));

	fork_12_clk <= clk;
	fork_12_rst <= rst;
	sext_11_pValidArray_0 <= fork_12_validArray_0;
	fork_12_nReadyArray_0 <= sext_11_readyArray_0;
	sext_11_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_12_dataOutArray_0),sext_11_dataInArray_0'length));
	branch_11_pValidArray_0 <= fork_12_validArray_1;
	fork_12_nReadyArray_1 <= branch_11_readyArray_0;
	branch_11_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_12_dataOutArray_1),branch_11_dataInArray_0'length));
	load_16_pValidArray_1 <= fork_12_validArray_2;
	fork_12_nReadyArray_2 <= load_16_readyArray_1;
	load_16_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_12_dataOutArray_2),load_16_dataInArray_1'length));

	forkC_14_clk <= clk;
	forkC_14_rst <= rst;
	cst_3_pValidArray_0 <= forkC_14_validArray_0;
	forkC_14_nReadyArray_0 <= cst_3_readyArray_0;
	cst_3_dataInArray_0 <= "11111111111111111111111111111111";
	Buffer_12_pValidArray_0 <= forkC_14_validArray_1;
	forkC_14_nReadyArray_1 <= Buffer_12_readyArray_0;
	Buffer_12_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_14_dataOutArray_1),Buffer_12_dataInArray_0'length));
	cst_4_pValidArray_0 <= forkC_14_validArray_2;
	forkC_14_nReadyArray_2 <= cst_4_readyArray_0;
	cst_4_dataInArray_0 <= "00000000000000000000000000000001";
	cst_7_pValidArray_0 <= forkC_14_validArray_3;
	forkC_14_nReadyArray_3 <= cst_7_readyArray_0;
	cst_7_dataInArray_0 <= "00000000000000000000000001100100";
	cst_8_pValidArray_0 <= forkC_14_validArray_4;
	forkC_14_nReadyArray_4 <= cst_8_readyArray_0;
	cst_8_dataInArray_0 <= "00000000000000000000000001100100";
	cst_9_pValidArray_0 <= forkC_14_validArray_5;
	forkC_14_nReadyArray_5 <= cst_9_readyArray_0;
	cst_9_dataInArray_0 <= "00000000000000000000000000000001";
	forkC_0_pValidArray_0 <= forkC_14_validArray_6;
	forkC_14_nReadyArray_6 <= forkC_0_readyArray_0;
	forkC_0_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_14_dataOutArray_6),forkC_0_dataInArray_0'length));

	fork_18_clk <= clk;
	fork_18_rst <= rst;
	phi_8_pValidArray_0 <= fork_18_validArray_0;
	fork_18_nReadyArray_0 <= phi_8_readyArray_0;
	phi_8_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_0),phi_8_dataInArray_0'length));
	phi_n0_pValidArray_0 <= fork_18_validArray_1;
	fork_18_nReadyArray_1 <= phi_n0_readyArray_0;
	phi_n0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_1),phi_n0_dataInArray_0'length));
	phi_n2_pValidArray_0 <= fork_18_validArray_2;
	fork_18_nReadyArray_2 <= phi_n2_readyArray_0;
	phi_n2_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_2),phi_n2_dataInArray_0'length));
	phiC_5_pValidArray_0 <= fork_18_validArray_3;
	fork_18_nReadyArray_3 <= phiC_5_readyArray_0;
	phiC_5_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_3),phiC_5_dataInArray_0'length));

	Buffer_5_clk <= clk;
	Buffer_5_rst <= rst;
	fork_5_pValidArray_0 <= Buffer_5_validArray_0;
	Buffer_5_nReadyArray_0 <= fork_5_readyArray_0;
	fork_5_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_5_dataOutArray_0),fork_5_dataInArray_0'length));

	Buffer_6_clk <= clk;
	Buffer_6_rst <= rst;
	fork_6_pValidArray_0 <= Buffer_6_validArray_0;
	Buffer_6_nReadyArray_0 <= fork_6_readyArray_0;
	fork_6_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_6_dataOutArray_0),fork_6_dataInArray_0'length));

	Buffer_7_clk <= clk;
	Buffer_7_rst <= rst;
	fork_7_pValidArray_0 <= Buffer_7_validArray_0;
	Buffer_7_nReadyArray_0 <= fork_7_readyArray_0;
	fork_7_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_7_dataOutArray_0),fork_7_dataInArray_0'length));

	Buffer_8_clk <= clk;
	Buffer_8_rst <= rst;
	getelementptr_12_pValidArray_2 <= Buffer_8_validArray_0;
	Buffer_8_nReadyArray_0 <= getelementptr_12_readyArray_2;
	getelementptr_12_dataInArray_2 <= std_logic_vector (resize(unsigned(Buffer_8_dataOutArray_0),getelementptr_12_dataInArray_2'length));

	Buffer_9_clk <= clk;
	Buffer_9_rst <= rst;
	getelementptr_20_pValidArray_2 <= Buffer_9_validArray_0;
	Buffer_9_nReadyArray_0 <= getelementptr_20_readyArray_2;
	getelementptr_20_dataInArray_2 <= std_logic_vector (resize(unsigned(Buffer_9_dataOutArray_0),getelementptr_20_dataInArray_2'length));

	Buffer_10_clk <= clk;
	Buffer_10_rst <= rst;
	fork_10_pValidArray_0 <= Buffer_10_validArray_0;
	Buffer_10_nReadyArray_0 <= fork_10_readyArray_0;
	fork_10_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_10_dataOutArray_0),fork_10_dataInArray_0'length));

	Buffer_11_clk <= clk;
	Buffer_11_rst <= rst;
	fork_12_pValidArray_0 <= Buffer_11_validArray_0;
	Buffer_11_nReadyArray_0 <= fork_12_readyArray_0;
	fork_12_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_11_dataOutArray_0),fork_12_dataInArray_0'length));

	Buffer_12_clk <= clk;
	Buffer_12_rst <= rst;
	branchC_15_pValidArray_0 <= Buffer_12_validArray_0;
	Buffer_12_nReadyArray_0 <= branchC_15_readyArray_0;
	branchC_15_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_12_dataOutArray_0),branchC_15_dataInArray_0'length));

	cst_5_clk <= clk;
	cst_5_rst <= rst;
	add_25_pValidArray_1 <= cst_5_validArray_0;
	cst_5_nReadyArray_0 <= add_25_readyArray_1;
	add_25_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_5_dataOutArray_0),add_25_dataInArray_1'length));

	add_25_clk <= clk;
	add_25_rst <= rst;
	branch_1_pValidArray_0 <= add_25_validArray_0;
	add_25_nReadyArray_0 <= branch_1_readyArray_0;
	branch_1_dataInArray_0 <= std_logic_vector (resize(unsigned(add_25_dataOutArray_0),branch_1_dataInArray_0'length));

	cst_6_clk <= clk;
	cst_6_rst <= rst;
	icmp_26_pValidArray_1 <= cst_6_validArray_0;
	cst_6_nReadyArray_0 <= icmp_26_readyArray_1;
	icmp_26_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_6_dataOutArray_0),icmp_26_dataInArray_1'length));

	icmp_26_clk <= clk;
	icmp_26_rst <= rst;
	fork_8_pValidArray_0 <= icmp_26_validArray_0;
	icmp_26_nReadyArray_0 <= fork_8_readyArray_0;
	fork_8_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_26_dataOutArray_0),fork_8_dataInArray_0'length));

	branch_1_clk <= clk;
	branch_1_rst <= rst;
	phi_28_pValidArray_2 <= branch_1_validArray_0;
	branch_1_nReadyArray_0 <= phi_28_readyArray_2;
	phi_28_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_0),phi_28_dataInArray_2'length));
	phi_4_pValidArray_1 <= branch_1_validArray_1;
	branch_1_nReadyArray_1 <= phi_4_readyArray_1;
	phi_4_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_1),phi_4_dataInArray_1'length));

	fork_8_clk <= clk;
	fork_8_rst <= rst;
	branch_1_pValidArray_1 <= fork_8_validArray_0;
	fork_8_nReadyArray_0 <= branch_1_readyArray_1;
	branch_1_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_8_dataOutArray_0),branch_1_dataInArray_1'length));
	phi_n19_pValidArray_1 <= fork_8_validArray_1;
	fork_8_nReadyArray_1 <= phi_n19_readyArray_1;
	phi_n19_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_8_dataOutArray_1),phi_n19_dataInArray_1'length));
	branch_9_pValidArray_1 <= fork_8_validArray_2;
	fork_8_nReadyArray_2 <= branch_9_readyArray_1;
	branch_9_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_8_dataOutArray_2),branch_9_dataInArray_1'length));
	branchC_13_pValidArray_1 <= fork_8_validArray_3;
	fork_8_nReadyArray_3 <= branchC_13_readyArray_1;
	branchC_13_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_8_dataOutArray_3),branchC_13_dataInArray_1'length));

	phi_28_clk <= clk;
	phi_28_rst <= rst;
	add_29_pValidArray_0 <= phi_28_validArray_0;
	phi_28_nReadyArray_0 <= add_29_readyArray_0;
	add_29_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_28_dataOutArray_0),add_29_dataInArray_0'length));

	add_29_clk <= clk;
	add_29_rst <= rst;
	ret_0_pValidArray_0 <= add_29_validArray_0;
	add_29_nReadyArray_0 <= ret_0_readyArray_0;
	ret_0_dataInArray_0 <= std_logic_vector (resize(unsigned(add_29_dataOutArray_0),ret_0_dataInArray_0'length));

	ret_0_clk <= clk;
	ret_0_rst <= rst;
	end_0_pValidArray_3 <= ret_0_validArray_0;
	ret_0_nReadyArray_0 <= end_0_readyArray_3;
	end_0_dataInArray_3 <= std_logic_vector (resize(unsigned(ret_0_dataOutArray_0),end_0_dataInArray_3'length));

	LSQ_A_clk <= clk;
	LSQ_A_rst <= rst;
	LSQ_A_din1 <= LSQ_A_dataInArray_4;
	LSQ_A_readyArray_4 <= '1';
	LSQ_A_load_ready <= LSQ_A_nReadyArray_2;
	LSQ_A_dataOutArray_2 <= LSQ_A_address1;
	LSQ_A_validArray_2 <= LSQ_A_ce1;
	LSQ_A_validArray_3 <= LSQ_A_we0_ce0;
	LSQ_A_store_ready <= LSQ_A_nReadyArray_3;
	LSQ_A_dataOutArray_3 <= LSQ_A_address0;
	LSQ_A_validArray_4 <= LSQ_A_we0_ce0;
	LSQ_A_dataOutArray_4 <= LSQ_A_dout0;
	load_21_pValidArray_0 <= LSQ_A_validArray_0;
	LSQ_A_nReadyArray_0 <= load_21_readyArray_0;
	load_21_dataInArray_0 <= std_logic_vector (resize(unsigned(LSQ_A_dataOutArray_0),load_21_dataInArray_0'length));
	end_0_pValidArray_0 <= LSQ_A_validArray_1;
	LSQ_A_nReadyArray_1 <= end_0_readyArray_0;
	end_0_dataInArray_0 <= std_logic_vector (resize(unsigned(LSQ_A_dataOutArray_1),end_0_dataInArray_0'length));
	MC_A_pValidArray_2 <= LSQ_A_validArray_2;
	LSQ_A_nReadyArray_2 <= MC_A_readyArray_2;
	MC_A_dataInArray_2 <= std_logic_vector (resize(unsigned(LSQ_A_dataOutArray_2),MC_A_dataInArray_2'length));
	MC_A_pValidArray_3 <= LSQ_A_validArray_3;
	LSQ_A_nReadyArray_3 <= MC_A_readyArray_3;
	MC_A_dataInArray_3 <= std_logic_vector (resize(unsigned(LSQ_A_dataOutArray_3),MC_A_dataInArray_3'length));
	MC_A_pValidArray_4 <= LSQ_A_validArray_4;
	LSQ_A_nReadyArray_4 <= MC_A_readyArray_4;
	MC_A_dataInArray_4 <= std_logic_vector (resize(unsigned(LSQ_A_dataOutArray_4),MC_A_dataInArray_4'length));

	MC_A_clk <= clk;
	MC_A_rst <= rst;
	A_ce0 <= MC_A_we0_ce0;
	A_we0 <= MC_A_we0_ce0;
	load_13_pValidArray_0 <= MC_A_validArray_0;
	MC_A_nReadyArray_0 <= load_13_readyArray_0;
	load_13_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_A_dataOutArray_0),load_13_dataInArray_0'length));
	LSQ_A_pValidArray_4 <= MC_A_validArray_1;
	MC_A_nReadyArray_1 <= LSQ_A_readyArray_4;
	LSQ_A_dataInArray_4 <= std_logic_vector (resize(unsigned(MC_A_dataOutArray_1),LSQ_A_dataInArray_4'length));
	end_0_pValidArray_1 <= MC_A_validArray_2;
	MC_A_nReadyArray_2 <= end_0_readyArray_1;
	end_0_dataInArray_1 <= std_logic_vector (resize(unsigned(MC_A_dataOutArray_2),end_0_dataInArray_1'length));

	MC_x_clk <= clk;
	MC_x_rst <= rst;
	x_ce0 <= MC_x_we0_ce0;
	x_we0 <= MC_x_we0_ce0;
	load_16_pValidArray_0 <= MC_x_validArray_0;
	MC_x_nReadyArray_0 <= load_16_readyArray_0;
	load_16_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_x_dataOutArray_0),load_16_dataInArray_0'length));
	end_0_pValidArray_2 <= MC_x_validArray_1;
	MC_x_nReadyArray_1 <= end_0_readyArray_2;
	end_0_dataInArray_2 <= std_logic_vector (resize(unsigned(MC_x_dataOutArray_1),end_0_dataInArray_2'length));

	sink_1_clk <= clk;
	sink_1_rst <= rst;

	sink_2_clk <= clk;
	sink_2_rst <= rst;

	sink_3_clk <= clk;
	sink_3_rst <= rst;

	sink_4_clk <= clk;
	sink_4_rst <= rst;

	sink_5_clk <= clk;
	sink_5_rst <= rst;

	sink_6_clk <= clk;
	sink_6_rst <= rst;

	sink_7_clk <= clk;
	sink_7_rst <= rst;

	sink_8_clk <= clk;
	sink_8_rst <= rst;

	sink_9_clk <= clk;
	sink_9_rst <= rst;

	sink_10_clk <= clk;
	sink_10_rst <= rst;

	sink_11_clk <= clk;
	sink_11_rst <= rst;

	end_0_clk <= clk;
	end_0_rst <= rst;
	end_valid <= end_0_validArray_0;
	end_out <= end_0_dataOutArray_0;
	end_0_nReadyArray_0 <= end_ready;

n: entity work.start_node(arch) generic map (1,1,32,32)
port map (
	clk => n_clk,
	rst => n_rst,
	dataInArray(0) => n_dataInArray_0,
	pValidArray(0) => n_pValidArray_0,
	readyArray(0) => n_readyArray_0,
	nReadyArray(0) => n_nReadyArray_0,
	validArray(0) => n_validArray_0,
	dataOutArray(0) => n_dataOutArray_0
);

cst_0: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_0_clk,
	rst => cst_0_rst,
	dataInArray(0) => cst_0_dataInArray_0,
	pValidArray(0) => cst_0_pValidArray_0,
	readyArray(0) => cst_0_readyArray_0,
	nReadyArray(0) => cst_0_nReadyArray_0,
	validArray(0) => cst_0_validArray_0,
	dataOutArray(0) => cst_0_dataOutArray_0
);

add_0: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_0_clk,
	rst => add_0_rst,
	dataInArray(0) => add_0_dataInArray_0,
	dataInArray(1) => add_0_dataInArray_1,
	pValidArray(0) => add_0_pValidArray_0,
	pValidArray(1) => add_0_pValidArray_1,
	readyArray(0) => add_0_readyArray_0,
	readyArray(1) => add_0_readyArray_1,
	nReadyArray(0) => add_0_nReadyArray_0,
	validArray(0) => add_0_validArray_0,
	dataOutArray(0) => add_0_dataOutArray_0
);

cst_1: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_1_clk,
	rst => cst_1_rst,
	dataInArray(0) => cst_1_dataInArray_0,
	pValidArray(0) => cst_1_pValidArray_0,
	readyArray(0) => cst_1_readyArray_0,
	nReadyArray(0) => cst_1_nReadyArray_0,
	validArray(0) => cst_1_validArray_0,
	dataOutArray(0) => cst_1_dataOutArray_0
);

icmp_1: entity work.icmp_sgt_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_1_clk,
	rst => icmp_1_rst,
	dataInArray(0) => icmp_1_dataInArray_0,
	dataInArray(1) => icmp_1_dataInArray_1,
	pValidArray(0) => icmp_1_pValidArray_0,
	pValidArray(1) => icmp_1_pValidArray_1,
	readyArray(0) => icmp_1_readyArray_0,
	readyArray(1) => icmp_1_readyArray_1,
	nReadyArray(0) => icmp_1_nReadyArray_0,
	validArray(0) => icmp_1_validArray_0,
	dataOutArray(0) => icmp_1_dataOutArray_0
);

start_0: entity work.start_node(arch) generic map (1,1,1,1)
port map (
	clk => start_0_clk,
	rst => start_0_rst,
	dataInArray(0) => start_0_dataInArray_0,
	pValidArray(0) => start_0_pValidArray_0,
	readyArray(0) => start_0_readyArray_0,
	nReadyArray(0) => start_0_nReadyArray_0,
	validArray(0) => start_0_validArray_0,
	dataOutArray(0) => start_0_dataOutArray_0
);

branch_0: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_0_clk,
	rst => branch_0_rst,
	dataInArray(0) => branch_0_dataInArray_0,
	Condition(0) => branch_0_dataInArray_1,
	pValidArray(0) => branch_0_pValidArray_0,
	pValidArray(1) => branch_0_pValidArray_1,
	readyArray(0) => branch_0_readyArray_0,
	readyArray(1) => branch_0_readyArray_1,
	nReadyArray(0) => branch_0_nReadyArray_0,
	nReadyArray(1) => branch_0_nReadyArray_1,
	validArray(0) => branch_0_validArray_0,
	validArray(1) => branch_0_validArray_1,
	dataOutArray(0) => branch_0_dataOutArray_0,
	dataOutArray(1) => branch_0_dataOutArray_1
);

cst_10: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_10_clk,
	rst => cst_10_rst,
	dataInArray(0) => cst_10_dataInArray_0,
	pValidArray(0) => cst_10_pValidArray_0,
	readyArray(0) => cst_10_readyArray_0,
	nReadyArray(0) => cst_10_nReadyArray_0,
	validArray(0) => cst_10_validArray_0,
	dataOutArray(0) => cst_10_dataOutArray_0
);

branch_8: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_8_clk,
	rst => branch_8_rst,
	dataInArray(0) => branch_8_dataInArray_0,
	Condition(0) => branch_8_dataInArray_1,
	pValidArray(0) => branch_8_pValidArray_0,
	pValidArray(1) => branch_8_pValidArray_1,
	readyArray(0) => branch_8_readyArray_0,
	readyArray(1) => branch_8_readyArray_1,
	nReadyArray(0) => branch_8_nReadyArray_0,
	nReadyArray(1) => branch_8_nReadyArray_1,
	validArray(0) => branch_8_validArray_0,
	validArray(1) => branch_8_validArray_1,
	dataOutArray(0) => branch_8_dataOutArray_0,
	dataOutArray(1) => branch_8_dataOutArray_1
);

branchC_12: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_12_clk,
	rst => branchC_12_rst,
	dataInArray(0) => branchC_12_dataInArray_0,
	Condition(0) => branchC_12_dataInArray_1,
	pValidArray(0) => branchC_12_pValidArray_0,
	pValidArray(1) => branchC_12_pValidArray_1,
	readyArray(0) => branchC_12_readyArray_0,
	readyArray(1) => branchC_12_readyArray_1,
	nReadyArray(0) => branchC_12_nReadyArray_0,
	nReadyArray(1) => branchC_12_nReadyArray_1,
	validArray(0) => branchC_12_validArray_0,
	validArray(1) => branchC_12_validArray_1,
	dataOutArray(0) => branchC_12_dataOutArray_0,
	dataOutArray(1) => branchC_12_dataOutArray_1
);

fork_0: entity work.fork(arch) generic map (1,4,32,32)
port map (
	clk => fork_0_clk,
	rst => fork_0_rst,
	dataInArray(0) => fork_0_dataInArray_0,
	pValidArray(0) => fork_0_pValidArray_0,
	readyArray(0) => fork_0_readyArray_0,
	nReadyArray(0) => fork_0_nReadyArray_0,
	nReadyArray(1) => fork_0_nReadyArray_1,
	nReadyArray(2) => fork_0_nReadyArray_2,
	nReadyArray(3) => fork_0_nReadyArray_3,
	validArray(0) => fork_0_validArray_0,
	validArray(1) => fork_0_validArray_1,
	validArray(2) => fork_0_validArray_2,
	validArray(3) => fork_0_validArray_3,
	dataOutArray(0) => fork_0_dataOutArray_0,
	dataOutArray(1) => fork_0_dataOutArray_1,
	dataOutArray(2) => fork_0_dataOutArray_2,
	dataOutArray(3) => fork_0_dataOutArray_3
);

fork_1: entity work.fork(arch) generic map (1,4,32,32)
port map (
	clk => fork_1_clk,
	rst => fork_1_rst,
	dataInArray(0) => fork_1_dataInArray_0,
	pValidArray(0) => fork_1_pValidArray_0,
	readyArray(0) => fork_1_readyArray_0,
	nReadyArray(0) => fork_1_nReadyArray_0,
	nReadyArray(1) => fork_1_nReadyArray_1,
	nReadyArray(2) => fork_1_nReadyArray_2,
	nReadyArray(3) => fork_1_nReadyArray_3,
	validArray(0) => fork_1_validArray_0,
	validArray(1) => fork_1_validArray_1,
	validArray(2) => fork_1_validArray_2,
	validArray(3) => fork_1_validArray_3,
	dataOutArray(0) => fork_1_dataOutArray_0,
	dataOutArray(1) => fork_1_dataOutArray_1,
	dataOutArray(2) => fork_1_dataOutArray_2,
	dataOutArray(3) => fork_1_dataOutArray_3
);

forkC_9: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => forkC_9_clk,
	rst => forkC_9_rst,
	dataInArray(0) => forkC_9_dataInArray_0,
	pValidArray(0) => forkC_9_pValidArray_0,
	readyArray(0) => forkC_9_readyArray_0,
	nReadyArray(0) => forkC_9_nReadyArray_0,
	nReadyArray(1) => forkC_9_nReadyArray_1,
	nReadyArray(2) => forkC_9_nReadyArray_2,
	nReadyArray(3) => forkC_9_nReadyArray_3,
	validArray(0) => forkC_9_validArray_0,
	validArray(1) => forkC_9_validArray_1,
	validArray(2) => forkC_9_validArray_2,
	validArray(3) => forkC_9_validArray_3,
	dataOutArray(0) => forkC_9_dataOutArray_0,
	dataOutArray(1) => forkC_9_dataOutArray_1,
	dataOutArray(2) => forkC_9_dataOutArray_2,
	dataOutArray(3) => forkC_9_dataOutArray_3
);

fork_16: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_16_clk,
	rst => fork_16_rst,
	dataInArray(0) => fork_16_dataInArray_0,
	pValidArray(0) => fork_16_pValidArray_0,
	readyArray(0) => fork_16_readyArray_0,
	nReadyArray(0) => fork_16_nReadyArray_0,
	nReadyArray(1) => fork_16_nReadyArray_1,
	validArray(0) => fork_16_validArray_0,
	validArray(1) => fork_16_validArray_1,
	dataOutArray(0) => fork_16_dataOutArray_0,
	dataOutArray(1) => fork_16_dataOutArray_1
);

phi_4: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_4_clk,
	rst => phi_4_rst,
	Condition(0) => phi_4_dataInArray_0,
	dataInArray(0) => phi_4_dataInArray_1,
	dataInArray(1) => phi_4_dataInArray_2,
	pValidArray(0) => phi_4_pValidArray_0,
	pValidArray(1) => phi_4_pValidArray_1,
	pValidArray(2) => phi_4_pValidArray_2,
	readyArray(0) => phi_4_readyArray_0,
	readyArray(1) => phi_4_readyArray_1,
	readyArray(2) => phi_4_readyArray_2,
	nReadyArray(0) => phi_4_nReadyArray_0,
	validArray(0) => phi_4_validArray_0,
	dataOutArray(0) => phi_4_dataOutArray_0
);

cst_2: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_2_clk,
	rst => cst_2_rst,
	dataInArray(0) => cst_2_dataInArray_0,
	pValidArray(0) => cst_2_pValidArray_0,
	readyArray(0) => cst_2_readyArray_0,
	nReadyArray(0) => cst_2_nReadyArray_0,
	validArray(0) => cst_2_validArray_0,
	dataOutArray(0) => cst_2_dataOutArray_0
);

icmp_5: entity work.icmp_sgt_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_5_clk,
	rst => icmp_5_rst,
	dataInArray(0) => icmp_5_dataInArray_0,
	dataInArray(1) => icmp_5_dataInArray_1,
	pValidArray(0) => icmp_5_pValidArray_0,
	pValidArray(1) => icmp_5_pValidArray_1,
	readyArray(0) => icmp_5_readyArray_0,
	readyArray(1) => icmp_5_readyArray_1,
	nReadyArray(0) => icmp_5_nReadyArray_0,
	validArray(0) => icmp_5_validArray_0,
	dataOutArray(0) => icmp_5_dataOutArray_0
);

phi_n1: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_n1_clk,
	rst => phi_n1_rst,
	Condition(0) => phi_n1_dataInArray_0,
	dataInArray(0) => phi_n1_dataInArray_1,
	dataInArray(1) => phi_n1_dataInArray_2,
	pValidArray(0) => phi_n1_pValidArray_0,
	pValidArray(1) => phi_n1_pValidArray_1,
	pValidArray(2) => phi_n1_pValidArray_2,
	readyArray(0) => phi_n1_readyArray_0,
	readyArray(1) => phi_n1_readyArray_1,
	readyArray(2) => phi_n1_readyArray_2,
	nReadyArray(0) => phi_n1_nReadyArray_0,
	validArray(0) => phi_n1_validArray_0,
	dataOutArray(0) => phi_n1_dataOutArray_0
);

phiC_4: entity work.Mux(arch) generic map (3,1,1,1,1)
port map (
	clk => phiC_4_clk,
	rst => phiC_4_rst,
	Condition(0) => phiC_4_dataInArray_0,
	dataInArray(0) => phiC_4_dataInArray_1,
	dataInArray(1) => phiC_4_dataInArray_2,
	pValidArray(0) => phiC_4_pValidArray_0,
	pValidArray(1) => phiC_4_pValidArray_1,
	pValidArray(2) => phiC_4_pValidArray_2,
	readyArray(0) => phiC_4_readyArray_0,
	readyArray(1) => phiC_4_readyArray_1,
	readyArray(2) => phiC_4_readyArray_2,
	nReadyArray(0) => phiC_4_nReadyArray_0,
	validArray(0) => phiC_4_validArray_0,
	dataOutArray(0) => phiC_4_dataOutArray_0
);

phi_n19: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n19_clk,
	rst => phi_n19_rst,
	dataInArray(0) => phi_n19_dataInArray_0,
	dataInArray(1) => phi_n19_dataInArray_1,
	pValidArray(0) => phi_n19_pValidArray_0,
	pValidArray(1) => phi_n19_pValidArray_1,
	readyArray(0) => phi_n19_readyArray_0,
	readyArray(1) => phi_n19_readyArray_1,
	nReadyArray(0) => phi_n19_nReadyArray_0,
	validArray(0) => phi_n19_validArray_0,
	dataOutArray(0) => phi_n19_dataOutArray_0
);

branch_2: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_2_clk,
	rst => branch_2_rst,
	dataInArray(0) => branch_2_dataInArray_0,
	Condition(0) => branch_2_dataInArray_1,
	pValidArray(0) => branch_2_pValidArray_0,
	pValidArray(1) => branch_2_pValidArray_1,
	readyArray(0) => branch_2_readyArray_0,
	readyArray(1) => branch_2_readyArray_1,
	nReadyArray(0) => branch_2_nReadyArray_0,
	nReadyArray(1) => branch_2_nReadyArray_1,
	validArray(0) => branch_2_validArray_0,
	validArray(1) => branch_2_validArray_1,
	dataOutArray(0) => branch_2_dataOutArray_0,
	dataOutArray(1) => branch_2_dataOutArray_1
);

branch_6: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_6_clk,
	rst => branch_6_rst,
	dataInArray(0) => branch_6_dataInArray_0,
	Condition(0) => branch_6_dataInArray_1,
	pValidArray(0) => branch_6_pValidArray_0,
	pValidArray(1) => branch_6_pValidArray_1,
	readyArray(0) => branch_6_readyArray_0,
	readyArray(1) => branch_6_readyArray_1,
	nReadyArray(0) => branch_6_nReadyArray_0,
	nReadyArray(1) => branch_6_nReadyArray_1,
	validArray(0) => branch_6_validArray_0,
	validArray(1) => branch_6_validArray_1,
	dataOutArray(0) => branch_6_dataOutArray_0,
	dataOutArray(1) => branch_6_dataOutArray_1
);

branch_9: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_9_clk,
	rst => branch_9_rst,
	dataInArray(0) => branch_9_dataInArray_0,
	Condition(0) => branch_9_dataInArray_1,
	pValidArray(0) => branch_9_pValidArray_0,
	pValidArray(1) => branch_9_pValidArray_1,
	readyArray(0) => branch_9_readyArray_0,
	readyArray(1) => branch_9_readyArray_1,
	nReadyArray(0) => branch_9_nReadyArray_0,
	nReadyArray(1) => branch_9_nReadyArray_1,
	validArray(0) => branch_9_validArray_0,
	validArray(1) => branch_9_validArray_1,
	dataOutArray(0) => branch_9_dataOutArray_0,
	dataOutArray(1) => branch_9_dataOutArray_1
);

branchC_13: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_13_clk,
	rst => branchC_13_rst,
	dataInArray(0) => branchC_13_dataInArray_0,
	Condition(0) => branchC_13_dataInArray_1,
	pValidArray(0) => branchC_13_pValidArray_0,
	pValidArray(1) => branchC_13_pValidArray_1,
	readyArray(0) => branchC_13_readyArray_0,
	readyArray(1) => branchC_13_readyArray_1,
	nReadyArray(0) => branchC_13_nReadyArray_0,
	nReadyArray(1) => branchC_13_nReadyArray_1,
	validArray(0) => branchC_13_validArray_0,
	validArray(1) => branchC_13_validArray_1,
	dataOutArray(0) => branchC_13_dataOutArray_0,
	dataOutArray(1) => branchC_13_dataOutArray_1
);

branchC_14: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_14_clk,
	rst => branchC_14_rst,
	dataInArray(0) => branchC_14_dataInArray_0,
	Condition(0) => branchC_14_dataInArray_1,
	pValidArray(0) => branchC_14_pValidArray_0,
	pValidArray(1) => branchC_14_pValidArray_1,
	readyArray(0) => branchC_14_readyArray_0,
	readyArray(1) => branchC_14_readyArray_1,
	nReadyArray(0) => branchC_14_nReadyArray_0,
	nReadyArray(1) => branchC_14_nReadyArray_1,
	validArray(0) => branchC_14_validArray_0,
	validArray(1) => branchC_14_validArray_1,
	dataOutArray(0) => branchC_14_dataOutArray_0,
	dataOutArray(1) => branchC_14_dataOutArray_1
);

fork_2: entity work.fork(arch) generic map (1,4,32,32)
port map (
	clk => fork_2_clk,
	rst => fork_2_rst,
	dataInArray(0) => fork_2_dataInArray_0,
	pValidArray(0) => fork_2_pValidArray_0,
	readyArray(0) => fork_2_readyArray_0,
	nReadyArray(0) => fork_2_nReadyArray_0,
	nReadyArray(1) => fork_2_nReadyArray_1,
	nReadyArray(2) => fork_2_nReadyArray_2,
	nReadyArray(3) => fork_2_nReadyArray_3,
	validArray(0) => fork_2_validArray_0,
	validArray(1) => fork_2_validArray_1,
	validArray(2) => fork_2_validArray_2,
	validArray(3) => fork_2_validArray_3,
	dataOutArray(0) => fork_2_dataOutArray_0,
	dataOutArray(1) => fork_2_dataOutArray_1,
	dataOutArray(2) => fork_2_dataOutArray_2,
	dataOutArray(3) => fork_2_dataOutArray_3
);

fork_3: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_3_clk,
	rst => fork_3_rst,
	dataInArray(0) => fork_3_dataInArray_0,
	pValidArray(0) => fork_3_pValidArray_0,
	readyArray(0) => fork_3_readyArray_0,
	nReadyArray(0) => fork_3_nReadyArray_0,
	nReadyArray(1) => fork_3_nReadyArray_1,
	nReadyArray(2) => fork_3_nReadyArray_2,
	validArray(0) => fork_3_validArray_0,
	validArray(1) => fork_3_validArray_1,
	validArray(2) => fork_3_validArray_2,
	dataOutArray(0) => fork_3_dataOutArray_0,
	dataOutArray(1) => fork_3_dataOutArray_1,
	dataOutArray(2) => fork_3_dataOutArray_2
);

fork_11: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_11_clk,
	rst => fork_11_rst,
	dataInArray(0) => fork_11_dataInArray_0,
	pValidArray(0) => fork_11_pValidArray_0,
	readyArray(0) => fork_11_readyArray_0,
	nReadyArray(0) => fork_11_nReadyArray_0,
	nReadyArray(1) => fork_11_nReadyArray_1,
	validArray(0) => fork_11_validArray_0,
	validArray(1) => fork_11_validArray_1,
	dataOutArray(0) => fork_11_dataOutArray_0,
	dataOutArray(1) => fork_11_dataOutArray_1
);

forkC_13: entity work.fork(arch) generic map (1,5,1,1)
port map (
	clk => forkC_13_clk,
	rst => forkC_13_rst,
	dataInArray(0) => forkC_13_dataInArray_0,
	pValidArray(0) => forkC_13_pValidArray_0,
	readyArray(0) => forkC_13_readyArray_0,
	nReadyArray(0) => forkC_13_nReadyArray_0,
	nReadyArray(1) => forkC_13_nReadyArray_1,
	nReadyArray(2) => forkC_13_nReadyArray_2,
	nReadyArray(3) => forkC_13_nReadyArray_3,
	nReadyArray(4) => forkC_13_nReadyArray_4,
	validArray(0) => forkC_13_validArray_0,
	validArray(1) => forkC_13_validArray_1,
	validArray(2) => forkC_13_validArray_2,
	validArray(3) => forkC_13_validArray_3,
	validArray(4) => forkC_13_validArray_4,
	dataOutArray(0) => forkC_13_dataOutArray_0,
	dataOutArray(1) => forkC_13_dataOutArray_1,
	dataOutArray(2) => forkC_13_dataOutArray_2,
	dataOutArray(3) => forkC_13_dataOutArray_3,
	dataOutArray(4) => forkC_13_dataOutArray_4
);

fork_15: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_15_clk,
	rst => fork_15_rst,
	dataInArray(0) => fork_15_dataInArray_0,
	pValidArray(0) => fork_15_pValidArray_0,
	readyArray(0) => fork_15_readyArray_0,
	nReadyArray(0) => fork_15_nReadyArray_0,
	nReadyArray(1) => fork_15_nReadyArray_1,
	nReadyArray(2) => fork_15_nReadyArray_2,
	validArray(0) => fork_15_validArray_0,
	validArray(1) => fork_15_validArray_1,
	validArray(2) => fork_15_validArray_2,
	dataOutArray(0) => fork_15_dataOutArray_0,
	dataOutArray(1) => fork_15_dataOutArray_1,
	dataOutArray(2) => fork_15_dataOutArray_2
);

Buffer_1: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_1_clk,
	rst => Buffer_1_rst,
	dataInArray(0) => Buffer_1_dataInArray_0,
	pValidArray(0) => Buffer_1_pValidArray_0,
	readyArray(0) => Buffer_1_readyArray_0,
	nReadyArray(0) => Buffer_1_nReadyArray_0,
	validArray(0) => Buffer_1_validArray_0,
	dataOutArray(0) => Buffer_1_dataOutArray_0
);

Buffer_2: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_2_clk,
	rst => Buffer_2_rst,
	dataInArray(0) => Buffer_2_dataInArray_0,
	pValidArray(0) => Buffer_2_pValidArray_0,
	readyArray(0) => Buffer_2_readyArray_0,
	nReadyArray(0) => Buffer_2_nReadyArray_0,
	validArray(0) => Buffer_2_validArray_0,
	dataOutArray(0) => Buffer_2_dataOutArray_0
);

Buffer_3: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_3_clk,
	rst => Buffer_3_rst,
	dataInArray(0) => Buffer_3_dataInArray_0,
	pValidArray(0) => Buffer_3_pValidArray_0,
	readyArray(0) => Buffer_3_readyArray_0,
	nReadyArray(0) => Buffer_3_nReadyArray_0,
	validArray(0) => Buffer_3_validArray_0,
	dataOutArray(0) => Buffer_3_dataOutArray_0
);

Buffer_4: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_4_clk,
	rst => Buffer_4_rst,
	dataInArray(0) => Buffer_4_dataInArray_0,
	pValidArray(0) => Buffer_4_pValidArray_0,
	readyArray(0) => Buffer_4_readyArray_0,
	nReadyArray(0) => Buffer_4_nReadyArray_0,
	validArray(0) => Buffer_4_validArray_0,
	dataOutArray(0) => Buffer_4_dataOutArray_0
);

phi_8: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_8_clk,
	rst => phi_8_rst,
	Condition(0) => phi_8_dataInArray_0,
	dataInArray(0) => phi_8_dataInArray_1,
	dataInArray(1) => phi_8_dataInArray_2,
	pValidArray(0) => phi_8_pValidArray_0,
	pValidArray(1) => phi_8_pValidArray_1,
	pValidArray(2) => phi_8_pValidArray_2,
	readyArray(0) => phi_8_readyArray_0,
	readyArray(1) => phi_8_readyArray_1,
	readyArray(2) => phi_8_readyArray_2,
	nReadyArray(0) => phi_8_nReadyArray_0,
	validArray(0) => phi_8_validArray_0,
	dataOutArray(0) => phi_8_dataOutArray_0
);

cst_3: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_3_clk,
	rst => cst_3_rst,
	dataInArray(0) => cst_3_dataInArray_0,
	pValidArray(0) => cst_3_pValidArray_0,
	readyArray(0) => cst_3_readyArray_0,
	nReadyArray(0) => cst_3_nReadyArray_0,
	validArray(0) => cst_3_validArray_0,
	dataOutArray(0) => cst_3_dataOutArray_0
);

add_9: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_9_clk,
	rst => add_9_rst,
	dataInArray(0) => add_9_dataInArray_0,
	dataInArray(1) => add_9_dataInArray_1,
	pValidArray(0) => add_9_pValidArray_0,
	pValidArray(1) => add_9_pValidArray_1,
	readyArray(0) => add_9_readyArray_0,
	readyArray(1) => add_9_readyArray_1,
	nReadyArray(0) => add_9_nReadyArray_0,
	validArray(0) => add_9_validArray_0,
	dataOutArray(0) => add_9_dataOutArray_0
);

sext_10: entity work.sext_op(arch) generic map (1,1,32,32)
port map (
	clk => sext_10_clk,
	rst => sext_10_rst,
	dataInArray(0) => sext_10_dataInArray_0,
	pValidArray(0) => sext_10_pValidArray_0,
	readyArray(0) => sext_10_readyArray_0,
	nReadyArray(0) => sext_10_nReadyArray_0,
	validArray(0) => sext_10_validArray_0,
	dataOutArray(0) => sext_10_dataOutArray_0
);

sext_11: entity work.sext_op(arch) generic map (1,1,32,32)
port map (
	clk => sext_11_clk,
	rst => sext_11_rst,
	dataInArray(0) => sext_11_dataInArray_0,
	pValidArray(0) => sext_11_pValidArray_0,
	readyArray(0) => sext_11_readyArray_0,
	nReadyArray(0) => sext_11_nReadyArray_0,
	validArray(0) => sext_11_validArray_0,
	dataOutArray(0) => sext_11_dataOutArray_0
);

getelementptr_12: entity work.getelementptr_op(arch) generic map (3,1,32,32,1)
port map (
	clk => getelementptr_12_clk,
	rst => getelementptr_12_rst,
	dataInArray(0) => getelementptr_12_dataInArray_0,
	dataInArray(1) => getelementptr_12_dataInArray_1,
	dataInArray(2) => getelementptr_12_dataInArray_2,
	pValidArray(0) => getelementptr_12_pValidArray_0,
	pValidArray(1) => getelementptr_12_pValidArray_1,
	pValidArray(2) => getelementptr_12_pValidArray_2,
	readyArray(0) => getelementptr_12_readyArray_0,
	readyArray(1) => getelementptr_12_readyArray_1,
	readyArray(2) => getelementptr_12_readyArray_2,
	nReadyArray(0) => getelementptr_12_nReadyArray_0,
	validArray(0) => getelementptr_12_validArray_0,
	dataOutArray(0) => getelementptr_12_dataOutArray_0
);

load_13: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_13_clk,
	rst => load_13_rst,
	dataInArray(0) => load_13_dataInArray_0,
	input_addr => load_13_dataInArray_1,
	pValidArray(0) => load_13_pValidArray_0,
	pValidArray(1) => load_13_pValidArray_1,
	readyArray(0) => load_13_readyArray_0,
	readyArray(1) => load_13_readyArray_1,
	nReadyArray(0) => load_13_nReadyArray_0,
	nReadyArray(1) => load_13_nReadyArray_1,
	validArray(0) => load_13_validArray_0,
	validArray(1) => load_13_validArray_1,
	dataOutArray(0) => load_13_dataOutArray_0,
	output_addr => load_13_dataOutArray_1
);

load_16: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_16_clk,
	rst => load_16_rst,
	dataInArray(0) => load_16_dataInArray_0,
	input_addr => load_16_dataInArray_1,
	pValidArray(0) => load_16_pValidArray_0,
	pValidArray(1) => load_16_pValidArray_1,
	readyArray(0) => load_16_readyArray_0,
	readyArray(1) => load_16_readyArray_1,
	nReadyArray(0) => load_16_nReadyArray_0,
	nReadyArray(1) => load_16_nReadyArray_1,
	validArray(0) => load_16_validArray_0,
	validArray(1) => load_16_validArray_1,
	dataOutArray(0) => load_16_dataOutArray_0,
	output_addr => load_16_dataOutArray_1
);

mul_17: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => mul_17_clk,
	rst => mul_17_rst,
	dataInArray(0) => mul_17_dataInArray_0,
	dataInArray(1) => mul_17_dataInArray_1,
	pValidArray(0) => mul_17_pValidArray_0,
	pValidArray(1) => mul_17_pValidArray_1,
	readyArray(0) => mul_17_readyArray_0,
	readyArray(1) => mul_17_readyArray_1,
	nReadyArray(0) => mul_17_nReadyArray_0,
	validArray(0) => mul_17_validArray_0,
	dataOutArray(0) => mul_17_dataOutArray_0
);

sext_18: entity work.sext_op(arch) generic map (1,1,32,32)
port map (
	clk => sext_18_clk,
	rst => sext_18_rst,
	dataInArray(0) => sext_18_dataInArray_0,
	pValidArray(0) => sext_18_pValidArray_0,
	readyArray(0) => sext_18_readyArray_0,
	nReadyArray(0) => sext_18_nReadyArray_0,
	validArray(0) => sext_18_validArray_0,
	dataOutArray(0) => sext_18_dataOutArray_0
);

sext_19: entity work.sext_op(arch) generic map (1,1,32,32)
port map (
	clk => sext_19_clk,
	rst => sext_19_rst,
	dataInArray(0) => sext_19_dataInArray_0,
	pValidArray(0) => sext_19_pValidArray_0,
	readyArray(0) => sext_19_readyArray_0,
	nReadyArray(0) => sext_19_nReadyArray_0,
	validArray(0) => sext_19_validArray_0,
	dataOutArray(0) => sext_19_dataOutArray_0
);

getelementptr_20: entity work.getelementptr_op(arch) generic map (3,1,32,32,1)
port map (
	clk => getelementptr_20_clk,
	rst => getelementptr_20_rst,
	dataInArray(0) => getelementptr_20_dataInArray_0,
	dataInArray(1) => getelementptr_20_dataInArray_1,
	dataInArray(2) => getelementptr_20_dataInArray_2,
	pValidArray(0) => getelementptr_20_pValidArray_0,
	pValidArray(1) => getelementptr_20_pValidArray_1,
	pValidArray(2) => getelementptr_20_pValidArray_2,
	readyArray(0) => getelementptr_20_readyArray_0,
	readyArray(1) => getelementptr_20_readyArray_1,
	readyArray(2) => getelementptr_20_readyArray_2,
	nReadyArray(0) => getelementptr_20_nReadyArray_0,
	validArray(0) => getelementptr_20_validArray_0,
	dataOutArray(0) => getelementptr_20_dataOutArray_0
);

load_21: entity work.lsq_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_21_clk,
	rst => load_21_rst,
	dataInArray(0) => load_21_dataInArray_0,
	input_addr => load_21_dataInArray_1,
	pValidArray(0) => load_21_pValidArray_0,
	pValidArray(1) => load_21_pValidArray_1,
	readyArray(0) => load_21_readyArray_0,
	readyArray(1) => load_21_readyArray_1,
	nReadyArray(0) => load_21_nReadyArray_0,
	nReadyArray(1) => load_21_nReadyArray_1,
	validArray(0) => load_21_validArray_0,
	validArray(1) => load_21_validArray_1,
	dataOutArray(0) => load_21_dataOutArray_0,
	output_addr => load_21_dataOutArray_1
);

sub_22: entity work.sub_op(arch) generic map (2,1,32,32)
port map (
	clk => sub_22_clk,
	rst => sub_22_rst,
	dataInArray(0) => sub_22_dataInArray_0,
	dataInArray(1) => sub_22_dataInArray_1,
	pValidArray(0) => sub_22_pValidArray_0,
	pValidArray(1) => sub_22_pValidArray_1,
	readyArray(0) => sub_22_readyArray_0,
	readyArray(1) => sub_22_readyArray_1,
	nReadyArray(0) => sub_22_nReadyArray_0,
	validArray(0) => sub_22_validArray_0,
	dataOutArray(0) => sub_22_dataOutArray_0
);

store_0: entity work.lsq_store_op(arch) generic map (2,2,32,32)
port map (
	clk => store_0_clk,
	rst => store_0_rst,
	dataInArray(0) => store_0_dataInArray_0,
	input_addr => store_0_dataInArray_1,
	pValidArray(0) => store_0_pValidArray_0,
	pValidArray(1) => store_0_pValidArray_1,
	readyArray(0) => store_0_readyArray_0,
	readyArray(1) => store_0_readyArray_1,
	nReadyArray(0) => store_0_nReadyArray_0,
	nReadyArray(1) => store_0_nReadyArray_1,
	validArray(0) => store_0_validArray_0,
	validArray(1) => store_0_validArray_1,
	dataOutArray(0) => store_0_dataOutArray_0,
	output_addr => store_0_dataOutArray_1
);

cst_4: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_4_clk,
	rst => cst_4_rst,
	dataInArray(0) => cst_4_dataInArray_0,
	pValidArray(0) => cst_4_pValidArray_0,
	readyArray(0) => cst_4_readyArray_0,
	nReadyArray(0) => cst_4_nReadyArray_0,
	validArray(0) => cst_4_validArray_0,
	dataOutArray(0) => cst_4_dataOutArray_0
);

icmp_23: entity work.icmp_sgt_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_23_clk,
	rst => icmp_23_rst,
	dataInArray(0) => icmp_23_dataInArray_0,
	dataInArray(1) => icmp_23_dataInArray_1,
	pValidArray(0) => icmp_23_pValidArray_0,
	pValidArray(1) => icmp_23_pValidArray_1,
	readyArray(0) => icmp_23_readyArray_0,
	readyArray(1) => icmp_23_readyArray_1,
	nReadyArray(0) => icmp_23_nReadyArray_0,
	validArray(0) => icmp_23_validArray_0,
	dataOutArray(0) => icmp_23_dataOutArray_0
);

cst_7: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_7_clk,
	rst => cst_7_rst,
	dataInArray(0) => cst_7_dataInArray_0,
	pValidArray(0) => cst_7_pValidArray_0,
	readyArray(0) => cst_7_readyArray_0,
	nReadyArray(0) => cst_7_nReadyArray_0,
	validArray(0) => cst_7_validArray_0,
	dataOutArray(0) => cst_7_dataOutArray_0
);

cst_8: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_8_clk,
	rst => cst_8_rst,
	dataInArray(0) => cst_8_dataInArray_0,
	pValidArray(0) => cst_8_pValidArray_0,
	readyArray(0) => cst_8_readyArray_0,
	nReadyArray(0) => cst_8_nReadyArray_0,
	validArray(0) => cst_8_validArray_0,
	dataOutArray(0) => cst_8_dataOutArray_0
);

cst_9: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_9_clk,
	rst => cst_9_rst,
	dataInArray(0) => cst_9_dataInArray_0,
	pValidArray(0) => cst_9_pValidArray_0,
	readyArray(0) => cst_9_readyArray_0,
	nReadyArray(0) => cst_9_nReadyArray_0,
	validArray(0) => cst_9_validArray_0,
	dataOutArray(0) => cst_9_dataOutArray_0
);

forkC_0: entity work.fork(arch) generic map (1,1,1,1)
port map (
	clk => forkC_0_clk,
	rst => forkC_0_rst,
	dataInArray(0) => forkC_0_dataInArray_0,
	pValidArray(0) => forkC_0_pValidArray_0,
	readyArray(0) => forkC_0_readyArray_0,
	nReadyArray(0) => forkC_0_nReadyArray_0,
	validArray(0) => forkC_0_validArray_0,
	dataOutArray(0) => forkC_0_dataOutArray_0
);

phi_n0: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_n0_clk,
	rst => phi_n0_rst,
	Condition(0) => phi_n0_dataInArray_0,
	dataInArray(0) => phi_n0_dataInArray_1,
	dataInArray(1) => phi_n0_dataInArray_2,
	pValidArray(0) => phi_n0_pValidArray_0,
	pValidArray(1) => phi_n0_pValidArray_1,
	pValidArray(2) => phi_n0_pValidArray_2,
	readyArray(0) => phi_n0_readyArray_0,
	readyArray(1) => phi_n0_readyArray_1,
	readyArray(2) => phi_n0_readyArray_2,
	nReadyArray(0) => phi_n0_nReadyArray_0,
	validArray(0) => phi_n0_validArray_0,
	dataOutArray(0) => phi_n0_dataOutArray_0
);

phi_n2: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_n2_clk,
	rst => phi_n2_rst,
	Condition(0) => phi_n2_dataInArray_0,
	dataInArray(0) => phi_n2_dataInArray_1,
	dataInArray(1) => phi_n2_dataInArray_2,
	pValidArray(0) => phi_n2_pValidArray_0,
	pValidArray(1) => phi_n2_pValidArray_1,
	pValidArray(2) => phi_n2_pValidArray_2,
	readyArray(0) => phi_n2_readyArray_0,
	readyArray(1) => phi_n2_readyArray_1,
	readyArray(2) => phi_n2_readyArray_2,
	nReadyArray(0) => phi_n2_nReadyArray_0,
	validArray(0) => phi_n2_validArray_0,
	dataOutArray(0) => phi_n2_dataOutArray_0
);

phiC_5: entity work.Mux(arch) generic map (3,1,1,1,1)
port map (
	clk => phiC_5_clk,
	rst => phiC_5_rst,
	Condition(0) => phiC_5_dataInArray_0,
	dataInArray(0) => phiC_5_dataInArray_1,
	dataInArray(1) => phiC_5_dataInArray_2,
	pValidArray(0) => phiC_5_pValidArray_0,
	pValidArray(1) => phiC_5_pValidArray_1,
	pValidArray(2) => phiC_5_pValidArray_2,
	readyArray(0) => phiC_5_readyArray_0,
	readyArray(1) => phiC_5_readyArray_1,
	readyArray(2) => phiC_5_readyArray_2,
	nReadyArray(0) => phiC_5_nReadyArray_0,
	validArray(0) => phiC_5_validArray_0,
	dataOutArray(0) => phiC_5_dataOutArray_0
);

branch_3: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_3_clk,
	rst => branch_3_rst,
	dataInArray(0) => branch_3_dataInArray_0,
	Condition(0) => branch_3_dataInArray_1,
	pValidArray(0) => branch_3_pValidArray_0,
	pValidArray(1) => branch_3_pValidArray_1,
	readyArray(0) => branch_3_readyArray_0,
	readyArray(1) => branch_3_readyArray_1,
	nReadyArray(0) => branch_3_nReadyArray_0,
	nReadyArray(1) => branch_3_nReadyArray_1,
	validArray(0) => branch_3_validArray_0,
	validArray(1) => branch_3_validArray_1,
	dataOutArray(0) => branch_3_dataOutArray_0,
	dataOutArray(1) => branch_3_dataOutArray_1
);

phi_n20: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n20_clk,
	rst => phi_n20_rst,
	dataInArray(0) => phi_n20_dataInArray_0,
	dataInArray(1) => phi_n20_dataInArray_1,
	pValidArray(0) => phi_n20_pValidArray_0,
	pValidArray(1) => phi_n20_pValidArray_1,
	readyArray(0) => phi_n20_readyArray_0,
	readyArray(1) => phi_n20_readyArray_1,
	nReadyArray(0) => phi_n20_nReadyArray_0,
	validArray(0) => phi_n20_validArray_0,
	dataOutArray(0) => phi_n20_dataOutArray_0
);

branch_7: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_7_clk,
	rst => branch_7_rst,
	dataInArray(0) => branch_7_dataInArray_0,
	Condition(0) => branch_7_dataInArray_1,
	pValidArray(0) => branch_7_pValidArray_0,
	pValidArray(1) => branch_7_pValidArray_1,
	readyArray(0) => branch_7_readyArray_0,
	readyArray(1) => branch_7_readyArray_1,
	nReadyArray(0) => branch_7_nReadyArray_0,
	nReadyArray(1) => branch_7_nReadyArray_1,
	validArray(0) => branch_7_validArray_0,
	validArray(1) => branch_7_validArray_1,
	dataOutArray(0) => branch_7_dataOutArray_0,
	dataOutArray(1) => branch_7_dataOutArray_1
);

branch_11: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_11_clk,
	rst => branch_11_rst,
	dataInArray(0) => branch_11_dataInArray_0,
	Condition(0) => branch_11_dataInArray_1,
	pValidArray(0) => branch_11_pValidArray_0,
	pValidArray(1) => branch_11_pValidArray_1,
	readyArray(0) => branch_11_readyArray_0,
	readyArray(1) => branch_11_readyArray_1,
	nReadyArray(0) => branch_11_nReadyArray_0,
	nReadyArray(1) => branch_11_nReadyArray_1,
	validArray(0) => branch_11_validArray_0,
	validArray(1) => branch_11_validArray_1,
	dataOutArray(0) => branch_11_dataOutArray_0,
	dataOutArray(1) => branch_11_dataOutArray_1
);

branchC_15: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_15_clk,
	rst => branchC_15_rst,
	dataInArray(0) => branchC_15_dataInArray_0,
	Condition(0) => branchC_15_dataInArray_1,
	pValidArray(0) => branchC_15_pValidArray_0,
	pValidArray(1) => branchC_15_pValidArray_1,
	readyArray(0) => branchC_15_readyArray_0,
	readyArray(1) => branchC_15_readyArray_1,
	nReadyArray(0) => branchC_15_nReadyArray_0,
	nReadyArray(1) => branchC_15_nReadyArray_1,
	validArray(0) => branchC_15_validArray_0,
	validArray(1) => branchC_15_validArray_1,
	dataOutArray(0) => branchC_15_dataOutArray_0,
	dataOutArray(1) => branchC_15_dataOutArray_1
);

fork_17: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_17_clk,
	rst => fork_17_rst,
	dataInArray(0) => fork_17_dataInArray_0,
	pValidArray(0) => fork_17_pValidArray_0,
	readyArray(0) => fork_17_readyArray_0,
	nReadyArray(0) => fork_17_nReadyArray_0,
	nReadyArray(1) => fork_17_nReadyArray_1,
	validArray(0) => fork_17_validArray_0,
	validArray(1) => fork_17_validArray_1,
	dataOutArray(0) => fork_17_dataOutArray_0,
	dataOutArray(1) => fork_17_dataOutArray_1
);

fork_4: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_4_clk,
	rst => fork_4_rst,
	dataInArray(0) => fork_4_dataInArray_0,
	pValidArray(0) => fork_4_pValidArray_0,
	readyArray(0) => fork_4_readyArray_0,
	nReadyArray(0) => fork_4_nReadyArray_0,
	nReadyArray(1) => fork_4_nReadyArray_1,
	validArray(0) => fork_4_validArray_0,
	validArray(1) => fork_4_validArray_1,
	dataOutArray(0) => fork_4_dataOutArray_0,
	dataOutArray(1) => fork_4_dataOutArray_1
);

fork_5: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_5_clk,
	rst => fork_5_rst,
	dataInArray(0) => fork_5_dataInArray_0,
	pValidArray(0) => fork_5_pValidArray_0,
	readyArray(0) => fork_5_readyArray_0,
	nReadyArray(0) => fork_5_nReadyArray_0,
	nReadyArray(1) => fork_5_nReadyArray_1,
	nReadyArray(2) => fork_5_nReadyArray_2,
	validArray(0) => fork_5_validArray_0,
	validArray(1) => fork_5_validArray_1,
	validArray(2) => fork_5_validArray_2,
	dataOutArray(0) => fork_5_dataOutArray_0,
	dataOutArray(1) => fork_5_dataOutArray_1,
	dataOutArray(2) => fork_5_dataOutArray_2
);

fork_6: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_6_clk,
	rst => fork_6_rst,
	dataInArray(0) => fork_6_dataInArray_0,
	pValidArray(0) => fork_6_pValidArray_0,
	readyArray(0) => fork_6_readyArray_0,
	nReadyArray(0) => fork_6_nReadyArray_0,
	nReadyArray(1) => fork_6_nReadyArray_1,
	validArray(0) => fork_6_validArray_0,
	validArray(1) => fork_6_validArray_1,
	dataOutArray(0) => fork_6_dataOutArray_0,
	dataOutArray(1) => fork_6_dataOutArray_1
);

fork_7: entity work.fork(arch) generic map (1,5,32,32)
port map (
	clk => fork_7_clk,
	rst => fork_7_rst,
	dataInArray(0) => fork_7_dataInArray_0,
	pValidArray(0) => fork_7_pValidArray_0,
	readyArray(0) => fork_7_readyArray_0,
	nReadyArray(0) => fork_7_nReadyArray_0,
	nReadyArray(1) => fork_7_nReadyArray_1,
	nReadyArray(2) => fork_7_nReadyArray_2,
	nReadyArray(3) => fork_7_nReadyArray_3,
	nReadyArray(4) => fork_7_nReadyArray_4,
	validArray(0) => fork_7_validArray_0,
	validArray(1) => fork_7_validArray_1,
	validArray(2) => fork_7_validArray_2,
	validArray(3) => fork_7_validArray_3,
	validArray(4) => fork_7_validArray_4,
	dataOutArray(0) => fork_7_dataOutArray_0,
	dataOutArray(1) => fork_7_dataOutArray_1,
	dataOutArray(2) => fork_7_dataOutArray_2,
	dataOutArray(3) => fork_7_dataOutArray_3,
	dataOutArray(4) => fork_7_dataOutArray_4
);

fork_10: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_10_clk,
	rst => fork_10_rst,
	dataInArray(0) => fork_10_dataInArray_0,
	pValidArray(0) => fork_10_pValidArray_0,
	readyArray(0) => fork_10_readyArray_0,
	nReadyArray(0) => fork_10_nReadyArray_0,
	nReadyArray(1) => fork_10_nReadyArray_1,
	validArray(0) => fork_10_validArray_0,
	validArray(1) => fork_10_validArray_1,
	dataOutArray(0) => fork_10_dataOutArray_0,
	dataOutArray(1) => fork_10_dataOutArray_1
);

fork_12: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_12_clk,
	rst => fork_12_rst,
	dataInArray(0) => fork_12_dataInArray_0,
	pValidArray(0) => fork_12_pValidArray_0,
	readyArray(0) => fork_12_readyArray_0,
	nReadyArray(0) => fork_12_nReadyArray_0,
	nReadyArray(1) => fork_12_nReadyArray_1,
	nReadyArray(2) => fork_12_nReadyArray_2,
	validArray(0) => fork_12_validArray_0,
	validArray(1) => fork_12_validArray_1,
	validArray(2) => fork_12_validArray_2,
	dataOutArray(0) => fork_12_dataOutArray_0,
	dataOutArray(1) => fork_12_dataOutArray_1,
	dataOutArray(2) => fork_12_dataOutArray_2
);

forkC_14: entity work.fork(arch) generic map (1,7,1,1)
port map (
	clk => forkC_14_clk,
	rst => forkC_14_rst,
	dataInArray(0) => forkC_14_dataInArray_0,
	pValidArray(0) => forkC_14_pValidArray_0,
	readyArray(0) => forkC_14_readyArray_0,
	nReadyArray(0) => forkC_14_nReadyArray_0,
	nReadyArray(1) => forkC_14_nReadyArray_1,
	nReadyArray(2) => forkC_14_nReadyArray_2,
	nReadyArray(3) => forkC_14_nReadyArray_3,
	nReadyArray(4) => forkC_14_nReadyArray_4,
	nReadyArray(5) => forkC_14_nReadyArray_5,
	nReadyArray(6) => forkC_14_nReadyArray_6,
	validArray(0) => forkC_14_validArray_0,
	validArray(1) => forkC_14_validArray_1,
	validArray(2) => forkC_14_validArray_2,
	validArray(3) => forkC_14_validArray_3,
	validArray(4) => forkC_14_validArray_4,
	validArray(5) => forkC_14_validArray_5,
	validArray(6) => forkC_14_validArray_6,
	dataOutArray(0) => forkC_14_dataOutArray_0,
	dataOutArray(1) => forkC_14_dataOutArray_1,
	dataOutArray(2) => forkC_14_dataOutArray_2,
	dataOutArray(3) => forkC_14_dataOutArray_3,
	dataOutArray(4) => forkC_14_dataOutArray_4,
	dataOutArray(5) => forkC_14_dataOutArray_5,
	dataOutArray(6) => forkC_14_dataOutArray_6
);

fork_18: entity work.fork(arch) generic map (1,4,32,32)
port map (
	clk => fork_18_clk,
	rst => fork_18_rst,
	dataInArray(0) => fork_18_dataInArray_0,
	pValidArray(0) => fork_18_pValidArray_0,
	readyArray(0) => fork_18_readyArray_0,
	nReadyArray(0) => fork_18_nReadyArray_0,
	nReadyArray(1) => fork_18_nReadyArray_1,
	nReadyArray(2) => fork_18_nReadyArray_2,
	nReadyArray(3) => fork_18_nReadyArray_3,
	validArray(0) => fork_18_validArray_0,
	validArray(1) => fork_18_validArray_1,
	validArray(2) => fork_18_validArray_2,
	validArray(3) => fork_18_validArray_3,
	dataOutArray(0) => fork_18_dataOutArray_0,
	dataOutArray(1) => fork_18_dataOutArray_1,
	dataOutArray(2) => fork_18_dataOutArray_2,
	dataOutArray(3) => fork_18_dataOutArray_3
);

Buffer_5: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_5_clk,
	rst => Buffer_5_rst,
	dataInArray(0) => Buffer_5_dataInArray_0,
	pValidArray(0) => Buffer_5_pValidArray_0,
	readyArray(0) => Buffer_5_readyArray_0,
	nReadyArray(0) => Buffer_5_nReadyArray_0,
	validArray(0) => Buffer_5_validArray_0,
	dataOutArray(0) => Buffer_5_dataOutArray_0
);

Buffer_6: entity work.TEHB(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_6_clk,
	rst => Buffer_6_rst,
	dataInArray(0) => Buffer_6_dataInArray_0,
	pValidArray(0) => Buffer_6_pValidArray_0,
	readyArray(0) => Buffer_6_readyArray_0,
	nReadyArray(0) => Buffer_6_nReadyArray_0,
	validArray(0) => Buffer_6_validArray_0,
	dataOutArray(0) => Buffer_6_dataOutArray_0
);

Buffer_7: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_7_clk,
	rst => Buffer_7_rst,
	dataInArray(0) => Buffer_7_dataInArray_0,
	pValidArray(0) => Buffer_7_pValidArray_0,
	readyArray(0) => Buffer_7_readyArray_0,
	nReadyArray(0) => Buffer_7_nReadyArray_0,
	validArray(0) => Buffer_7_validArray_0,
	dataOutArray(0) => Buffer_7_dataOutArray_0
);

Buffer_8: entity work.TEHB(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_8_clk,
	rst => Buffer_8_rst,
	dataInArray(0) => Buffer_8_dataInArray_0,
	pValidArray(0) => Buffer_8_pValidArray_0,
	readyArray(0) => Buffer_8_readyArray_0,
	nReadyArray(0) => Buffer_8_nReadyArray_0,
	validArray(0) => Buffer_8_validArray_0,
	dataOutArray(0) => Buffer_8_dataOutArray_0
);

Buffer_9: entity work.TEHB(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_9_clk,
	rst => Buffer_9_rst,
	dataInArray(0) => Buffer_9_dataInArray_0,
	pValidArray(0) => Buffer_9_pValidArray_0,
	readyArray(0) => Buffer_9_readyArray_0,
	nReadyArray(0) => Buffer_9_nReadyArray_0,
	validArray(0) => Buffer_9_validArray_0,
	dataOutArray(0) => Buffer_9_dataOutArray_0
);

Buffer_10: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_10_clk,
	rst => Buffer_10_rst,
	dataInArray(0) => Buffer_10_dataInArray_0,
	pValidArray(0) => Buffer_10_pValidArray_0,
	readyArray(0) => Buffer_10_readyArray_0,
	nReadyArray(0) => Buffer_10_nReadyArray_0,
	validArray(0) => Buffer_10_validArray_0,
	dataOutArray(0) => Buffer_10_dataOutArray_0
);

Buffer_11: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_11_clk,
	rst => Buffer_11_rst,
	dataInArray(0) => Buffer_11_dataInArray_0,
	pValidArray(0) => Buffer_11_pValidArray_0,
	readyArray(0) => Buffer_11_readyArray_0,
	nReadyArray(0) => Buffer_11_nReadyArray_0,
	validArray(0) => Buffer_11_validArray_0,
	dataOutArray(0) => Buffer_11_dataOutArray_0
);

Buffer_12: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_12_clk,
	rst => Buffer_12_rst,
	dataInArray(0) => Buffer_12_dataInArray_0,
	pValidArray(0) => Buffer_12_pValidArray_0,
	readyArray(0) => Buffer_12_readyArray_0,
	nReadyArray(0) => Buffer_12_nReadyArray_0,
	validArray(0) => Buffer_12_validArray_0,
	dataOutArray(0) => Buffer_12_dataOutArray_0
);

cst_5: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_5_clk,
	rst => cst_5_rst,
	dataInArray(0) => cst_5_dataInArray_0,
	pValidArray(0) => cst_5_pValidArray_0,
	readyArray(0) => cst_5_readyArray_0,
	nReadyArray(0) => cst_5_nReadyArray_0,
	validArray(0) => cst_5_validArray_0,
	dataOutArray(0) => cst_5_dataOutArray_0
);

add_25: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_25_clk,
	rst => add_25_rst,
	dataInArray(0) => add_25_dataInArray_0,
	dataInArray(1) => add_25_dataInArray_1,
	pValidArray(0) => add_25_pValidArray_0,
	pValidArray(1) => add_25_pValidArray_1,
	readyArray(0) => add_25_readyArray_0,
	readyArray(1) => add_25_readyArray_1,
	nReadyArray(0) => add_25_nReadyArray_0,
	validArray(0) => add_25_validArray_0,
	dataOutArray(0) => add_25_dataOutArray_0
);

cst_6: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_6_clk,
	rst => cst_6_rst,
	dataInArray(0) => cst_6_dataInArray_0,
	pValidArray(0) => cst_6_pValidArray_0,
	readyArray(0) => cst_6_readyArray_0,
	nReadyArray(0) => cst_6_nReadyArray_0,
	validArray(0) => cst_6_validArray_0,
	dataOutArray(0) => cst_6_dataOutArray_0
);

icmp_26: entity work.icmp_sgt_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_26_clk,
	rst => icmp_26_rst,
	dataInArray(0) => icmp_26_dataInArray_0,
	dataInArray(1) => icmp_26_dataInArray_1,
	pValidArray(0) => icmp_26_pValidArray_0,
	pValidArray(1) => icmp_26_pValidArray_1,
	readyArray(0) => icmp_26_readyArray_0,
	readyArray(1) => icmp_26_readyArray_1,
	nReadyArray(0) => icmp_26_nReadyArray_0,
	validArray(0) => icmp_26_validArray_0,
	dataOutArray(0) => icmp_26_dataOutArray_0
);

branch_1: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_1_clk,
	rst => branch_1_rst,
	dataInArray(0) => branch_1_dataInArray_0,
	Condition(0) => branch_1_dataInArray_1,
	pValidArray(0) => branch_1_pValidArray_0,
	pValidArray(1) => branch_1_pValidArray_1,
	readyArray(0) => branch_1_readyArray_0,
	readyArray(1) => branch_1_readyArray_1,
	nReadyArray(0) => branch_1_nReadyArray_0,
	nReadyArray(1) => branch_1_nReadyArray_1,
	validArray(0) => branch_1_validArray_0,
	validArray(1) => branch_1_validArray_1,
	dataOutArray(0) => branch_1_dataOutArray_0,
	dataOutArray(1) => branch_1_dataOutArray_1
);

fork_8: entity work.fork(arch) generic map (1,4,32,32)
port map (
	clk => fork_8_clk,
	rst => fork_8_rst,
	dataInArray(0) => fork_8_dataInArray_0,
	pValidArray(0) => fork_8_pValidArray_0,
	readyArray(0) => fork_8_readyArray_0,
	nReadyArray(0) => fork_8_nReadyArray_0,
	nReadyArray(1) => fork_8_nReadyArray_1,
	nReadyArray(2) => fork_8_nReadyArray_2,
	nReadyArray(3) => fork_8_nReadyArray_3,
	validArray(0) => fork_8_validArray_0,
	validArray(1) => fork_8_validArray_1,
	validArray(2) => fork_8_validArray_2,
	validArray(3) => fork_8_validArray_3,
	dataOutArray(0) => fork_8_dataOutArray_0,
	dataOutArray(1) => fork_8_dataOutArray_1,
	dataOutArray(2) => fork_8_dataOutArray_2,
	dataOutArray(3) => fork_8_dataOutArray_3
);

phi_28: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_28_clk,
	rst => phi_28_rst,
	Condition(0) => phi_28_dataInArray_0,
	dataInArray(0) => phi_28_dataInArray_1,
	dataInArray(1) => phi_28_dataInArray_2,
	pValidArray(0) => phi_28_pValidArray_0,
	pValidArray(1) => phi_28_pValidArray_1,
	pValidArray(2) => phi_28_pValidArray_2,
	readyArray(0) => phi_28_readyArray_0,
	readyArray(1) => phi_28_readyArray_1,
	readyArray(2) => phi_28_readyArray_2,
	nReadyArray(0) => phi_28_nReadyArray_0,
	validArray(0) => phi_28_validArray_0,
	dataOutArray(0) => phi_28_dataOutArray_0
);

add_29: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_29_clk,
	rst => add_29_rst,
	dataInArray(0) => add_29_dataInArray_0,
	dataInArray(1) => add_29_dataInArray_1,
	pValidArray(0) => add_29_pValidArray_0,
	pValidArray(1) => add_29_pValidArray_1,
	readyArray(0) => add_29_readyArray_0,
	readyArray(1) => add_29_readyArray_1,
	nReadyArray(0) => add_29_nReadyArray_0,
	validArray(0) => add_29_validArray_0,
	dataOutArray(0) => add_29_dataOutArray_0
);

ret_0: entity work.ret_op(arch) generic map (1,1,32,32)
port map (
	clk => ret_0_clk,
	rst => ret_0_rst,
	dataInArray(0) => ret_0_dataInArray_0,
	pValidArray(0) => ret_0_pValidArray_0,
	readyArray(0) => ret_0_readyArray_0,
	nReadyArray(0) => ret_0_nReadyArray_0,
	validArray(0) => ret_0_validArray_0,
	dataOutArray(0) => ret_0_dataOutArray_0
);

c_LSQ_A:LSQ_A
port map (
	clock => LSQ_A_clk,
	reset => LSQ_A_rst,
	io_memIsReadyForLoads => LSQ_A_load_ready,
	io_memIsReadyForStores => LSQ_A_store_ready,
	io_storeDataOut => LSQ_A_dout0,
	io_storeAddrOut => LSQ_A_address0,
	io_storeEnable => LSQ_A_we0_ce0,
	io_loadDataIn => LSQ_A_din1,
	io_loadAddrOut => LSQ_A_address1,
	io_loadEnable => LSQ_A_ce1,
	io_bbReadyToPrevs_0 => LSQ_A_readyArray_0,
	io_bbpValids_0 => LSQ_A_pValidArray_0,
	io_rdPortsPrev_0_ready => LSQ_A_readyArray_1,
	io_rdPortsPrev_0_valid => LSQ_A_pValidArray_1,
	io_rdPortsPrev_0_bits => LSQ_A_dataInArray_1,
	io_wrAddrPorts_0_ready => LSQ_A_readyArray_2,
	io_wrAddrPorts_0_valid => LSQ_A_pValidArray_2,
	io_wrAddrPorts_0_bits => LSQ_A_dataInArray_2,
	io_wrDataPorts_0_ready => LSQ_A_readyArray_3,
	io_wrDataPorts_0_valid => LSQ_A_pValidArray_3,
	io_wrDataPorts_0_bits => LSQ_A_dataInArray_3,
	io_rdPortsNext_0_ready => LSQ_A_nReadyArray_0,
	io_rdPortsNext_0_valid => LSQ_A_validArray_0,
	io_rdPortsNext_0_bits => LSQ_A_dataOutArray_0,
	io_Empty_Valid => LSQ_A_validArray_1

);

MC_A: entity work.MemCont(arch) generic map (32,32,1,2,1)
port map (
	clk => MC_A_clk,
	rst => MC_A_rst,
	io_storeDataOut => A_dout0,
	io_storeAddrOut => A_address0,
	io_storeEnable => MC_A_we0_ce0,
	io_loadDataIn => A_din1,
	io_loadAddrOut => A_address1,
	io_loadEnable => A_ce1,
	io_bbReadyToPrevs(0) => MC_A_readyArray_0,
	io_bbpValids(0) => MC_A_pValidArray_0,
	io_bb_stCountArray(0) => MC_A_dataInArray_0,
	io_rdPortsPrev_ready(0) => MC_A_readyArray_1,
	io_rdPortsPrev_ready(1) => MC_A_readyArray_2,
	io_rdPortsPrev_valid(0) => MC_A_pValidArray_1,
	io_rdPortsPrev_valid(1) => MC_A_pValidArray_2,
	io_rdPortsPrev_bits(0) => MC_A_dataInArray_1,
	io_rdPortsPrev_bits(1) => MC_A_dataInArray_2,
	io_wrAddrPorts_ready(0) => MC_A_readyArray_3,
	io_wrAddrPorts_valid(0) => MC_A_pValidArray_3,
	io_wrAddrPorts_bits(0) => MC_A_dataInArray_3,
	io_wrDataPorts_ready(0) => MC_A_readyArray_4,
	io_wrDataPorts_valid(0) => MC_A_pValidArray_4,
	io_wrDataPorts_bits(0) => MC_A_dataInArray_4,
	io_rdPortsNext_ready(0) => MC_A_nReadyArray_0,
	io_rdPortsNext_ready(1) => MC_A_nReadyArray_1,
	io_rdPortsNext_valid(0) => MC_A_validArray_0,
	io_rdPortsNext_valid(1) => MC_A_validArray_1,
	io_rdPortsNext_bits(0) => MC_A_dataOutArray_0,
	io_rdPortsNext_bits(1) => MC_A_dataOutArray_1,
	io_Empty_Valid => MC_A_validArray_2,
	io_Empty_Ready => MC_A_nReadyArray_2

);

MC_x: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => MC_x_clk,
	rst => MC_x_rst,
	io_storeDataOut => x_dout0,
	io_storeAddrOut => x_address0,
	io_storeEnable => MC_x_we0_ce0,
	io_loadDataIn => x_din1,
	io_loadAddrOut => x_address1,
	io_loadEnable => x_ce1,
	io_bbReadyToPrevs(0) => MC_x_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_x_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_x_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_x_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_x_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_x_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_x_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_x_readyArray_3,
	io_wrDataPorts_valid(0) => MC_x_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_x_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_x_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_x_validArray_0,
	io_rdPortsNext_bits(0) => MC_x_dataOutArray_0,
	io_Empty_Valid => MC_x_validArray_1,
	io_Empty_Ready => MC_x_nReadyArray_1

);

sink_1: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_1_clk,
	rst => sink_1_rst,
	dataInArray(0) => sink_1_dataInArray_0,
	pValidArray(0) => sink_1_pValidArray_0,
	readyArray(0) => sink_1_readyArray_0
);

sink_2: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_2_clk,
	rst => sink_2_rst,
	dataInArray(0) => sink_2_dataInArray_0,
	pValidArray(0) => sink_2_pValidArray_0,
	readyArray(0) => sink_2_readyArray_0
);

sink_3: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_3_clk,
	rst => sink_3_rst,
	dataInArray(0) => sink_3_dataInArray_0,
	pValidArray(0) => sink_3_pValidArray_0,
	readyArray(0) => sink_3_readyArray_0
);

sink_4: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_4_clk,
	rst => sink_4_rst,
	dataInArray(0) => sink_4_dataInArray_0,
	pValidArray(0) => sink_4_pValidArray_0,
	readyArray(0) => sink_4_readyArray_0
);

sink_5: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_5_clk,
	rst => sink_5_rst,
	dataInArray(0) => sink_5_dataInArray_0,
	pValidArray(0) => sink_5_pValidArray_0,
	readyArray(0) => sink_5_readyArray_0
);

sink_6: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_6_clk,
	rst => sink_6_rst,
	dataInArray(0) => sink_6_dataInArray_0,
	pValidArray(0) => sink_6_pValidArray_0,
	readyArray(0) => sink_6_readyArray_0
);

sink_7: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_7_clk,
	rst => sink_7_rst,
	dataInArray(0) => sink_7_dataInArray_0,
	pValidArray(0) => sink_7_pValidArray_0,
	readyArray(0) => sink_7_readyArray_0
);

sink_8: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_8_clk,
	rst => sink_8_rst,
	dataInArray(0) => sink_8_dataInArray_0,
	pValidArray(0) => sink_8_pValidArray_0,
	readyArray(0) => sink_8_readyArray_0
);

sink_9: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_9_clk,
	rst => sink_9_rst,
	dataInArray(0) => sink_9_dataInArray_0,
	pValidArray(0) => sink_9_pValidArray_0,
	readyArray(0) => sink_9_readyArray_0
);

sink_10: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_10_clk,
	rst => sink_10_rst,
	dataInArray(0) => sink_10_dataInArray_0,
	pValidArray(0) => sink_10_pValidArray_0,
	readyArray(0) => sink_10_readyArray_0
);

sink_11: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_11_clk,
	rst => sink_11_rst,
	dataInArray(0) => sink_11_dataInArray_0,
	pValidArray(0) => sink_11_pValidArray_0,
	readyArray(0) => sink_11_readyArray_0
);

end_0: entity work.end_node(arch) generic map (1,3,1,32,32)
port map (
	clk => end_0_clk,
	rst => end_0_rst,
	dataInArray(0) => end_0_dataInArray_3,
	eValidArray(0) => end_0_pValidArray_0,
	eValidArray(1) => end_0_pValidArray_1,
	eValidArray(2) => end_0_pValidArray_2,
	pValidArray(0) => end_0_pValidArray_3,
	eReadyArray(0) => end_0_readyArray_0,
	eReadyArray(1) => end_0_readyArray_1,
	eReadyArray(2) => end_0_readyArray_2,
	readyArray(0) => end_0_readyArray_3,
	dataOutArray(0) => end_0_dataOutArray_0,
	validArray(0) => end_0_validArray_0,
	nReadyArray(0) => end_0_nReadyArray_0
);

end behavioral; 
