<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/MCTargetDesc/X86MCTargetDesc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li><li class="navelem"><a class="el" href="dir_a2721e2966d02b967b3f5a8b3a5c50ec.html">MCTargetDesc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">X86MCTargetDesc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;memory&gt;</code><br />
<code>#include &lt;string&gt;</code><br />
<code>#include &quot;X86GenRegisterInfo.inc&quot;</code><br />
<code>#include &quot;X86GenInstrInfo.inc&quot;</code><br />
<code>#include &quot;X86GenSubtargetInfo.inc&quot;</code><br />
<code>#include &quot;X86GenMnemonicTables.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for X86MCTargetDesc.h:</div>
<div class="dyncontent">
<div class="center"><img src="X86MCTargetDesc_8h__incl.png" border="0" usemap="#lib_2Target_2X86_2MCTargetDesc_2X86MCTargetDesc_8h" alt=""/></div>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="X86MCTargetDesc_8h__dep__incl.png" border="0" usemap="#lib_2Target_2X86_2MCTargetDesc_2X86MCTargetDesc_8hdep" alt=""/></div>
</div>
</div>
<p><a href="X86MCTargetDesc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is an optimization pass for GlobalISel generic memory operations. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1DWARFFlavour"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1DWARFFlavour.html">llvm::DWARFFlavour</a></td></tr>
<tr class="memdesc:namespacellvm_1_1DWARFFlavour"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flavour of dwarf regnumbers. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1N86"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1N86.html">llvm::N86</a></td></tr>
<tr class="memdesc:namespacellvm_1_1N86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Native <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching.">X86</a> register numbers. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1X86__MC"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86__MC.html">llvm::X86_MC</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a08a185753458ada847ed2d41b47ac1d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86MCTargetDesc_8h.html#a08a185753458ada847ed2d41b47ac1d1">GET_REGINFO_ENUM</a></td></tr>
<tr class="separator:a08a185753458ada847ed2d41b47ac1d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2433e9e503264e8ca019761dad9d06d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86MCTargetDesc_8h.html#a2433e9e503264e8ca019761dad9d06d1">GET_INSTRINFO_ENUM</a></td></tr>
<tr class="separator:a2433e9e503264e8ca019761dad9d06d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30d75935b44738c70f8b1cff3165755a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86MCTargetDesc_8h.html#a30d75935b44738c70f8b1cff3165755a">GET_INSTRINFO_MC_HELPER_DECLS</a></td></tr>
<tr class="separator:a30d75935b44738c70f8b1cff3165755a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8e5d5d8b20c7c3550c60ac4a04e3c64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86MCTargetDesc_8h.html#ae8e5d5d8b20c7c3550c60ac4a04e3c64">GET_SUBTARGETINFO_ENUM</a></td></tr>
<tr class="separator:ae8e5d5d8b20c7c3550c60ac4a04e3c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d6b78f05cc4a6a87636d1f0f0d609af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86MCTargetDesc_8h.html#a8d6b78f05cc4a6a87636d1f0f0d609af">GET_X86_MNEMONIC_TABLES_H</a></td></tr>
<tr class="separator:a8d6b78f05cc4a6a87636d1f0f0d609af"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:aeacd5a862acec7f49bca3dbfcd8be69c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="namespacellvm_1_1DWARFFlavour.html#aeacd5a862acec7f49bca3dbfcd8be69ca47a98b5535026debf4229e5cdbfbaaf1">llvm::DWARFFlavour::X86_64</a> = 0, 
<a class="el" href="namespacellvm_1_1DWARFFlavour.html#aeacd5a862acec7f49bca3dbfcd8be69ca529ca38d33e9ba250143e21df7effe94">llvm::DWARFFlavour::X86_32_DarwinEH</a> = 1, 
<a class="el" href="namespacellvm_1_1DWARFFlavour.html#aeacd5a862acec7f49bca3dbfcd8be69ca62d2f8cbc59370b03dc64f223493d3f3">llvm::DWARFFlavour::X86_32_Generic</a> = 2
 }</td></tr>
<tr class="separator:aeacd5a862acec7f49bca3dbfcd8be69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a004aaa5711c58178d0371ab88bf1bd63"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1N86.html#a004aaa5711c58178d0371ab88bf1bd63a488c3a2a57ed8f23f0c48d8b40348af0">llvm::N86::EAX</a> = 0, 
<a class="el" href="namespacellvm_1_1N86.html#a004aaa5711c58178d0371ab88bf1bd63a667b758702693d9dfb46e55025fc559d">llvm::N86::ECX</a> = 1, 
<a class="el" href="namespacellvm_1_1N86.html#a004aaa5711c58178d0371ab88bf1bd63af870f9ec8a932e6d114847c22e7e9121">llvm::N86::EDX</a> = 2, 
<a class="el" href="namespacellvm_1_1N86.html#a004aaa5711c58178d0371ab88bf1bd63a3037fe2787fbbc55d78cbf8ba4768dc8">llvm::N86::EBX</a> = 3, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1N86.html#a004aaa5711c58178d0371ab88bf1bd63a303dfe7256beaf60eaaa93d1c418965b">llvm::N86::ESP</a> = 4, 
<a class="el" href="namespacellvm_1_1N86.html#a004aaa5711c58178d0371ab88bf1bd63a85b6ab9236a61c8ddb3dd0928a8795c6">llvm::N86::EBP</a> = 5, 
<a class="el" href="namespacellvm_1_1N86.html#a004aaa5711c58178d0371ab88bf1bd63a284bf8e8d0ea2e707e824d67dc5c398f">llvm::N86::ESI</a> = 6, 
<a class="el" href="namespacellvm_1_1N86.html#a004aaa5711c58178d0371ab88bf1bd63a90cd412049931c87618e68595357afb8">llvm::N86::EDI</a> = 7
<br />
 }</td></tr>
<tr class="separator:a004aaa5711c58178d0371ab88bf1bd63"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ac799d914344a144a68709ea5dc541439"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86__MC.html#ac799d914344a144a68709ea5dc541439">llvm::X86_MC::ParseX86Triple</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;TT)</td></tr>
<tr class="separator:ac799d914344a144a68709ea5dc541439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af79bf5c9f731c8f0d5f1995637adba47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86__MC.html#af79bf5c9f731c8f0d5f1995637adba47">llvm::X86_MC::getDwarfRegFlavour</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;TT, bool isEH)</td></tr>
<tr class="separator:af79bf5c9f731c8f0d5f1995637adba47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85bf92f849a9d2d11f112747b93cb2ae"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86__MC.html#a85bf92f849a9d2d11f112747b93cb2ae">llvm::X86_MC::initLLVMToSEHAndCVRegMapping</a> (<a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="separator:a85bf92f849a9d2d11f112747b93cb2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c25db35754b1e2c9df08e429b0b9a7d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86__MC.html#a5c25db35754b1e2c9df08e429b0b9a7d">llvm::X86_MC::hasLockPrefix</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a5c25db35754b1e2c9df08e429b0b9a7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if this instruction has a LOCK prefix.  <a href="namespacellvm_1_1X86__MC.html#a5c25db35754b1e2c9df08e429b0b9a7d">More...</a><br /></td></tr>
<tr class="separator:a5c25db35754b1e2c9df08e429b0b9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c4cc9236e2a4f99e7e616a7f6740f16"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86__MC.html#a4c4cc9236e2a4f99e7e616a7f6740f16">llvm::X86_MC::is16BitMemOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a4c4cc9236e2a4f99e7e616a7f6740f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a4743c3cd4e0961c692360c298d97f5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86__MC.html#a3a4743c3cd4e0961c692360c298d97f5">llvm::X86_MC::is32BitMemOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Op)</td></tr>
<tr class="separator:a3a4743c3cd4e0961c692360c298d97f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0debe625b7e83a944ae3614d7d51cae"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86__MC.html#af0debe625b7e83a944ae3614d7d51cae">llvm::X86_MC::is64BitMemOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Op)</td></tr>
<tr class="separator:af0debe625b7e83a944ae3614d7d51cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa70e27203f31ce8fcdd19e77996a12f8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86__MC.html#aa70e27203f31ce8fcdd19e77996a12f8">llvm::X86_MC::needsAddressSizeOverride</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> MemoryOperand, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>)</td></tr>
<tr class="memdesc:aa70e27203f31ce8fcdd19e77996a12f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if this instruction needs an Address-Size override prefix.  <a href="namespacellvm_1_1X86__MC.html#aa70e27203f31ce8fcdd19e77996a12f8">More...</a><br /></td></tr>
<tr class="separator:aa70e27203f31ce8fcdd19e77996a12f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5725b4767b5ffa093fcf5c21fc2bb27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86__MC.html#ae5725b4767b5ffa093fcf5c21fc2bb27">llvm::X86_MC::createX86MCSubtargetInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;TT, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> CPU, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> FS)</td></tr>
<tr class="memdesc:ae5725b4767b5ffa093fcf5c21fc2bb27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching.">X86</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html" title="Generic base class for all target subtargets.">MCSubtargetInfo</a> instance.  <a href="namespacellvm_1_1X86__MC.html#ae5725b4767b5ffa093fcf5c21fc2bb27">More...</a><br /></td></tr>
<tr class="separator:ae5725b4767b5ffa093fcf5c21fc2bb27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34ed0845f8ed3b20f6b9f70e9d103186"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCCodeEmitter.html">MCCodeEmitter</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a34ed0845f8ed3b20f6b9f70e9d103186">llvm::createX86MCCodeEmitter</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;MCII, <a class="el" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx)</td></tr>
<tr class="separator:a34ed0845f8ed3b20f6b9f70e9d103186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae35ef2e57b2c31572d967cb78484ffaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCAsmBackend.html">MCAsmBackend</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ae35ef2e57b2c31572d967cb78484ffaa">llvm::createX86_32AsmBackend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Target.html">Target</a> &amp;<a class="el" href="classT.html">T</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCTargetOptions.html">MCTargetOptions</a> &amp;<a class="el" href="PassBuilderBindings_8cpp.html#a47c521bf7ba0bb2147b96d068af30d04">Options</a>)</td></tr>
<tr class="separator:ae35ef2e57b2c31572d967cb78484ffaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a306674e8951ad0f9c77cda2f70219ab9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCAsmBackend.html">MCAsmBackend</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a306674e8951ad0f9c77cda2f70219ab9">llvm::createX86_64AsmBackend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Target.html">Target</a> &amp;<a class="el" href="classT.html">T</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCTargetOptions.html">MCTargetOptions</a> &amp;<a class="el" href="PassBuilderBindings_8cpp.html#a47c521bf7ba0bb2147b96d068af30d04">Options</a>)</td></tr>
<tr class="separator:a306674e8951ad0f9c77cda2f70219ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac67e15e7dea7403c55108f4902a9f1b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCTargetStreamer.html">MCTargetStreamer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ac67e15e7dea7403c55108f4902a9f1b6">llvm::createX86AsmTargetStreamer</a> (<a class="el" href="classllvm_1_1MCStreamer.html">MCStreamer</a> &amp;<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>, <a class="el" href="classllvm_1_1formatted__raw__ostream.html">formatted_raw_ostream</a> &amp;<a class="el" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>, <a class="el" href="classllvm_1_1MCInstPrinter.html">MCInstPrinter</a> *InstPrinter, bool IsVerboseAsm)</td></tr>
<tr class="memdesc:ac67e15e7dea7403c55108f4902a9f1b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implements X86-only directives for assembly emission.  <a href="namespacellvm.html#ac67e15e7dea7403c55108f4902a9f1b6">More...</a><br /></td></tr>
<tr class="separator:ac67e15e7dea7403c55108f4902a9f1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a156c0ad16b9a22a06c6502f59f207f2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCTargetStreamer.html">MCTargetStreamer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a156c0ad16b9a22a06c6502f59f207f2a">llvm::createX86ObjectTargetStreamer</a> (<a class="el" href="classllvm_1_1MCStreamer.html">MCStreamer</a> &amp;<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="memdesc:a156c0ad16b9a22a06c6502f59f207f2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implements X86-only directives for object files.  <a href="namespacellvm.html#a156c0ad16b9a22a06c6502f59f207f2a">More...</a><br /></td></tr>
<tr class="separator:a156c0ad16b9a22a06c6502f59f207f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71184a623a8ace5441b7403a23214b82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCStreamer.html">MCStreamer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a71184a623a8ace5441b7403a23214b82">llvm::createX86WinCOFFStreamer</a> (<a class="el" href="classllvm_1_1MCContext.html">MCContext</a> &amp;<a class="el" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>, std::unique_ptr&lt; <a class="el" href="classllvm_1_1MCAsmBackend.html">MCAsmBackend</a> &gt; &amp;&amp;AB, std::unique_ptr&lt; <a class="el" href="classllvm_1_1MCObjectWriter.html">MCObjectWriter</a> &gt; &amp;&amp;OW, std::unique_ptr&lt; <a class="el" href="classllvm_1_1MCCodeEmitter.html">MCCodeEmitter</a> &gt; &amp;&amp;CE, bool RelaxAll, bool IncrementalLinkerCompatible)</td></tr>
<tr class="memdesc:a71184a623a8ace5441b7403a23214b82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Construct an <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching.">X86</a> Windows <a class="el" href="namespacellvm_1_1COFF.html">COFF</a> machine code streamer which will generate PE/COFF format object files.  <a href="namespacellvm.html#a71184a623a8ace5441b7403a23214b82">More...</a><br /></td></tr>
<tr class="separator:a71184a623a8ace5441b7403a23214b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8a8b20f4994dde24ebfec833804982e"><td class="memItemLeft" align="right" valign="top">std::unique_ptr&lt; <a class="el" href="classllvm_1_1MCObjectTargetWriter.html">MCObjectTargetWriter</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#aa8a8b20f4994dde24ebfec833804982e">llvm::createX86MachObjectWriter</a> (bool Is64Bit, <a class="el" href="classuint32__t.html">uint32_t</a> CPUType, <a class="el" href="classuint32__t.html">uint32_t</a> CPUSubtype)</td></tr>
<tr class="memdesc:aa8a8b20f4994dde24ebfec833804982e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Construct an <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching.">X86</a> Mach-O object writer.  <a href="namespacellvm.html#aa8a8b20f4994dde24ebfec833804982e">More...</a><br /></td></tr>
<tr class="separator:aa8a8b20f4994dde24ebfec833804982e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb451d6d9cdcbf17e68e77abdf013ba5"><td class="memItemLeft" align="right" valign="top">std::unique_ptr&lt; <a class="el" href="classllvm_1_1MCObjectTargetWriter.html">MCObjectTargetWriter</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#acb451d6d9cdcbf17e68e77abdf013ba5">llvm::createX86ELFObjectWriter</a> (bool IsELF64, uint8_t OSABI, <a class="el" href="classuint16__t.html">uint16_t</a> EMachine)</td></tr>
<tr class="memdesc:acb451d6d9cdcbf17e68e77abdf013ba5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Construct an <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching.">X86</a> <a class="el" href="namespacellvm_1_1ELF.html">ELF</a> object writer.  <a href="namespacellvm.html#acb451d6d9cdcbf17e68e77abdf013ba5">More...</a><br /></td></tr>
<tr class="separator:acb451d6d9cdcbf17e68e77abdf013ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31429fcdd046d803b847ff5a5c35c846"><td class="memItemLeft" align="right" valign="top">std::unique_ptr&lt; <a class="el" href="classllvm_1_1MCObjectTargetWriter.html">MCObjectTargetWriter</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a31429fcdd046d803b847ff5a5c35c846">llvm::createX86WinCOFFObjectWriter</a> (bool Is64Bit)</td></tr>
<tr class="memdesc:a31429fcdd046d803b847ff5a5c35c846"><td class="mdescLeft">&#160;</td><td class="mdescRight">Construct an <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching.">X86</a> Win <a class="el" href="namespacellvm_1_1COFF.html">COFF</a> object writer.  <a href="namespacellvm.html#a31429fcdd046d803b847ff5a5c35c846">More...</a><br /></td></tr>
<tr class="separator:a31429fcdd046d803b847ff5a5c35c846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b344a283e0620f484144889fe32064"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a27b344a283e0620f484144889fe32064">llvm::getX86SubSuperRegister</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Size, bool <a class="el" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a>=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>)</td></tr>
<tr class="separator:a27b344a283e0620f484144889fe32064"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a2433e9e503264e8ca019761dad9d06d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2433e9e503264e8ca019761dad9d06d1">&#9670;&nbsp;</a></span>GET_INSTRINFO_ENUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_ENUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86MCTargetDesc_8h_source.html#l00156">156</a> of file <a class="el" href="X86MCTargetDesc_8h_source.html">X86MCTargetDesc.h</a>.</p>

</div>
</div>
<a id="a30d75935b44738c70f8b1cff3165755a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30d75935b44738c70f8b1cff3165755a">&#9670;&nbsp;</a></span>GET_INSTRINFO_MC_HELPER_DECLS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_MC_HELPER_DECLS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86MCTargetDesc_8h_source.html#l00157">157</a> of file <a class="el" href="X86MCTargetDesc_8h_source.html">X86MCTargetDesc.h</a>.</p>

</div>
</div>
<a id="a08a185753458ada847ed2d41b47ac1d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08a185753458ada847ed2d41b47ac1d1">&#9670;&nbsp;</a></span>GET_REGINFO_ENUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_REGINFO_ENUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86MCTargetDesc_8h_source.html#l00151">151</a> of file <a class="el" href="X86MCTargetDesc_8h_source.html">X86MCTargetDesc.h</a>.</p>

</div>
</div>
<a id="ae8e5d5d8b20c7c3550c60ac4a04e3c64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8e5d5d8b20c7c3550c60ac4a04e3c64">&#9670;&nbsp;</a></span>GET_SUBTARGETINFO_ENUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_SUBTARGETINFO_ENUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86MCTargetDesc_8h_source.html#l00160">160</a> of file <a class="el" href="X86MCTargetDesc_8h_source.html">X86MCTargetDesc.h</a>.</p>

</div>
</div>
<a id="a8d6b78f05cc4a6a87636d1f0f0d609af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d6b78f05cc4a6a87636d1f0f0d609af">&#9670;&nbsp;</a></span>GET_X86_MNEMONIC_TABLES_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_X86_MNEMONIC_TABLES_H</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86MCTargetDesc_8h_source.html#l00163">163</a> of file <a class="el" href="X86MCTargetDesc_8h_source.html">X86MCTargetDesc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:40:58 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
