// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module hmac_generateMsgScheduleOneTrip_384u_22 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        blk_strm1_dout,
        blk_strm1_num_data_valid,
        blk_strm1_fifo_cap,
        blk_strm1_empty_n,
        blk_strm1_read,
        res
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [64:0] blk_strm1_dout;
input  [7:0] blk_strm1_num_data_valid;
input  [7:0] blk_strm1_fifo_cap;
input   blk_strm1_empty_n;
output   blk_strm1_read;
output  [383:0] res;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg blk_strm1_read;
reg[383:0] res;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] K_V26_address0;
reg    K_V26_ce0;
wire   [63:0] K_V26_q0;
reg    blk_strm1_blk_n;
wire    ap_CS_fsm_state3;
reg   [0:0] or_ln1296_reg_3415;
reg   [0:0] icmp_ln1073_reg_3510;
reg   [63:0] W_V_64_reg_3091;
wire    ap_CS_fsm_state2;
reg   [63:0] W_V_18_reg_3111;
reg   [63:0] W_V_19_reg_3131;
reg   [63:0] W_V_52_reg_3151;
reg   [63:0] W_V_53_reg_3171;
reg   [63:0] W_V_54_reg_3191;
reg   [63:0] W_V_55_reg_3211;
reg   [63:0] W_V_56_reg_3231;
reg   [63:0] W_V_57_reg_3251;
reg   [63:0] W_V_58_reg_3271;
reg   [63:0] W_V_59_reg_3291;
reg   [63:0] W_V_60_reg_3311;
reg   [63:0] W_V_61_reg_3331;
reg   [63:0] W_V_65_reg_3351;
reg   [63:0] W_V_63_reg_3371;
reg   [63:0] W_V_16_reg_3391;
reg   [0:0] run_2_reg_3410;
wire   [0:0] or_ln1296_fu_1351_p2;
wire   [63:0] select_ln1298_fu_1381_p3;
reg   [63:0] select_ln1298_reg_3419;
wire   [63:0] select_ln1298_1_fu_1389_p3;
reg   [63:0] select_ln1298_1_reg_3424;
wire   [63:0] select_ln1298_2_fu_1397_p3;
reg   [63:0] select_ln1298_2_reg_3429;
wire   [63:0] select_ln1298_3_fu_1405_p3;
reg   [63:0] select_ln1298_3_reg_3434;
wire   [63:0] select_ln1298_4_fu_1413_p3;
reg   [63:0] select_ln1298_4_reg_3439;
wire   [63:0] select_ln1298_5_fu_1421_p3;
reg   [63:0] select_ln1298_5_reg_3444;
wire   [63:0] a_V_3_fu_1429_p3;
reg   [63:0] a_V_3_reg_3449;
wire   [63:0] b_V_3_fu_1437_p3;
reg   [63:0] b_V_3_reg_3461;
wire   [63:0] c_V_3_fu_1445_p3;
reg   [63:0] c_V_3_reg_3468;
wire   [63:0] d_V_1_fu_1453_p3;
reg   [63:0] d_V_1_reg_3475;
wire   [63:0] e_V_3_fu_1461_p3;
reg   [63:0] e_V_3_reg_3480;
wire   [63:0] f_V_3_fu_1469_p3;
reg   [63:0] f_V_3_reg_3493;
wire   [63:0] g_V_3_fu_1477_p3;
reg   [63:0] g_V_3_reg_3499;
wire   [63:0] h_V_1_fu_1485_p3;
reg   [63:0] h_V_1_reg_3505;
wire   [0:0] icmp_ln1073_fu_1503_p2;
wire   [63:0] Wt_V_4_fu_1661_p2;
wire   [3:0] trunc_ln1313_fu_1667_p1;
reg   [3:0] trunc_ln1313_reg_3520;
wire   [0:0] icmp_ln1065_fu_1682_p2;
reg   [0:0] icmp_ln1065_reg_3529;
wire   [63:0] Wt_V_3_fu_1731_p1;
wire   [63:0] ret_V_26_fu_1845_p2;
reg   [63:0] ret_V_26_reg_3552;
wire   [63:0] ret_V_29_fu_1865_p2;
reg   [63:0] ret_V_29_reg_3557;
reg   [63:0] K_V26_load_reg_3562;
wire   [63:0] ret_V_36_fu_1884_p2;
reg   [63:0] ret_V_36_reg_3567;
wire   [63:0] e_V_2_fu_2128_p2;
reg   [63:0] e_V_2_reg_3572;
wire    ap_CS_fsm_state4;
wire   [63:0] a_V_2_fu_2138_p2;
reg   [63:0] a_V_2_reg_3577;
wire   [63:0] p_Result_s_fu_1735_p1;
reg   [63:0] ap_phi_mux_W_V_35_phi_fu_389_p32;
reg    ap_predicate_op170_read_state3;
reg    ap_block_state3;
reg   [63:0] ap_phi_mux_W_V_34_phi_fu_427_p32;
reg   [63:0] ap_phi_mux_W_V_33_phi_fu_465_p32;
reg   [63:0] ap_phi_mux_W_V_32_phi_fu_503_p32;
reg   [63:0] ap_phi_mux_W_V_31_phi_fu_541_p32;
reg   [63:0] ap_phi_mux_W_V_30_phi_fu_579_p32;
reg   [63:0] ap_phi_mux_W_V_29_phi_fu_617_p32;
reg   [63:0] ap_phi_mux_W_V_28_phi_fu_655_p32;
reg   [63:0] ap_phi_mux_W_V_27_phi_fu_693_p32;
reg   [63:0] ap_phi_mux_W_V_26_phi_fu_731_p32;
reg   [63:0] ap_phi_mux_W_V_25_phi_fu_769_p32;
reg   [63:0] ap_phi_mux_W_V_24_phi_fu_807_p32;
reg   [63:0] ap_phi_mux_W_V_23_phi_fu_845_p32;
reg   [63:0] ap_phi_mux_W_V_22_phi_fu_883_p32;
reg   [63:0] ap_phi_mux_W_V_21_phi_fu_921_p32;
reg   [63:0] ap_phi_mux_W_V_20_phi_fu_959_p32;
reg   [63:0] W_V_51_reg_994;
reg   [63:0] W_V_50_reg_1004;
reg   [63:0] W_V_49_reg_1014;
reg   [63:0] W_V_48_reg_1024;
reg   [63:0] W_V_47_reg_1034;
reg   [63:0] W_V_46_reg_1044;
reg   [63:0] W_V_45_reg_1054;
reg   [63:0] W_V_44_reg_1064;
reg   [63:0] W_V_43_reg_1074;
reg   [63:0] W_V_42_reg_1084;
reg   [63:0] W_V_41_reg_1094;
reg   [63:0] W_V_40_reg_1104;
reg   [63:0] W_V_39_reg_1114;
reg   [63:0] W_V_38_reg_1124;
reg   [63:0] W_V_37_reg_1134;
reg   [63:0] W_V_36_reg_1144;
reg   [63:0] Wt_V_reg_1154;
wire   [63:0] zext_ln587_fu_1671_p1;
reg   [63:0] h_V_fu_200;
reg   [63:0] g_V_fu_204;
reg   [63:0] f_V_fu_208;
reg   [63:0] e_V_fu_212;
reg   [63:0] d_V_fu_216;
reg   [63:0] c_V_fu_220;
reg   [63:0] b_V_fu_224;
reg   [63:0] a_V_fu_228;
reg   [7:0] counter_V_fu_232;
wire   [7:0] counter_V_12_fu_1688_p3;
reg    ap_block_state1;
reg   [63:0] rhs_V_fu_236;
wire   [63:0] select_ln1065_13_fu_2264_p3;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg   [63:0] rhs_V_1_fu_240;
wire   [63:0] select_ln1065_12_fu_1980_p3;
reg   [63:0] rhs_V_2_fu_244;
wire   [63:0] select_ln1065_11_fu_1974_p3;
reg   [63:0] rhs_V_3_fu_248;
wire   [63:0] select_ln1065_10_fu_1968_p3;
reg   [63:0] rhs_V_4_fu_252;
wire   [63:0] select_ln1065_9_fu_2258_p3;
reg   [63:0] rhs_V_5_fu_256;
wire   [63:0] select_ln1065_8_fu_1962_p3;
reg   [63:0] conv3_i_i26331_fu_260;
wire   [63:0] select_ln1065_7_fu_2251_p3;
reg   [63:0] conv3_i_i23533_fu_264;
wire   [63:0] select_ln1065_6_fu_1955_p3;
reg   [63:0] conv3_i_i20735_fu_268;
wire   [63:0] select_ln1065_5_fu_1948_p3;
reg   [63:0] conv3_i_i17937_fu_272;
wire   [63:0] select_ln1065_4_fu_1941_p3;
reg   [63:0] conv3_i_i15139_fu_276;
wire   [63:0] select_ln1065_3_fu_2244_p3;
reg   [63:0] conv3_i_i12341_fu_280;
wire   [63:0] select_ln1065_2_fu_1934_p3;
reg   [63:0] conv3_i_i9543_fu_284;
wire   [63:0] select_ln1065_1_fu_1927_p3;
reg   [63:0] conv3_i_i8245_fu_288;
wire   [63:0] select_ln1065_fu_1920_p3;
reg   [63:0] W_V_1_fu_292;
reg   [63:0] W_V_2_fu_296;
reg   [63:0] W_V_3_fu_300;
reg   [63:0] W_V_4_fu_304;
reg   [63:0] W_V_5_fu_308;
reg   [63:0] W_V_6_fu_312;
reg   [63:0] W_V_7_fu_316;
reg   [63:0] W_V_8_fu_320;
reg   [63:0] W_V_9_fu_324;
reg   [63:0] W_V_10_fu_328;
reg   [63:0] W_V_11_fu_332;
reg   [63:0] W_V_12_fu_336;
reg   [63:0] W_V_13_fu_340;
reg   [63:0] W_V_14_fu_344;
reg   [63:0] W_V_15_fu_348;
reg   [63:0] W_V_fu_352;
reg   [0:0] run_fu_356;
wire   [0:0] run_3_fu_1769_p2;
wire   [383:0] tmp_fu_2734_p49;
reg   [383:0] res_preg;
wire   [0:0] icmp_ln1069_fu_1339_p2;
wire   [0:0] xor_ln1069_fu_1345_p2;
wire   [3:0] tmp_16_fu_1493_p4;
wire   [18:0] trunc_ln1739_fu_1519_p1;
wire   [44:0] r_V_fu_1509_p4;
wire   [60:0] trunc_ln1739_1_fu_1541_p1;
wire   [2:0] r_V_s_fu_1531_p4;
wire   [57:0] r_V_12_fu_1553_p4;
wire   [63:0] ret_V_37_fu_1523_p3;
wire   [63:0] zext_ln1739_fu_1563_p1;
wire   [63:0] xor_ln1545_fu_1567_p2;
wire   [63:0] ret_V_38_fu_1545_p3;
wire   [0:0] trunc_ln1739_2_fu_1589_p1;
wire   [62:0] r_V_2_fu_1579_p4;
wire   [7:0] trunc_ln1739_3_fu_1611_p1;
wire   [55:0] r_V_3_fu_1601_p4;
wire   [56:0] r_V_13_fu_1623_p4;
wire   [63:0] ret_V_39_fu_1593_p3;
wire   [63:0] zext_ln1739_1_fu_1633_p1;
wire   [63:0] xor_ln1545_2_fu_1637_p2;
wire   [63:0] ret_V_40_fu_1615_p3;
wire   [63:0] ret_V_fu_1573_p2;
wire   [63:0] ret_V_22_fu_1643_p2;
wire   [63:0] add_ln232_1_fu_1655_p2;
wire   [63:0] add_ln232_fu_1649_p2;
wire   [7:0] counter_V_11_fu_1676_p2;
wire   [0:0] tmp_17_fu_1755_p3;
wire   [0:0] xor_ln1314_fu_1763_p2;
wire   [13:0] trunc_ln1739_4_fu_1788_p1;
wire   [49:0] r_V_5_fu_1779_p4;
wire   [17:0] trunc_ln1739_5_fu_1808_p1;
wire   [45:0] r_V_6_fu_1799_p4;
wire   [40:0] trunc_ln1739_6_fu_1828_p1;
wire   [22:0] r_V_7_fu_1819_p4;
wire   [63:0] ret_V_41_fu_1791_p3;
wire   [63:0] ret_V_42_fu_1811_p3;
wire   [63:0] xor_ln1545_4_fu_1839_p2;
wire   [63:0] ret_V_43_fu_1831_p3;
wire   [63:0] r_V_14_fu_1855_p2;
wire   [63:0] ret_V_45_fu_1860_p2;
wire   [63:0] ret_V_44_fu_1851_p2;
wire   [63:0] xor_ln1545_9_fu_1871_p2;
wire   [63:0] ret_V_49_fu_1875_p2;
wire   [63:0] ret_V_50_fu_1880_p2;
wire   [63:0] add_ln232_17_fu_1915_p2;
wire   [63:0] add_ln232_16_fu_1910_p2;
wire   [63:0] add_ln232_15_fu_1905_p2;
wire   [63:0] add_ln232_13_fu_1900_p2;
wire   [63:0] add_ln232_12_fu_1895_p2;
wire   [63:0] add_ln232_11_fu_1890_p2;
wire   [63:0] add_ln232_4_fu_2040_p2;
wire   [63:0] add_ln232_5_fu_2044_p2;
wire   [63:0] add_ln232_3_fu_2036_p2;
wire   [27:0] trunc_ln1739_7_fu_2065_p1;
wire   [35:0] r_V_8_fu_2056_p4;
wire   [33:0] trunc_ln1739_8_fu_2085_p1;
wire   [29:0] r_V_9_fu_2076_p4;
wire   [38:0] trunc_ln1739_9_fu_2105_p1;
wire   [24:0] r_V_1_fu_2096_p4;
wire   [63:0] ret_V_46_fu_2068_p3;
wire   [63:0] ret_V_47_fu_2088_p3;
wire   [63:0] xor_ln1545_7_fu_2116_p2;
wire   [63:0] ret_V_48_fu_2108_p3;
wire   [63:0] T1_V_fu_2050_p2;
wire   [63:0] ret_V_33_fu_2122_p2;
wire   [63:0] add_ln232_8_fu_2133_p2;
wire   [63:0] add_ln232_14_fu_2239_p2;
wire   [63:0] add_ln232_10_fu_2234_p2;
wire   [7:0] empty_45_fu_2660_p1;
wire   [7:0] p_0_0319_1_i5_fu_2674_p4;
wire   [7:0] p_0_0319_2_i4_fu_2694_p4;
wire   [7:0] p_0_0319_3_i4_fu_2714_p4;
wire   [7:0] p_0_0319_4_i4_fu_2724_p4;
wire   [7:0] p_0_0319_5_i4_fu_2704_p4;
wire   [7:0] p_0_0319_6_i5_fu_2684_p4;
wire   [7:0] p_0_0319_7_i5_fu_2664_p4;
wire   [7:0] empty_44_fu_2586_p1;
wire   [7:0] p_0_0319_1_i4_fu_2600_p4;
wire   [7:0] p_0_0319_2_i3_fu_2620_p4;
wire   [7:0] p_0_0319_3_i3_fu_2640_p4;
wire   [7:0] p_0_0319_4_i3_fu_2650_p4;
wire   [7:0] p_0_0319_5_i3_fu_2630_p4;
wire   [7:0] p_0_0319_6_i3_fu_2610_p4;
wire   [7:0] p_0_0319_7_i4_fu_2590_p4;
wire   [7:0] empty_43_fu_2512_p1;
wire   [7:0] p_0_0319_1_i2_fu_2526_p4;
wire   [7:0] p_0_0319_2_i2_fu_2546_p4;
wire   [7:0] p_0_0319_3_i2_fu_2566_p4;
wire   [7:0] p_0_0319_4_i2_fu_2576_p4;
wire   [7:0] p_0_0319_5_i2_fu_2556_p4;
wire   [7:0] p_0_0319_6_i2_fu_2536_p4;
wire   [7:0] p_0_0319_7_i3_fu_2516_p4;
wire   [7:0] empty_42_fu_2438_p1;
wire   [7:0] p_0_0319_1_i1_fu_2452_p4;
wire   [7:0] p_0_0319_2_i1_fu_2472_p4;
wire   [7:0] p_0_0319_3_i1_fu_2492_p4;
wire   [7:0] p_0_0319_4_i1_fu_2502_p4;
wire   [7:0] p_0_0319_5_i1_fu_2482_p4;
wire   [7:0] p_0_0319_6_i1_fu_2462_p4;
wire   [7:0] p_0_0319_7_i1_fu_2442_p4;
wire   [7:0] empty_41_fu_2364_p1;
wire   [7:0] p_0_0319_1_i3_fu_2378_p4;
wire   [7:0] p_0_0319_2_i5_fu_2398_p4;
wire   [7:0] p_0_0319_3_i7_fu_2418_p4;
wire   [7:0] p_0_0319_4_i8_fu_2428_p4;
wire   [7:0] p_0_0319_5_i6_fu_2408_p4;
wire   [7:0] p_0_0319_6_i4_fu_2388_p4;
wire   [7:0] p_0_0319_7_i2_fu_2368_p4;
wire   [7:0] empty_fu_2290_p1;
wire   [7:0] p_0_0319_1_i_fu_2304_p4;
wire   [7:0] p_0_0319_2_i_fu_2324_p4;
wire   [7:0] p_0_0319_3_i_fu_2344_p4;
wire   [7:0] p_0_0319_4_i_fu_2354_p4;
wire   [7:0] p_0_0319_5_i_fu_2334_p4;
wire   [7:0] p_0_0319_6_i_fu_2314_p4;
wire   [7:0] p_0_0319_7_i_fu_2294_p4;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 res_preg = 384'd0;
end

hmac_generateMsgScheduleOneTrip_384u_22_K_V26_ROM_1P_LUTRAM_1R #(
    .DataWidth( 64 ),
    .AddressRange( 80 ),
    .AddressWidth( 7 ))
K_V26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(K_V26_address0),
    .ce0(K_V26_ce0),
    .q0(K_V26_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        res_preg <= 384'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            res_preg <= tmp_fu_2734_p49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1503_p2 == 1'd0))) begin
        W_V_36_reg_1144 <= W_V_1_fu_292;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_36_reg_1144 <= ap_phi_mux_W_V_20_phi_fu_959_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1503_p2 == 1'd0))) begin
        W_V_37_reg_1134 <= W_V_2_fu_296;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_37_reg_1134 <= ap_phi_mux_W_V_21_phi_fu_921_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1503_p2 == 1'd0))) begin
        W_V_38_reg_1124 <= W_V_3_fu_300;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_38_reg_1124 <= ap_phi_mux_W_V_22_phi_fu_883_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1503_p2 == 1'd0))) begin
        W_V_39_reg_1114 <= W_V_4_fu_304;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_39_reg_1114 <= ap_phi_mux_W_V_23_phi_fu_845_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1503_p2 == 1'd0))) begin
        W_V_40_reg_1104 <= W_V_5_fu_308;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_40_reg_1104 <= ap_phi_mux_W_V_24_phi_fu_807_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1503_p2 == 1'd0))) begin
        W_V_41_reg_1094 <= W_V_6_fu_312;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_41_reg_1094 <= ap_phi_mux_W_V_25_phi_fu_769_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1503_p2 == 1'd0))) begin
        W_V_42_reg_1084 <= W_V_7_fu_316;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_42_reg_1084 <= ap_phi_mux_W_V_26_phi_fu_731_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1503_p2 == 1'd0))) begin
        W_V_43_reg_1074 <= W_V_8_fu_320;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_43_reg_1074 <= ap_phi_mux_W_V_27_phi_fu_693_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1503_p2 == 1'd0))) begin
        W_V_44_reg_1064 <= W_V_9_fu_324;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_44_reg_1064 <= ap_phi_mux_W_V_28_phi_fu_655_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1503_p2 == 1'd0))) begin
        W_V_45_reg_1054 <= W_V_10_fu_328;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_45_reg_1054 <= ap_phi_mux_W_V_29_phi_fu_617_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1503_p2 == 1'd0))) begin
        W_V_46_reg_1044 <= W_V_11_fu_332;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_46_reg_1044 <= ap_phi_mux_W_V_30_phi_fu_579_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1503_p2 == 1'd0))) begin
        W_V_47_reg_1034 <= W_V_12_fu_336;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_47_reg_1034 <= ap_phi_mux_W_V_31_phi_fu_541_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1503_p2 == 1'd0))) begin
        W_V_48_reg_1024 <= W_V_13_fu_340;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_48_reg_1024 <= ap_phi_mux_W_V_32_phi_fu_503_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1503_p2 == 1'd0))) begin
        W_V_49_reg_1014 <= W_V_14_fu_344;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_49_reg_1014 <= ap_phi_mux_W_V_33_phi_fu_465_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1503_p2 == 1'd0))) begin
        W_V_50_reg_1004 <= W_V_15_fu_348;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_50_reg_1004 <= ap_phi_mux_W_V_34_phi_fu_427_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1503_p2 == 1'd0))) begin
        W_V_51_reg_994 <= Wt_V_4_fu_1661_p2;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_V_51_reg_994 <= ap_phi_mux_W_V_35_phi_fu_389_p32;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1503_p2 == 1'd0))) begin
        Wt_V_reg_1154 <= Wt_V_4_fu_1661_p2;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        Wt_V_reg_1154 <= Wt_V_3_fu_1731_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i12341_fu_280 <= 64'd10282925794625328401;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        conv3_i_i12341_fu_280 <= select_ln1065_2_fu_1934_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i15139_fu_276 <= 64'd7436329637833083697;
    end else if (((or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        conv3_i_i15139_fu_276 <= select_ln1065_3_fu_2244_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i17937_fu_272 <= 64'd1526699215303891257;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        conv3_i_i17937_fu_272 <= select_ln1065_4_fu_1941_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i20735_fu_268 <= 64'd10473403895298186519;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        conv3_i_i20735_fu_268 <= select_ln1065_5_fu_1948_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i23533_fu_264 <= 64'd7105036623409894663;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        conv3_i_i23533_fu_264 <= select_ln1065_6_fu_1955_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i26331_fu_260 <= 64'd14680500436340154072;
    end else if (((or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        conv3_i_i26331_fu_260 <= select_ln1065_7_fu_2251_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i8245_fu_288 <= 64'd5167115440072839076;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        conv3_i_i8245_fu_288 <= select_ln1065_fu_1920_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i9543_fu_284 <= 64'd15784041429090275239;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        conv3_i_i9543_fu_284 <= select_ln1065_1_fu_1927_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        counter_V_fu_232 <= 8'd0;
    end else if (((or_ln1296_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        counter_V_fu_232 <= counter_V_12_fu_1688_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_1_fu_240 <= 64'd7105036623409894663;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        rhs_V_1_fu_240 <= select_ln1065_12_fu_1980_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_2_fu_244 <= 64'd10473403895298186519;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        rhs_V_2_fu_244 <= select_ln1065_11_fu_1974_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_3_fu_248 <= 64'd1526699215303891257;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        rhs_V_3_fu_248 <= select_ln1065_10_fu_1968_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_4_fu_252 <= 64'd7436329637833083697;
    end else if (((or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        rhs_V_4_fu_252 <= select_ln1065_9_fu_2258_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_5_fu_256 <= 64'd10282925794625328401;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        rhs_V_5_fu_256 <= select_ln1065_8_fu_1962_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_fu_236 <= 64'd14680500436340154072;
    end else if (((or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        rhs_V_fu_236 <= select_ln1065_13_fu_2264_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        run_fu_356 <= 1'd1;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        run_fu_356 <= run_3_fu_1769_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        K_V26_load_reg_3562 <= K_V26_q0;
        ret_V_26_reg_3552 <= ret_V_26_fu_1845_p2;
        ret_V_29_reg_3557 <= ret_V_29_fu_1865_p2;
        ret_V_36_reg_3567 <= ret_V_36_fu_1884_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        W_V_10_fu_328 <= W_V_46_reg_1044;
        W_V_11_fu_332 <= W_V_47_reg_1034;
        W_V_12_fu_336 <= W_V_48_reg_1024;
        W_V_13_fu_340 <= W_V_49_reg_1014;
        W_V_14_fu_344 <= W_V_50_reg_1004;
        W_V_15_fu_348 <= W_V_51_reg_994;
        W_V_1_fu_292 <= W_V_37_reg_1134;
        W_V_2_fu_296 <= W_V_38_reg_1124;
        W_V_3_fu_300 <= W_V_39_reg_1114;
        W_V_4_fu_304 <= W_V_40_reg_1104;
        W_V_5_fu_308 <= W_V_41_reg_1094;
        W_V_6_fu_312 <= W_V_42_reg_1084;
        W_V_7_fu_316 <= W_V_43_reg_1074;
        W_V_8_fu_320 <= W_V_44_reg_1064;
        W_V_9_fu_324 <= W_V_45_reg_1054;
        W_V_fu_352 <= W_V_36_reg_1144;
        a_V_2_reg_3577 <= a_V_2_fu_2138_p2;
        a_V_fu_228 <= a_V_2_fu_2138_p2;
        e_V_2_reg_3572 <= e_V_2_fu_2128_p2;
        e_V_fu_212 <= e_V_2_fu_2128_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        W_V_16_reg_3391 <= W_V_fu_352;
        W_V_18_reg_3111 <= W_V_2_fu_296;
        W_V_19_reg_3131 <= W_V_3_fu_300;
        W_V_52_reg_3151 <= W_V_4_fu_304;
        W_V_53_reg_3171 <= W_V_5_fu_308;
        W_V_54_reg_3191 <= W_V_6_fu_312;
        W_V_55_reg_3211 <= W_V_7_fu_316;
        W_V_56_reg_3231 <= W_V_8_fu_320;
        W_V_57_reg_3251 <= W_V_9_fu_324;
        W_V_58_reg_3271 <= W_V_10_fu_328;
        W_V_59_reg_3291 <= W_V_11_fu_332;
        W_V_60_reg_3311 <= W_V_12_fu_336;
        W_V_61_reg_3331 <= W_V_13_fu_340;
        W_V_63_reg_3371 <= W_V_15_fu_348;
        W_V_64_reg_3091 <= W_V_1_fu_292;
        W_V_65_reg_3351 <= W_V_14_fu_344;
        or_ln1296_reg_3415 <= or_ln1296_fu_1351_p2;
        run_2_reg_3410 <= run_fu_356;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        a_V_3_reg_3449 <= a_V_3_fu_1429_p3;
        b_V_3_reg_3461 <= b_V_3_fu_1437_p3;
        b_V_fu_224 <= a_V_3_fu_1429_p3;
        c_V_3_reg_3468 <= c_V_3_fu_1445_p3;
        c_V_fu_220 <= b_V_3_fu_1437_p3;
        d_V_1_reg_3475 <= d_V_1_fu_1453_p3;
        d_V_fu_216 <= c_V_3_fu_1445_p3;
        e_V_3_reg_3480 <= e_V_3_fu_1461_p3;
        f_V_3_reg_3493 <= f_V_3_fu_1469_p3;
        f_V_fu_208 <= e_V_3_fu_1461_p3;
        g_V_3_reg_3499 <= g_V_3_fu_1477_p3;
        g_V_fu_204 <= f_V_3_fu_1469_p3;
        h_V_1_reg_3505 <= h_V_1_fu_1485_p3;
        h_V_fu_200 <= g_V_3_fu_1477_p3;
        icmp_ln1065_reg_3529 <= icmp_ln1065_fu_1682_p2;
        icmp_ln1073_reg_3510 <= icmp_ln1073_fu_1503_p2;
        select_ln1298_1_reg_3424 <= select_ln1298_1_fu_1389_p3;
        select_ln1298_2_reg_3429 <= select_ln1298_2_fu_1397_p3;
        select_ln1298_3_reg_3434 <= select_ln1298_3_fu_1405_p3;
        select_ln1298_4_reg_3439 <= select_ln1298_4_fu_1413_p3;
        select_ln1298_5_reg_3444 <= select_ln1298_5_fu_1421_p3;
        select_ln1298_reg_3419 <= select_ln1298_fu_1381_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1296_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_1503_p2 == 1'd1))) begin
        trunc_ln1313_reg_3520 <= trunc_ln1313_fu_1667_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        K_V26_ce0 = 1'b1;
    end else begin
        K_V26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if (((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd0))) begin
        ap_phi_mux_W_V_20_phi_fu_959_p32 = p_Result_s_fu_1735_p1;
    end else if ((((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd1)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd2)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd3)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd4)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd5)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd6)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd7)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd8)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd9)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd10)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd11)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd12)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd13)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd14)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd15)))) begin
        ap_phi_mux_W_V_20_phi_fu_959_p32 = W_V_16_reg_3391;
    end else begin
        ap_phi_mux_W_V_20_phi_fu_959_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd1))) begin
        ap_phi_mux_W_V_21_phi_fu_921_p32 = p_Result_s_fu_1735_p1;
    end else if ((((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd0)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd2)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd3)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd4)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd5)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd6)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd7)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd8)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd9)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd10)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd11)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd12)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd13)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd14)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd15)))) begin
        ap_phi_mux_W_V_21_phi_fu_921_p32 = W_V_64_reg_3091;
    end else begin
        ap_phi_mux_W_V_21_phi_fu_921_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd2))) begin
        ap_phi_mux_W_V_22_phi_fu_883_p32 = p_Result_s_fu_1735_p1;
    end else if ((((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd0)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd1)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd3)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd4)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd5)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd6)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd7)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd8)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd9)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd10)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd11)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd12)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd13)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd14)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd15)))) begin
        ap_phi_mux_W_V_22_phi_fu_883_p32 = W_V_18_reg_3111;
    end else begin
        ap_phi_mux_W_V_22_phi_fu_883_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd3))) begin
        ap_phi_mux_W_V_23_phi_fu_845_p32 = p_Result_s_fu_1735_p1;
    end else if ((((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd0)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd1)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd2)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd4)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd5)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd6)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd7)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd8)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd9)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd10)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd11)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd12)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd13)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd14)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd15)))) begin
        ap_phi_mux_W_V_23_phi_fu_845_p32 = W_V_19_reg_3131;
    end else begin
        ap_phi_mux_W_V_23_phi_fu_845_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd4))) begin
        ap_phi_mux_W_V_24_phi_fu_807_p32 = p_Result_s_fu_1735_p1;
    end else if ((((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd0)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd1)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd2)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd3)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd5)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd6)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd7)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd8)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd9)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd10)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd11)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd12)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd13)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd14)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd15)))) begin
        ap_phi_mux_W_V_24_phi_fu_807_p32 = W_V_52_reg_3151;
    end else begin
        ap_phi_mux_W_V_24_phi_fu_807_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd5))) begin
        ap_phi_mux_W_V_25_phi_fu_769_p32 = p_Result_s_fu_1735_p1;
    end else if ((((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd0)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd1)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd2)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd3)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd4)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd6)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd7)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd8)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd9)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd10)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd11)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd12)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd13)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd14)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd15)))) begin
        ap_phi_mux_W_V_25_phi_fu_769_p32 = W_V_53_reg_3171;
    end else begin
        ap_phi_mux_W_V_25_phi_fu_769_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd6))) begin
        ap_phi_mux_W_V_26_phi_fu_731_p32 = p_Result_s_fu_1735_p1;
    end else if ((((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd0)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd1)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd2)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd3)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd4)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd5)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd7)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd8)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd9)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd10)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd11)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd12)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd13)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd14)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd15)))) begin
        ap_phi_mux_W_V_26_phi_fu_731_p32 = W_V_54_reg_3191;
    end else begin
        ap_phi_mux_W_V_26_phi_fu_731_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd7))) begin
        ap_phi_mux_W_V_27_phi_fu_693_p32 = p_Result_s_fu_1735_p1;
    end else if ((((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd0)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd1)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd2)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd3)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd4)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd5)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd6)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd8)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd9)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd10)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd11)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd12)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd13)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd14)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd15)))) begin
        ap_phi_mux_W_V_27_phi_fu_693_p32 = W_V_55_reg_3211;
    end else begin
        ap_phi_mux_W_V_27_phi_fu_693_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd8))) begin
        ap_phi_mux_W_V_28_phi_fu_655_p32 = p_Result_s_fu_1735_p1;
    end else if ((((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd0)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd1)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd2)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd3)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd4)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd5)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd6)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd7)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd9)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd10)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd11)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd12)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd13)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd14)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd15)))) begin
        ap_phi_mux_W_V_28_phi_fu_655_p32 = W_V_56_reg_3231;
    end else begin
        ap_phi_mux_W_V_28_phi_fu_655_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd9))) begin
        ap_phi_mux_W_V_29_phi_fu_617_p32 = p_Result_s_fu_1735_p1;
    end else if ((((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd0)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd1)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd2)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd3)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd4)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd5)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd6)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd7)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd8)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd10)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd11)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd12)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd13)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd14)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd15)))) begin
        ap_phi_mux_W_V_29_phi_fu_617_p32 = W_V_57_reg_3251;
    end else begin
        ap_phi_mux_W_V_29_phi_fu_617_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd10))) begin
        ap_phi_mux_W_V_30_phi_fu_579_p32 = p_Result_s_fu_1735_p1;
    end else if ((((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd0)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd1)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd2)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd3)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd4)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd5)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd6)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd7)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd8)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd9)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd11)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd12)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd13)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd14)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd15)))) begin
        ap_phi_mux_W_V_30_phi_fu_579_p32 = W_V_58_reg_3271;
    end else begin
        ap_phi_mux_W_V_30_phi_fu_579_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd11))) begin
        ap_phi_mux_W_V_31_phi_fu_541_p32 = p_Result_s_fu_1735_p1;
    end else if ((((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd0)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd1)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd2)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd3)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd4)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd5)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd6)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd7)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd8)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd9)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd10)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd12)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd13)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd14)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd15)))) begin
        ap_phi_mux_W_V_31_phi_fu_541_p32 = W_V_59_reg_3291;
    end else begin
        ap_phi_mux_W_V_31_phi_fu_541_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd12))) begin
        ap_phi_mux_W_V_32_phi_fu_503_p32 = p_Result_s_fu_1735_p1;
    end else if ((((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd0)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd1)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd2)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd3)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd4)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd5)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd6)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd7)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd8)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd9)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd10)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd11)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd13)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd14)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd15)))) begin
        ap_phi_mux_W_V_32_phi_fu_503_p32 = W_V_60_reg_3311;
    end else begin
        ap_phi_mux_W_V_32_phi_fu_503_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd13))) begin
        ap_phi_mux_W_V_33_phi_fu_465_p32 = p_Result_s_fu_1735_p1;
    end else if ((((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd0)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd1)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd2)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd3)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd4)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd5)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd6)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd7)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd8)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd9)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd10)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd11)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd12)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd14)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd15)))) begin
        ap_phi_mux_W_V_33_phi_fu_465_p32 = W_V_61_reg_3331;
    end else begin
        ap_phi_mux_W_V_33_phi_fu_465_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd14))) begin
        ap_phi_mux_W_V_34_phi_fu_427_p32 = p_Result_s_fu_1735_p1;
    end else if ((((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd0)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd1)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd2)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd3)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd4)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd5)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd6)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd7)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd8)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd9)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd10)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd11)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd12)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd13)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd15)))) begin
        ap_phi_mux_W_V_34_phi_fu_427_p32 = W_V_65_reg_3351;
    end else begin
        ap_phi_mux_W_V_34_phi_fu_427_p32 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd0)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd1)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd2)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd3)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd4)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd5)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd6)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd7)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd8)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd9)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd10)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd11)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd12)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd13)) | ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd14)))) begin
        ap_phi_mux_W_V_35_phi_fu_389_p32 = W_V_63_reg_3371;
    end else if (((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (trunc_ln1313_reg_3520 == 4'd15))) begin
        ap_phi_mux_W_V_35_phi_fu_389_p32 = p_Result_s_fu_1735_p1;
    end else begin
        ap_phi_mux_W_V_35_phi_fu_389_p32 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        blk_strm1_blk_n = blk_strm1_empty_n;
    end else begin
        blk_strm1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (1'b1 == ap_CS_fsm_state3) & (ap_predicate_op170_read_state3 == 1'b1))) begin
        blk_strm1_read = 1'b1;
    end else begin
        blk_strm1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        res = tmp_fu_2734_p49;
    end else begin
        res = res_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((or_ln1296_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign K_V26_address0 = zext_ln587_fu_1671_p1;

assign T1_V_fu_2050_p2 = (add_ln232_5_fu_2044_p2 + add_ln232_3_fu_2036_p2);

assign Wt_V_3_fu_1731_p1 = blk_strm1_dout[63:0];

assign Wt_V_4_fu_1661_p2 = (add_ln232_1_fu_1655_p2 + add_ln232_fu_1649_p2);

assign a_V_2_fu_2138_p2 = (add_ln232_8_fu_2133_p2 + T1_V_fu_2050_p2);

assign a_V_3_fu_1429_p3 = ((icmp_ln1069_fu_1339_p2[0:0] == 1'b1) ? conv3_i_i26331_fu_260 : a_V_fu_228);

assign add_ln232_10_fu_2234_p2 = (a_V_2_reg_3577 + conv3_i_i26331_fu_260);

assign add_ln232_11_fu_1890_p2 = (a_V_3_reg_3449 + conv3_i_i23533_fu_264);

assign add_ln232_12_fu_1895_p2 = (b_V_3_reg_3461 + conv3_i_i20735_fu_268);

assign add_ln232_13_fu_1900_p2 = (c_V_3_reg_3468 + conv3_i_i17937_fu_272);

assign add_ln232_14_fu_2239_p2 = (e_V_2_reg_3572 + conv3_i_i15139_fu_276);

assign add_ln232_15_fu_1905_p2 = (e_V_3_reg_3480 + conv3_i_i12341_fu_280);

assign add_ln232_16_fu_1910_p2 = (f_V_3_reg_3493 + conv3_i_i9543_fu_284);

assign add_ln232_17_fu_1915_p2 = (g_V_3_reg_3499 + conv3_i_i8245_fu_288);

assign add_ln232_1_fu_1655_p2 = (ret_V_22_fu_1643_p2 + W_V_9_fu_324);

assign add_ln232_3_fu_2036_p2 = (K_V26_load_reg_3562 + ret_V_29_reg_3557);

assign add_ln232_4_fu_2040_p2 = (h_V_1_reg_3505 + ret_V_26_reg_3552);

assign add_ln232_5_fu_2044_p2 = (Wt_V_reg_1154 + add_ln232_4_fu_2040_p2);

assign add_ln232_8_fu_2133_p2 = (ret_V_36_reg_3567 + ret_V_33_fu_2122_p2);

assign add_ln232_fu_1649_p2 = (ret_V_fu_1573_p2 + W_V_fu_352);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((blk_strm1_empty_n == 1'b0) & (ap_predicate_op170_read_state3 == 1'b1));
end

always @ (*) begin
    ap_predicate_op170_read_state3 = ((icmp_ln1073_reg_3510 == 1'd1) & (or_ln1296_reg_3415 == 1'd1));
end

assign b_V_3_fu_1437_p3 = ((icmp_ln1069_fu_1339_p2[0:0] == 1'b1) ? conv3_i_i23533_fu_264 : b_V_fu_224);

assign c_V_3_fu_1445_p3 = ((icmp_ln1069_fu_1339_p2[0:0] == 1'b1) ? conv3_i_i20735_fu_268 : c_V_fu_220);

assign counter_V_11_fu_1676_p2 = (counter_V_fu_232 + 8'd1);

assign counter_V_12_fu_1688_p3 = ((icmp_ln1065_fu_1682_p2[0:0] == 1'b1) ? 8'd0 : counter_V_11_fu_1676_p2);

assign d_V_1_fu_1453_p3 = ((icmp_ln1069_fu_1339_p2[0:0] == 1'b1) ? conv3_i_i17937_fu_272 : d_V_fu_216);

assign e_V_2_fu_2128_p2 = (T1_V_fu_2050_p2 + d_V_1_reg_3475);

assign e_V_3_fu_1461_p3 = ((icmp_ln1069_fu_1339_p2[0:0] == 1'b1) ? conv3_i_i15139_fu_276 : e_V_fu_212);

assign empty_41_fu_2364_p1 = rhs_V_1_fu_240[7:0];

assign empty_42_fu_2438_p1 = rhs_V_2_fu_244[7:0];

assign empty_43_fu_2512_p1 = rhs_V_3_fu_248[7:0];

assign empty_44_fu_2586_p1 = rhs_V_4_fu_252[7:0];

assign empty_45_fu_2660_p1 = rhs_V_5_fu_256[7:0];

assign empty_fu_2290_p1 = rhs_V_fu_236[7:0];

assign f_V_3_fu_1469_p3 = ((icmp_ln1069_fu_1339_p2[0:0] == 1'b1) ? conv3_i_i12341_fu_280 : f_V_fu_208);

assign g_V_3_fu_1477_p3 = ((icmp_ln1069_fu_1339_p2[0:0] == 1'b1) ? conv3_i_i9543_fu_284 : g_V_fu_204);

assign h_V_1_fu_1485_p3 = ((icmp_ln1069_fu_1339_p2[0:0] == 1'b1) ? conv3_i_i8245_fu_288 : h_V_fu_200);

assign icmp_ln1065_fu_1682_p2 = ((counter_V_11_fu_1676_p2 == 8'd80) ? 1'b1 : 1'b0);

assign icmp_ln1069_fu_1339_p2 = ((counter_V_fu_232 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1073_fu_1503_p2 = ((tmp_16_fu_1493_p4 == 4'd0) ? 1'b1 : 1'b0);

assign or_ln1296_fu_1351_p2 = (xor_ln1069_fu_1345_p2 | run_fu_356);

assign p_0_0319_1_i1_fu_2452_p4 = {{rhs_V_2_fu_244[15:8]}};

assign p_0_0319_1_i2_fu_2526_p4 = {{rhs_V_3_fu_248[15:8]}};

assign p_0_0319_1_i3_fu_2378_p4 = {{rhs_V_1_fu_240[15:8]}};

assign p_0_0319_1_i4_fu_2600_p4 = {{rhs_V_4_fu_252[15:8]}};

assign p_0_0319_1_i5_fu_2674_p4 = {{rhs_V_5_fu_256[15:8]}};

assign p_0_0319_1_i_fu_2304_p4 = {{rhs_V_fu_236[15:8]}};

assign p_0_0319_2_i1_fu_2472_p4 = {{rhs_V_2_fu_244[23:16]}};

assign p_0_0319_2_i2_fu_2546_p4 = {{rhs_V_3_fu_248[23:16]}};

assign p_0_0319_2_i3_fu_2620_p4 = {{rhs_V_4_fu_252[23:16]}};

assign p_0_0319_2_i4_fu_2694_p4 = {{rhs_V_5_fu_256[23:16]}};

assign p_0_0319_2_i5_fu_2398_p4 = {{rhs_V_1_fu_240[23:16]}};

assign p_0_0319_2_i_fu_2324_p4 = {{rhs_V_fu_236[23:16]}};

assign p_0_0319_3_i1_fu_2492_p4 = {{rhs_V_2_fu_244[31:24]}};

assign p_0_0319_3_i2_fu_2566_p4 = {{rhs_V_3_fu_248[31:24]}};

assign p_0_0319_3_i3_fu_2640_p4 = {{rhs_V_4_fu_252[31:24]}};

assign p_0_0319_3_i4_fu_2714_p4 = {{rhs_V_5_fu_256[31:24]}};

assign p_0_0319_3_i7_fu_2418_p4 = {{rhs_V_1_fu_240[31:24]}};

assign p_0_0319_3_i_fu_2344_p4 = {{rhs_V_fu_236[31:24]}};

assign p_0_0319_4_i1_fu_2502_p4 = {{rhs_V_2_fu_244[39:32]}};

assign p_0_0319_4_i2_fu_2576_p4 = {{rhs_V_3_fu_248[39:32]}};

assign p_0_0319_4_i3_fu_2650_p4 = {{rhs_V_4_fu_252[39:32]}};

assign p_0_0319_4_i4_fu_2724_p4 = {{rhs_V_5_fu_256[39:32]}};

assign p_0_0319_4_i8_fu_2428_p4 = {{rhs_V_1_fu_240[39:32]}};

assign p_0_0319_4_i_fu_2354_p4 = {{rhs_V_fu_236[39:32]}};

assign p_0_0319_5_i1_fu_2482_p4 = {{rhs_V_2_fu_244[47:40]}};

assign p_0_0319_5_i2_fu_2556_p4 = {{rhs_V_3_fu_248[47:40]}};

assign p_0_0319_5_i3_fu_2630_p4 = {{rhs_V_4_fu_252[47:40]}};

assign p_0_0319_5_i4_fu_2704_p4 = {{rhs_V_5_fu_256[47:40]}};

assign p_0_0319_5_i6_fu_2408_p4 = {{rhs_V_1_fu_240[47:40]}};

assign p_0_0319_5_i_fu_2334_p4 = {{rhs_V_fu_236[47:40]}};

assign p_0_0319_6_i1_fu_2462_p4 = {{rhs_V_2_fu_244[55:48]}};

assign p_0_0319_6_i2_fu_2536_p4 = {{rhs_V_3_fu_248[55:48]}};

assign p_0_0319_6_i3_fu_2610_p4 = {{rhs_V_4_fu_252[55:48]}};

assign p_0_0319_6_i4_fu_2388_p4 = {{rhs_V_1_fu_240[55:48]}};

assign p_0_0319_6_i5_fu_2684_p4 = {{rhs_V_5_fu_256[55:48]}};

assign p_0_0319_6_i_fu_2314_p4 = {{rhs_V_fu_236[55:48]}};

assign p_0_0319_7_i1_fu_2442_p4 = {{rhs_V_2_fu_244[63:56]}};

assign p_0_0319_7_i2_fu_2368_p4 = {{rhs_V_1_fu_240[63:56]}};

assign p_0_0319_7_i3_fu_2516_p4 = {{rhs_V_3_fu_248[63:56]}};

assign p_0_0319_7_i4_fu_2590_p4 = {{rhs_V_4_fu_252[63:56]}};

assign p_0_0319_7_i5_fu_2664_p4 = {{rhs_V_5_fu_256[63:56]}};

assign p_0_0319_7_i_fu_2294_p4 = {{rhs_V_fu_236[63:56]}};

assign p_Result_s_fu_1735_p1 = blk_strm1_dout[63:0];

assign r_V_12_fu_1553_p4 = {{W_V_14_fu_344[63:6]}};

assign r_V_13_fu_1623_p4 = {{W_V_1_fu_292[63:7]}};

assign r_V_14_fu_1855_p2 = (e_V_3_reg_3480 ^ 64'd18446744073709551615);

assign r_V_1_fu_2096_p4 = {{a_V_3_reg_3449[63:39]}};

assign r_V_2_fu_1579_p4 = {{W_V_1_fu_292[63:1]}};

assign r_V_3_fu_1601_p4 = {{W_V_1_fu_292[63:8]}};

assign r_V_5_fu_1779_p4 = {{e_V_3_reg_3480[63:14]}};

assign r_V_6_fu_1799_p4 = {{e_V_3_reg_3480[63:18]}};

assign r_V_7_fu_1819_p4 = {{e_V_3_reg_3480[63:41]}};

assign r_V_8_fu_2056_p4 = {{a_V_3_reg_3449[63:28]}};

assign r_V_9_fu_2076_p4 = {{a_V_3_reg_3449[63:34]}};

assign r_V_fu_1509_p4 = {{W_V_14_fu_344[63:19]}};

assign r_V_s_fu_1531_p4 = {{W_V_14_fu_344[63:61]}};

assign ret_V_22_fu_1643_p2 = (xor_ln1545_2_fu_1637_p2 ^ ret_V_40_fu_1615_p3);

assign ret_V_26_fu_1845_p2 = (xor_ln1545_4_fu_1839_p2 ^ ret_V_43_fu_1831_p3);

assign ret_V_29_fu_1865_p2 = (ret_V_45_fu_1860_p2 ^ ret_V_44_fu_1851_p2);

assign ret_V_33_fu_2122_p2 = (xor_ln1545_7_fu_2116_p2 ^ ret_V_48_fu_2108_p3);

assign ret_V_36_fu_1884_p2 = (ret_V_50_fu_1880_p2 ^ ret_V_49_fu_1875_p2);

assign ret_V_37_fu_1523_p3 = {{trunc_ln1739_fu_1519_p1}, {r_V_fu_1509_p4}};

assign ret_V_38_fu_1545_p3 = {{trunc_ln1739_1_fu_1541_p1}, {r_V_s_fu_1531_p4}};

assign ret_V_39_fu_1593_p3 = {{trunc_ln1739_2_fu_1589_p1}, {r_V_2_fu_1579_p4}};

assign ret_V_40_fu_1615_p3 = {{trunc_ln1739_3_fu_1611_p1}, {r_V_3_fu_1601_p4}};

assign ret_V_41_fu_1791_p3 = {{trunc_ln1739_4_fu_1788_p1}, {r_V_5_fu_1779_p4}};

assign ret_V_42_fu_1811_p3 = {{trunc_ln1739_5_fu_1808_p1}, {r_V_6_fu_1799_p4}};

assign ret_V_43_fu_1831_p3 = {{trunc_ln1739_6_fu_1828_p1}, {r_V_7_fu_1819_p4}};

assign ret_V_44_fu_1851_p2 = (f_V_3_reg_3493 & e_V_3_reg_3480);

assign ret_V_45_fu_1860_p2 = (r_V_14_fu_1855_p2 & g_V_3_reg_3499);

assign ret_V_46_fu_2068_p3 = {{trunc_ln1739_7_fu_2065_p1}, {r_V_8_fu_2056_p4}};

assign ret_V_47_fu_2088_p3 = {{trunc_ln1739_8_fu_2085_p1}, {r_V_9_fu_2076_p4}};

assign ret_V_48_fu_2108_p3 = {{trunc_ln1739_9_fu_2105_p1}, {r_V_1_fu_2096_p4}};

assign ret_V_49_fu_1875_p2 = (xor_ln1545_9_fu_1871_p2 & a_V_3_reg_3449);

assign ret_V_50_fu_1880_p2 = (c_V_3_reg_3468 & b_V_3_reg_3461);

assign ret_V_fu_1573_p2 = (xor_ln1545_fu_1567_p2 ^ ret_V_38_fu_1545_p3);

assign run_3_fu_1769_p2 = (xor_ln1314_fu_1763_p2 & run_2_reg_3410);

assign select_ln1065_10_fu_1968_p3 = ((icmp_ln1065_reg_3529[0:0] == 1'b1) ? add_ln232_13_fu_1900_p2 : select_ln1298_2_reg_3429);

assign select_ln1065_11_fu_1974_p3 = ((icmp_ln1065_reg_3529[0:0] == 1'b1) ? add_ln232_12_fu_1895_p2 : select_ln1298_3_reg_3434);

assign select_ln1065_12_fu_1980_p3 = ((icmp_ln1065_reg_3529[0:0] == 1'b1) ? add_ln232_11_fu_1890_p2 : select_ln1298_4_reg_3439);

assign select_ln1065_13_fu_2264_p3 = ((icmp_ln1065_reg_3529[0:0] == 1'b1) ? add_ln232_10_fu_2234_p2 : select_ln1298_5_reg_3444);

assign select_ln1065_1_fu_1927_p3 = ((icmp_ln1065_reg_3529[0:0] == 1'b1) ? add_ln232_16_fu_1910_p2 : conv3_i_i9543_fu_284);

assign select_ln1065_2_fu_1934_p3 = ((icmp_ln1065_reg_3529[0:0] == 1'b1) ? add_ln232_15_fu_1905_p2 : conv3_i_i12341_fu_280);

assign select_ln1065_3_fu_2244_p3 = ((icmp_ln1065_reg_3529[0:0] == 1'b1) ? add_ln232_14_fu_2239_p2 : conv3_i_i15139_fu_276);

assign select_ln1065_4_fu_1941_p3 = ((icmp_ln1065_reg_3529[0:0] == 1'b1) ? add_ln232_13_fu_1900_p2 : conv3_i_i17937_fu_272);

assign select_ln1065_5_fu_1948_p3 = ((icmp_ln1065_reg_3529[0:0] == 1'b1) ? add_ln232_12_fu_1895_p2 : conv3_i_i20735_fu_268);

assign select_ln1065_6_fu_1955_p3 = ((icmp_ln1065_reg_3529[0:0] == 1'b1) ? add_ln232_11_fu_1890_p2 : conv3_i_i23533_fu_264);

assign select_ln1065_7_fu_2251_p3 = ((icmp_ln1065_reg_3529[0:0] == 1'b1) ? add_ln232_10_fu_2234_p2 : conv3_i_i26331_fu_260);

assign select_ln1065_8_fu_1962_p3 = ((icmp_ln1065_reg_3529[0:0] == 1'b1) ? add_ln232_15_fu_1905_p2 : select_ln1298_reg_3419);

assign select_ln1065_9_fu_2258_p3 = ((icmp_ln1065_reg_3529[0:0] == 1'b1) ? add_ln232_14_fu_2239_p2 : select_ln1298_1_reg_3424);

assign select_ln1065_fu_1920_p3 = ((icmp_ln1065_reg_3529[0:0] == 1'b1) ? add_ln232_17_fu_1915_p2 : conv3_i_i8245_fu_288);

assign select_ln1298_1_fu_1389_p3 = ((icmp_ln1069_fu_1339_p2[0:0] == 1'b1) ? conv3_i_i15139_fu_276 : rhs_V_4_fu_252);

assign select_ln1298_2_fu_1397_p3 = ((icmp_ln1069_fu_1339_p2[0:0] == 1'b1) ? conv3_i_i17937_fu_272 : rhs_V_3_fu_248);

assign select_ln1298_3_fu_1405_p3 = ((icmp_ln1069_fu_1339_p2[0:0] == 1'b1) ? conv3_i_i20735_fu_268 : rhs_V_2_fu_244);

assign select_ln1298_4_fu_1413_p3 = ((icmp_ln1069_fu_1339_p2[0:0] == 1'b1) ? conv3_i_i23533_fu_264 : rhs_V_1_fu_240);

assign select_ln1298_5_fu_1421_p3 = ((icmp_ln1069_fu_1339_p2[0:0] == 1'b1) ? conv3_i_i26331_fu_260 : rhs_V_fu_236);

assign select_ln1298_fu_1381_p3 = ((icmp_ln1069_fu_1339_p2[0:0] == 1'b1) ? conv3_i_i12341_fu_280 : rhs_V_5_fu_256);

assign tmp_16_fu_1493_p4 = {{counter_V_fu_232[7:4]}};

assign tmp_17_fu_1755_p3 = blk_strm1_dout[32'd64];

assign tmp_fu_2734_p49 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{empty_45_fu_2660_p1}, {p_0_0319_1_i5_fu_2674_p4}}, {p_0_0319_2_i4_fu_2694_p4}}, {p_0_0319_3_i4_fu_2714_p4}}, {p_0_0319_4_i4_fu_2724_p4}}, {p_0_0319_5_i4_fu_2704_p4}}, {p_0_0319_6_i5_fu_2684_p4}}, {p_0_0319_7_i5_fu_2664_p4}}, {empty_44_fu_2586_p1}}, {p_0_0319_1_i4_fu_2600_p4}}, {p_0_0319_2_i3_fu_2620_p4}}, {p_0_0319_3_i3_fu_2640_p4}}, {p_0_0319_4_i3_fu_2650_p4}}, {p_0_0319_5_i3_fu_2630_p4}}, {p_0_0319_6_i3_fu_2610_p4}}, {p_0_0319_7_i4_fu_2590_p4}}, {empty_43_fu_2512_p1}}, {p_0_0319_1_i2_fu_2526_p4}}, {p_0_0319_2_i2_fu_2546_p4}}, {p_0_0319_3_i2_fu_2566_p4}}, {p_0_0319_4_i2_fu_2576_p4}}, {p_0_0319_5_i2_fu_2556_p4}}, {p_0_0319_6_i2_fu_2536_p4}}, {p_0_0319_7_i3_fu_2516_p4}}, {empty_42_fu_2438_p1}}, {p_0_0319_1_i1_fu_2452_p4}}, {p_0_0319_2_i1_fu_2472_p4}}, {p_0_0319_3_i1_fu_2492_p4}}, {p_0_0319_4_i1_fu_2502_p4}}, {p_0_0319_5_i1_fu_2482_p4}}, {p_0_0319_6_i1_fu_2462_p4}}, {p_0_0319_7_i1_fu_2442_p4}}, {empty_41_fu_2364_p1}}, {p_0_0319_1_i3_fu_2378_p4}}, {p_0_0319_2_i5_fu_2398_p4}}, {p_0_0319_3_i7_fu_2418_p4}}, {p_0_0319_4_i8_fu_2428_p4}}, {p_0_0319_5_i6_fu_2408_p4}}, {p_0_0319_6_i4_fu_2388_p4}}, {p_0_0319_7_i2_fu_2368_p4}}, {empty_fu_2290_p1}}, {p_0_0319_1_i_fu_2304_p4}}, {p_0_0319_2_i_fu_2324_p4}}, {p_0_0319_3_i_fu_2344_p4}}, {p_0_0319_4_i_fu_2354_p4}}, {p_0_0319_5_i_fu_2334_p4}}, {p_0_0319_6_i_fu_2314_p4}}, {p_0_0319_7_i_fu_2294_p4}};

assign trunc_ln1313_fu_1667_p1 = counter_V_fu_232[3:0];

assign trunc_ln1739_1_fu_1541_p1 = W_V_14_fu_344[60:0];

assign trunc_ln1739_2_fu_1589_p1 = W_V_1_fu_292[0:0];

assign trunc_ln1739_3_fu_1611_p1 = W_V_1_fu_292[7:0];

assign trunc_ln1739_4_fu_1788_p1 = e_V_3_reg_3480[13:0];

assign trunc_ln1739_5_fu_1808_p1 = e_V_3_reg_3480[17:0];

assign trunc_ln1739_6_fu_1828_p1 = e_V_3_reg_3480[40:0];

assign trunc_ln1739_7_fu_2065_p1 = a_V_3_reg_3449[27:0];

assign trunc_ln1739_8_fu_2085_p1 = a_V_3_reg_3449[33:0];

assign trunc_ln1739_9_fu_2105_p1 = a_V_3_reg_3449[38:0];

assign trunc_ln1739_fu_1519_p1 = W_V_14_fu_344[18:0];

assign xor_ln1069_fu_1345_p2 = (icmp_ln1069_fu_1339_p2 ^ 1'd1);

assign xor_ln1314_fu_1763_p2 = (tmp_17_fu_1755_p3 ^ 1'd1);

assign xor_ln1545_2_fu_1637_p2 = (zext_ln1739_1_fu_1633_p1 ^ ret_V_39_fu_1593_p3);

assign xor_ln1545_4_fu_1839_p2 = (ret_V_42_fu_1811_p3 ^ ret_V_41_fu_1791_p3);

assign xor_ln1545_7_fu_2116_p2 = (ret_V_47_fu_2088_p3 ^ ret_V_46_fu_2068_p3);

assign xor_ln1545_9_fu_1871_p2 = (c_V_3_reg_3468 ^ b_V_3_reg_3461);

assign xor_ln1545_fu_1567_p2 = (zext_ln1739_fu_1563_p1 ^ ret_V_37_fu_1523_p3);

assign zext_ln1739_1_fu_1633_p1 = r_V_13_fu_1623_p4;

assign zext_ln1739_fu_1563_p1 = r_V_12_fu_1553_p4;

assign zext_ln587_fu_1671_p1 = counter_V_fu_232;

endmodule //hmac_generateMsgScheduleOneTrip_384u_22
