#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Jun 19 14:13:33 2018
# Process ID: 13456
# Log file: C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPU/vivado.log
# Journal file: C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPU/multipleCycleCPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 721.672 ; gain = 172.207
save_project_as multipleCycleCPUBasy3 C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3 -force
launch_runs impl_1
[Tue Jun 19 14:18:19 2018] Launched synth_1...
Run output will be captured here: C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/synth_1/runme.log
[Tue Jun 19 14:18:20 2018] Launched impl_1...
Run output will be captured here: C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_1/runme.log
close [ open C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/clk_div.v w ]
add_files C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/clk_div.v
update_compile_order -fileset sources_1
close [ open C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/display.v w ]
add_files C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/display.v
update_compile_order -fileset sources_1
close [ open C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/manualClock.v w ]
add_files C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/manualClock.v
update_compile_order -fileset sources_1
close [ open C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/selectDisplay.v w ]
add_files C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/selectDisplay.v
update_compile_order -fileset sources_1
remove_files C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/selectDisplay.v
file delete -force C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/selectDisplay.v
close [ open C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/SelectDisplay.v w ]
add_files C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/SelectDisplay.v
update_compile_order -fileset sources_1
close [ open C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/Basy3CPU.v w ]
add_files C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/Basy3CPU.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Jun 19 14:42:04 2018] Launched synth_1...
Run output will be captured here: C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/synth_1/runme.log
[Tue Jun 19 14:42:04 2018] Launched impl_1...
Run output will be captured here: C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Jun 19 14:42:41 2018] Launched synth_1...
Run output will be captured here: C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/synth_1/runme.log
[Tue Jun 19 14:42:41 2018] Launched impl_1...
Run output will be captured here: C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Jun 19 14:45:24 2018] Launched synth_1...
Run output will be captured here: C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/synth_1/runme.log
[Tue Jun 19 14:45:24 2018] Launched impl_1...
Run output will be captured here: C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Jun 19 14:46:10 2018] Launched synth_1...
Run output will be captured here: C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/synth_1/runme.log
[Tue Jun 19 14:46:10 2018] Launched impl_1...
Run output will be captured here: C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/ALU.v" into library work [C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/Basy3CPU.v" into library work [C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/Basy3CPU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/CU.v" into library work [C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/CU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/DR.v" into library work [C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/DR.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/DataMem.v" into library work [C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/DataMem.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/Extend.v" into library work [C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/Extend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/ExtendSa.v" into library work [C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/ExtendSa.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/IR.v" into library work [C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/IR.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v" into library work [C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/MUX_32bits_2to1.v" into library work [C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/MUX_32bits_2to1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/MUX_5bit_4to1.v" into library work [C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/MUX_5bit_4to1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/PC.v" into library work [C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/PC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/RF.v" into library work [C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/RF.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/SelectDisplay.v" into library work [C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/SelectDisplay.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/clk_div.v" into library work [C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/clk_div.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/display.v" into library work [C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/manualClock.v" into library work [C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/manualClock.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/multiCycleCPU.v" into library work [C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/multiCycleCPU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/nextPC.v" into library work [C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/nextPC.v:1]
[Tue Jun 19 14:48:46 2018] Launched synth_1...
Run output will be captured here: C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/synth_1/runme.log
launch_runs impl_1
[Tue Jun 19 14:50:40 2018] Launched impl_1...
Run output will be captured here: C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_1/runme.log
file mkdir C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1
file mkdir C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new
close [ open C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Jun 19 14:53:25 2018] Launched synth_1...
Run output will be captured here: C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/synth_1/runme.log
[Tue Jun 19 14:53:25 2018] Launched impl_1...
Run output will be captured here: C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1
[Tue Jun 19 14:56:02 2018] Launched impl_1...
Run output will be captured here: C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_1/runme.log
open_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Jun 19 15:13:36 2018] Launched synth_1...
Run output will be captured here: C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/synth_1/runme.log
[Tue Jun 19 15:13:36 2018] Launched impl_1...
Run output will be captured here: C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Jun 19 15:17:21 2018] Launched synth_1...
Run output will be captured here: C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/synth_1/runme.log
[Tue Jun 19 15:17:21 2018] Launched impl_1...
Run output will be captured here: C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LDCP => LDCP (LDCE, LUT3, LUT3, VCC, GND): 3 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 12 instances

INFO: [Common 17-344] 'open_run' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 19 16:25:36 2018...
