* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:02:28

* File Generated:     Dec 17 2017 21:46:17

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX4K
    Package:       TQ144

Design statistics:
------------------
    FFs:                  227
    LUTs:                 420
    RAMs:                 0
    IOBs:                 24
    GBs:                  6
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 435/3520
        Combinational Logic Cells: 208      out of   3520      5.90909%
        Sequential Logic Cells:    227      out of   3520      6.44886%
        Logic Tiles:               88       out of   440       20%
    Registers: 
        Logic Registers:           227      out of   3520      6.44886%
        IO Registers:              0        out of   880       0
    Block RAMs:                    0        out of   20        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                5        out of   107       4.6729%
        Output Pins:               19       out of   107       17.757%
        InOut Pins:                0        out of   107       0%
    Global Buffers:                6        out of   8         75%
    PLLs:                          0        out of   2         0%

IO Bank Utilization:
--------------------
    Bank 3: 11       out of   28        39.2857%
    Bank 1: 8        out of   29        27.5862%
    Bank 0: 3        out of   27        11.1111%
    Bank 2: 2        out of   23        8.69565%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name        
    ----------  ---------  -----------  -------  -------  -----------    -----------        
    63          Input      SB_LVCMOS    No       2        Simple Input   switch_up          
    64          Input      SB_LVCMOS    No       2        Simple Input   switch_start_stop  
    129         Input      SB_LVCMOS    No       0        Simple Input   CLK                
    136         Input      SB_LVCMOS    No       0        Simple Input   switch_dn          
    138         Input      SB_LVCMOS    No       0        Simple Input   switch_cancel      

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name        
    ----------  ---------  -----------  -------  -------  -----------    -----------        
    1           Output     SB_LVCMOS    No       3        Simple Output  DIGIT[0]           
    2           Output     SB_LVCMOS    No       3        Simple Output  SEG1[0]            
    8           Output     SB_LVCMOS    No       3        Simple Output  SEG2[7]            
    9           Output     SB_LVCMOS    No       3        Simple Output  SEG1[1]            
    10          Output     SB_LVCMOS    No       3        Simple Output  SEG1[2]            
    15          Output     SB_LVCMOS    No       3        Simple Output  SEG1[3]            
    16          Output     SB_LVCMOS    No       3        Simple Output  SEG1[4]            
    19          Output     SB_LVCMOS    No       3        Simple Output  SEG1[5]            
    20          Output     SB_LVCMOS    No       3        Simple Output  SEG1[6]            
    33          Output     SB_LVCMOS    No       3        Simple Output  SEG1[7]            
    34          Output     SB_LVCMOS    No       3        Simple Output  BUZZER             
    85          Output     SB_LVCMOS    No       1        Simple Output  DIGIT[1]           
    88          Output     SB_LVCMOS    No       1        Simple Output  SEG2[0]            
    91          Output     SB_LVCMOS    No       1        Simple Output  SEG2[1]            
    94          Output     SB_LVCMOS    No       1        Simple Output  SEG2[2]            
    97          Output     SB_LVCMOS    No       1        Simple Output  SEG2[3]            
    99          Output     SB_LVCMOS    No       1        Simple Output  SEG2[4]            
    102         Output     SB_LVCMOS    No       1        Simple Output  SEG2[5]            
    105         Output     SB_LVCMOS    No       1        Simple Output  SEG2[6]            

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name    
    -------------  -------  ---------  ------  -----------    
    7              0        IO         227     CLK_c_g        
    3              3                   28      un1_state_3_g  
    0              2                   17      d4.idle_i_g    
    2              1                   17      d3.idle_i_g    
    4              0                   17      d2.idle_i_g    
    6              3                   17      d1.idle_i_g    


Router Summary:
---------------
    Status:  Successful
    Runtime: 12 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile     3019 out of 146184      2.06521%
                          Span 4      469 out of  29696      1.57934%
                         Span 12       66 out of   5632      1.17188%
                  Global network        6 out of      8      75%
      Vertical Inter-LUT Connect       54 out of   6720      0.803571%

