# RISC-V RV32I Physical Design Project - ASAP7 (7nm)

## Project Overview

| Attribute | Value |
|-----------|-------|
| **Design** | RISC-V RV32I 5-Stage Pipeline CPU |
| **Target PDK** | ASAP7 (7nm FinFET) |
| **Target Frequency** | 500 MHz (2ns period) |
| **Standard Cells** | asap7sc7p5t |
| **SRAM** | Fake SRAM (synthesized to flip-flops) |
| **Tools** | Yosys + OpenROAD |

## Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                         riscv_soc                               â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚                     riscv_core                           â”‚  â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”           â”‚  â”‚
â”‚  â”‚  â”‚ IF  â”‚â†’ â”‚ ID  â”‚â†’ â”‚ EX  â”‚â†’ â”‚ MEM â”‚â†’ â”‚ WB  â”‚           â”‚  â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”˜           â”‚  â”‚
â”‚  â”‚     â†‘        â”‚        â”‚                                  â”‚  â”‚
â”‚  â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”˜ (Forwarding & Hazard)           â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚
â”‚  â”‚  IMEM (SRAM)   â”‚  â”‚  DMEM (SRAM)   â”‚  â”‚    GPIO    â”‚       â”‚
â”‚  â”‚  Fake (FF)     â”‚  â”‚   Fake (FF)    â”‚  â”‚   32-bit   â”‚       â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## Fake SRAM vs Real SRAM

| Aspect | Real SRAM (SKY130) | Fake SRAM (ASAP7) |
|--------|-------------------|-------------------|
| **Implementation** | Hard macro (OpenRAM) | Flip-flops |
| **Synthesis** | Blackboxed | Fully synthesized |
| **Area** | Compact (~0.7 mmÂ²) | Large (many FFs) |
| **Timing** | Fixed (from .lib) | Depends on synthesis |
| **Why?** | Macro available | No ASAP7 SRAM macro |

---

## Progress Tracker

### Phase 1: RTL Design âœ…
- [x] RISC-V core (same as SKY130)
- [x] Fake SRAM module (synthesizable)
- [x] Top-level SoC integration
- [x] Verify synthesis compatibility

### Phase 2: Synthesis âœ…
- [x] Yosys synthesis to ASAP7 cells
- [x] Gate count: **164,673 cells** (32,800 DFFs for fake SRAM)
- [x] ABC mapping with AO/OA/INVBUF/SIMPLE libraries

**Synthesis Statistics:**
| Cell Type | Count |
|-----------|-------|
| DFFHQNx1_ASAP7_75t_R | 32,800 |
| DFFASRHQNx1_ASAP7_75t_R | 474 |
| AOI21xp33_ASAP7_75t_R | 32,576 |
| NOR2xp33_ASAP7_75t_R | 35,082 |
| AND2x2_ASAP7_75t_R | 12,816 |
| Other combinational | ~50,925 |
| **Total** | **164,673** |

### Phase 3: Floorplanning âœ…
- [x] Define die area: **228 Ã— 228 Âµm**
- [x] Core area: **218 Ã— 218 Âµm**
- [x] Create 808 placement rows
- [x] Place 130 I/O pins (M4/M5 layers)

![Floorplan Overview](docs/images/02_floorplan/floorplanning.png)

![Floorplan I/O Pins](docs/images/02_floorplan/floorplanning_port.png)

### Phase 4: Placement âœ…
- [x] Global placement (density: 60%)
- [x] Detail placement (legalization)
- [x] **Design area:** 19,106 ÂµmÂ² @ 45% utilization

![Placement Global View](docs/images/03_placement/placement_global_view.png)

![Placement Zoom](docs/images/03_placement/placement_zoom.png)

### Phase 5: Clock Tree Synthesis (CTS) âœ…
- [x] Build clock tree (500 MHz target)
- [x] Buffer insertion: **6,303 clock buffers**
- [x] Tree depth: **8 levels**
- [x] Clock skew: **35.03 ps**

![CTS Overview](docs/images/04_cts/cts_overview.png)

![CTS Clock Tree](docs/images/04_cts/cts_zoom.png)

### Phase 6: Routing ğŸ”²
- [ ] Global routing
- [ ] Detailed routing (9 metal layers)
- [ ] DRC fixes

### Phase 7: Signoff ğŸ”²
- [ ] Static Timing Analysis
- [ ] Power analysis
- [ ] Final reports

---

## Key Differences vs SKY130 Project

| Aspect | ASAP7 (7nm) | SKY130 (130nm) |
|--------|-------------|----------------|
| Target Frequency | 500 MHz | 100 MHz |
| Clock Period | 2 ns | 10 ns |
| SRAM | Fake (flip-flops) | Real macros |
| Cell Library | asap7sc7p5t | sky130_fd_sc_hd |
| Metal Layers | 9 (M1-M9) | 5 (li1-met5) |
| VDD | 0.7 V | 1.8 V |
| Min Feature | 7 nm | 130 nm |

---

## Files Structure

```
riscv-asap7/
â”œâ”€â”€ README.md                 # This file
â”œâ”€â”€ src/                      # RTL source files
â”‚   â”œâ”€â”€ riscv_pkg.v
â”‚   â”œâ”€â”€ alu.v
â”‚   â”œâ”€â”€ decoder.v
â”‚   â”œâ”€â”€ register_file.v
â”‚   â”œâ”€â”€ branch_unit.v
â”‚   â”œâ”€â”€ hazard_unit.v
â”‚   â”œâ”€â”€ memory_controller.v
â”‚   â”œâ”€â”€ pipeline_registers.v
â”‚   â”œâ”€â”€ fake_sram.v           # Synthesizable SRAM
â”‚   â”œâ”€â”€ riscv_core.v
â”‚   â””â”€â”€ riscv_soc.v
â”œâ”€â”€ constraints/
â”‚   â””â”€â”€ design.sdc            # 500 MHz timing constraints
â”œâ”€â”€ scripts/
â”‚   â”œâ”€â”€ 01_synthesis.ys
â”‚   â”œâ”€â”€ 02_floorplan.tcl
â”‚   â”œâ”€â”€ 03_placement.tcl
â”‚   â”œâ”€â”€ 04_cts.tcl
â”‚   â”œâ”€â”€ 05_routing.tcl
â”‚   â””â”€â”€ 06_signoff.tcl
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ images/               # Screenshots
â”‚   â”œâ”€â”€ quiz_phase1_rtl.md
â”‚   â”œâ”€â”€ quiz_phase2_synthesis.md
â”‚   â”œâ”€â”€ quiz_phase3_floorplan.md
â”‚   â”œâ”€â”€ quiz_phase4_placement.md
â”‚   â”œâ”€â”€ quiz_phase5_cts.md
â”‚   â””â”€â”€ quiz_phase6_routing.md
â””â”€â”€ results/                  # Output files
    â””â”€â”€ riscv_soc/
        â”œâ”€â”€ 01_synthesis/
        â”œâ”€â”€ 02_floorplan/
        â”œâ”€â”€ 03_placement/
        â””â”€â”€ ...
```

---

## Quiz Progress

| Phase | Quiz | Score |
|-------|------|-------|
| Phase 1 | RTL Design | âœ… 5/5 |
| Phase 2 | Synthesis | âœ… 4/5 |
| Phase 3 | Floorplan | âœ… 5/5 |
| Phase 4 | Placement | âœ… 5/5 |
| Phase 5 | CTS | âœ… 4/5 |

---

## How to Run

```bash
# Phase 2: Synthesis
cd riscv-asap7
yosys -s scripts/01_synthesis.ys

# Phase 3: Floorplan
openroad -no_init scripts/02_floorplan.tcl

# Phase 4: Placement
openroad -no_init scripts/03_placement.tcl

# Phase 5: CTS
openroad -no_init scripts/04_cts.tcl

# Phase 6: Routing
openroad -no_init scripts/05_routing.tcl

# View results in GUI
openroad -gui scripts/view_placement.tcl
openroad -gui scripts/view_cts.tcl
```

---

## Notes & Learnings

### Synthesis Challenges
- ABC requires multiple liberty files (AO, OA, INVBUF, SIMPLE, SEQ)
- Using compressed `.lib.gz` files with `-script abc_speed.script` is essential
- `setundef -zero` must be called before ABC to replace X values

### Floorplan Observations
- 164,673 cells with 45% utilization
- Die size ~228 Âµm Ã— 228 Âµm (very small at 7nm!)
- I/O pins placed on M4 (horizontal) and M5 (vertical)

### Placement Results
- Global placement converged at iteration 487
- HPWL: 1.26 million Âµm after legalization
- Timing: WNS = -36.7 ns (will improve after CTS and routing)

### CTS Results
- Clock buffers inserted: 6,303 (BUFx2 to BUFx12)
- Tree depth: 8 levels (H-tree topology)
- Clock skew: 35.03 ps (excellent for 2ns period)
- Root buffer: BUFx12_ASAP7_75t_R
