Reading in the Synopsys vhdl primitives.

Inferred memory devices in process 'WBctrl'
	in routine UART line 121 in file
         'C:/phili/miniuart/impl/xilinx~2/xilinx/miniuart.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      LoadA_reg      | Flip-flop |   1   |  -  | -  | N  | N  | N  | N  | N  |
|      ReadA_reg      | Flip-flop |   1   |  -  | -  | N  | N  | N  | N  | N  |
|     TxData_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

LoadA_reg
---------
    set/reset/toggle: none


ReadA_reg
---------
    set/reset/toggle: none


TxData_reg (width 8)
--------------------
    set/reset/toggle: none


Writing to hnl file 'c:\Phili\MiniUART\impl\Xilinx_xcs10\Xilinx\xilinx/workdirs/WORK/UART.hnl'
