// Seed: 127438151
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    output wor id_2,
    input tri0 id_3,
    input wand id_4,
    input uwire id_5
    , id_10,
    input supply1 id_6,
    output tri id_7
    , id_11,
    input tri0 id_8
);
  assign id_11 = !-1;
  wire id_12;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd29,
    parameter id_24 = 32'd31
) (
    input tri0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wor id_3,
    input tri1 id_4,
    input supply1 void id_5,
    input wand id_6,
    input tri0 id_7,
    input supply0 id_8,
    input tri id_9,
    input tri1 _id_10,
    output tri0 id_11,
    input uwire id_12,
    input tri1 id_13,
    output tri0 id_14,
    output wire id_15,
    output wire id_16,
    input tri1 id_17,
    input supply0 id_18,
    input wire id_19,
    input tri0 id_20,
    input tri1 id_21,
    input tri0 id_22,
    input wor id_23,
    input supply0 _id_24
);
  wire [id_24 : 1  &  1  -  1 'd0] id_26, id_27;
  wire [id_10 : -1] id_28;
  module_0 modCall_1 (
      id_15,
      id_20,
      id_16,
      id_9,
      id_8,
      id_19,
      id_21,
      id_15,
      id_18
  );
endmodule
