<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BT AUDIO SDK: sdk/src/sample/rws/vendor/sensor/mems/inv_42607/imu/inv_imu_transport.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="my_customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="bbpro-h55px.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BT AUDIO SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,true,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_243a4ba6b4f893d71afbb5a3e90552fa.html">sdk</a></li><li class="navelem"><a class="el" href="dir_9866d35d0a4df943a300229bd35168d0.html">src</a></li><li class="navelem"><a class="el" href="dir_d5017273838817d214290242f8c2b102.html">sample</a></li><li class="navelem"><a class="el" href="dir_92f396fa14f8ee2a3e11cbe1846b0ee6.html">rws</a></li><li class="navelem"><a class="el" href="dir_2af70cbcd4aa5d4c449d2eb91a830f13.html">vendor</a></li><li class="navelem"><a class="el" href="dir_69f7bfc86000696bd348c333c1625cba.html">sensor</a></li><li class="navelem"><a class="el" href="dir_7b3b25479647e98903c86de4dd89f9d0.html">mems</a></li><li class="navelem"><a class="el" href="dir_705cb1d885efc2151a7edbaa780793b1.html">inv_42607</a></li><li class="navelem"><a class="el" href="dir_21674e5a1894b8aa7dae9ccf66fa1cee.html">imu</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">inv_imu_transport.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#ifndef _INV_IMU_TRANSPORT_H_</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#define _INV_IMU_TRANSPORT_H_</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;</div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/* forward declaration */</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">struct </span><a class="code" href="structinv__imu__device.html">inv_imu_device</a>;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;{</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;    UI_I2C,</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;    UI_SPI4,</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;    UI_SPI3</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;} SERIAL_IF_TYPE_t;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="structinv__imu__serif.html">   25</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structinv__imu__serif.html">inv_imu_serif</a></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;{</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="structinv__imu__serif.html#ae376f130b17d169ee51be68077a89ed0">   27</a></span>&#160;    <span class="keywordtype">void</span> *<a class="code" href="structinv__imu__serif.html#ae376f130b17d169ee51be68077a89ed0">context</a>;</div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="structinv__imu__serif.html#a9ccd68d0832b6498d60e115bb9b937c1">   28</a></span>&#160;    int (*<a class="code" href="structinv__imu__serif.html#a9ccd68d0832b6498d60e115bb9b937c1">read_reg</a>)(<span class="keyword">struct </span><a class="code" href="structinv__imu__serif.html">inv_imu_serif</a> *serif, uint8_t reg, uint8_t *buf, uint32_t len);</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="structinv__imu__serif.html#a6330d7cf16a8efd30096e5afbda54172">   29</a></span>&#160;    int (*<a class="code" href="structinv__imu__serif.html#a6330d7cf16a8efd30096e5afbda54172">write_reg</a>)(<span class="keyword">struct </span><a class="code" href="structinv__imu__serif.html">inv_imu_serif</a> *serif, uint8_t reg, <span class="keyword">const</span> uint8_t *buf, uint32_t len);</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="structinv__imu__serif.html#af97ffaa83bd38c58826f9b4fbcfb9941">   30</a></span>&#160;    int (*<a class="code" href="structinv__imu__serif.html#af97ffaa83bd38c58826f9b4fbcfb9941">configure</a>)(<span class="keyword">struct </span><a class="code" href="structinv__imu__serif.html">inv_imu_serif</a> *serif);</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="structinv__imu__serif.html#a5c022effbb237b8ff9ac2b98df11c9f2">   31</a></span>&#160;    uint32_t <a class="code" href="structinv__imu__serif.html#a5c022effbb237b8ff9ac2b98df11c9f2">max_read</a>;</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structinv__imu__serif.html#ae1fdb8948acd85dd2900792d25139074">   32</a></span>&#160;    uint32_t <a class="code" href="structinv__imu__serif.html#ae1fdb8948acd85dd2900792d25139074">max_write</a>;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structinv__imu__serif.html#a3172043012d4b3acdb3288c0f83b5841">   33</a></span>&#160;    SERIAL_IF_TYPE_t <a class="code" href="structinv__imu__serif.html#a3172043012d4b3acdb3288c0f83b5841">serif_type</a>;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;};</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structinv__imu__transport.html">   38</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structinv__imu__transport.html">inv_imu_transport</a></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;{</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="structinv__imu__transport.html#ae22faf614fa090a8937e9ad10545a692">   41</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structinv__imu__serif.html">inv_imu_serif</a> <a class="code" href="structinv__imu__transport.html#ae22faf614fa090a8937e9ad10545a692">serif</a>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="comment">/*Contains mirrored values of some IP registers */</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structinv__imu__transport_1_1register__cache.html">   44</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structinv__imu__transport_1_1register__cache.html">register_cache</a></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    {</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structinv__imu__transport_1_1register__cache.html#a57fc3d1ff04218aaf62f84ae5bc62b46">   46</a></span>&#160;        uint8_t <a class="code" href="structinv__imu__transport_1_1register__cache.html#a57fc3d1ff04218aaf62f84ae5bc62b46">intf_cfg_1_reg</a>;      </div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structinv__imu__transport_1_1register__cache.html#adb4544c6bf29cc8c5fcbd6a1664e4e3a">   47</a></span>&#160;        uint8_t <a class="code" href="structinv__imu__transport_1_1register__cache.html#adb4544c6bf29cc8c5fcbd6a1664e4e3a">pwr_mngt_0_reg</a>;      </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structinv__imu__transport_1_1register__cache.html#a90a1212a54dd53add0f631887966b374">   48</a></span>&#160;        uint8_t <a class="code" href="structinv__imu__transport_1_1register__cache.html#a90a1212a54dd53add0f631887966b374">gyro_cfg_0_reg</a>;      </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structinv__imu__transport_1_1register__cache.html#a27e1b10859557da3a89d191b7da3d961">   49</a></span>&#160;        uint8_t <a class="code" href="structinv__imu__transport_1_1register__cache.html#a27e1b10859557da3a89d191b7da3d961">accel_cfg_0_reg</a>;     </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structinv__imu__transport_1_1register__cache.html#aa8bab2ce259d0457d778d00432f3e267">   50</a></span>&#160;        uint8_t <a class="code" href="structinv__imu__transport_1_1register__cache.html#aa8bab2ce259d0457d778d00432f3e267">tmst_cfg_1_reg</a>;      </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="structinv__imu__transport_1_1register__cache.html#a642960ddf0b874bc0d294807f210823a">   51</a></span>&#160;        uint8_t <a class="code" href="structinv__imu__transport_1_1register__cache.html#a642960ddf0b874bc0d294807f210823a">int_source_0_reg</a>;    </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="structinv__imu__transport_1_1register__cache.html#adbaaaf67f6e5413d82f6e312d8a0445a">   52</a></span>&#160;        uint8_t <a class="code" href="structinv__imu__transport_1_1register__cache.html#adbaaaf67f6e5413d82f6e312d8a0445a">int_source_1_reg</a>;    </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="structinv__imu__transport_1_1register__cache.html#a3cc228864506e00012396ff135f192e0">   53</a></span>&#160;        uint8_t <a class="code" href="structinv__imu__transport_1_1register__cache.html#a3cc228864506e00012396ff135f192e0">int_source_3_reg</a>;    </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structinv__imu__transport_1_1register__cache.html#a23f5e93222283de05559aff541139776">   54</a></span>&#160;        uint8_t <a class="code" href="structinv__imu__transport_1_1register__cache.html#a23f5e93222283de05559aff541139776">int_source_4_reg</a>;    </div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="structinv__imu__transport_1_1register__cache.html#aa09c2322bdffc7bc5b06a829b0369013">   55</a></span>&#160;        uint8_t <a class="code" href="structinv__imu__transport_1_1register__cache.html#aa09c2322bdffc7bc5b06a829b0369013">int_source_6_reg</a>;    </div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structinv__imu__transport_1_1register__cache.html#a831ebb9bf85c2a0d10885cfc8e0cfb6a">   56</a></span>&#160;        uint8_t <a class="code" href="structinv__imu__transport_1_1register__cache.html#a831ebb9bf85c2a0d10885cfc8e0cfb6a">int_source_7_reg</a>;    </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structinv__imu__transport_1_1register__cache.html#ae16c4eba6faac720fd59b2ed9c704f7b">   57</a></span>&#160;        uint8_t <a class="code" href="structinv__imu__transport_1_1register__cache.html#ae16c4eba6faac720fd59b2ed9c704f7b">int_source_8_reg</a>;    </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="structinv__imu__transport_1_1register__cache.html#a610b78dae3dd958344cf52118d5b944a">   58</a></span>&#160;        uint8_t <a class="code" href="structinv__imu__transport_1_1register__cache.html#a610b78dae3dd958344cf52118d5b944a">int_source_9_reg</a>;    </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structinv__imu__transport_1_1register__cache.html#a0d9a64c4ea88bab10063e091be219749">   59</a></span>&#160;        uint8_t <a class="code" href="structinv__imu__transport_1_1register__cache.html#a0d9a64c4ea88bab10063e091be219749">int_source_10_reg</a>;   </div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    } <a class="code" href="structinv__imu__transport.html#ab3ad29481214eb1387d5576f97adb841">register_cache</a>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structinv__imu__transport.html#a91c24c87fe438bffc246541f28cfea53">   68</a></span>&#160;    uint8_t <a class="code" href="structinv__imu__transport.html#a91c24c87fe438bffc246541f28cfea53">need_mclk_cnt</a>;           </div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;};</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="keywordtype">int</span> inv_imu_init_transport(<span class="keyword">struct</span> <a class="code" href="structinv__imu__device.html">inv_imu_device</a> *s);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="keywordtype">int</span> inv_imu_read_reg(<span class="keyword">struct</span> <a class="code" href="structinv__imu__device.html">inv_imu_device</a> *s, uint32_t reg, uint32_t len, uint8_t *buf);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="keywordtype">int</span> inv_imu_write_reg(<span class="keyword">struct</span> <a class="code" href="structinv__imu__device.html">inv_imu_device</a> *s, uint32_t reg, uint32_t len, <span class="keyword">const</span> uint8_t *buf);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="keywordtype">int</span> inv_imu_switch_on_mclk(<span class="keyword">struct</span> <a class="code" href="structinv__imu__device.html">inv_imu_device</a> *s);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="keywordtype">int</span> inv_imu_switch_off_mclk(<span class="keyword">struct</span> <a class="code" href="structinv__imu__device.html">inv_imu_device</a> *s);</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;}</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _INV_IMU_TRANSPORT_H_ */</span><span class="preprocessor"></span></div><div class="ttc" id="structinv__imu__device_html"><div class="ttname"><a href="structinv__imu__device.html">inv_imu_device</a></div><div class="ttdoc">IMU driver states definition. </div><div class="ttdef"><b>Definition:</b> inv_imu_driver.h:109</div></div>
<div class="ttc" id="structinv__imu__transport_html_ab3ad29481214eb1387d5576f97adb841"><div class="ttname"><a href="structinv__imu__transport.html#ab3ad29481214eb1387d5576f97adb841">inv_imu_transport::register_cache</a></div><div class="ttdeci">struct inv_imu_transport::register_cache register_cache</div></div>
<div class="ttc" id="structinv__imu__transport_1_1register__cache_html_a23f5e93222283de05559aff541139776"><div class="ttname"><a href="structinv__imu__transport_1_1register__cache.html#a23f5e93222283de05559aff541139776">inv_imu_transport::register_cache::int_source_4_reg</a></div><div class="ttdeci">uint8_t int_source_4_reg</div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:54</div></div>
<div class="ttc" id="structinv__imu__transport_1_1register__cache_html_a3cc228864506e00012396ff135f192e0"><div class="ttname"><a href="structinv__imu__transport_1_1register__cache.html#a3cc228864506e00012396ff135f192e0">inv_imu_transport::register_cache::int_source_3_reg</a></div><div class="ttdeci">uint8_t int_source_3_reg</div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:53</div></div>
<div class="ttc" id="structinv__imu__transport_1_1register__cache_html_aa09c2322bdffc7bc5b06a829b0369013"><div class="ttname"><a href="structinv__imu__transport_1_1register__cache.html#aa09c2322bdffc7bc5b06a829b0369013">inv_imu_transport::register_cache::int_source_6_reg</a></div><div class="ttdeci">uint8_t int_source_6_reg</div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:55</div></div>
<div class="ttc" id="structinv__imu__transport_1_1register__cache_html_a27e1b10859557da3a89d191b7da3d961"><div class="ttname"><a href="structinv__imu__transport_1_1register__cache.html#a27e1b10859557da3a89d191b7da3d961">inv_imu_transport::register_cache::accel_cfg_0_reg</a></div><div class="ttdeci">uint8_t accel_cfg_0_reg</div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:49</div></div>
<div class="ttc" id="structinv__imu__transport_html"><div class="ttname"><a href="structinv__imu__transport.html">inv_imu_transport</a></div><div class="ttdoc">transport interface </div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:38</div></div>
<div class="ttc" id="structinv__imu__transport_1_1register__cache_html_a90a1212a54dd53add0f631887966b374"><div class="ttname"><a href="structinv__imu__transport_1_1register__cache.html#a90a1212a54dd53add0f631887966b374">inv_imu_transport::register_cache::gyro_cfg_0_reg</a></div><div class="ttdeci">uint8_t gyro_cfg_0_reg</div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:48</div></div>
<div class="ttc" id="structinv__imu__transport_html_ae22faf614fa090a8937e9ad10545a692"><div class="ttname"><a href="structinv__imu__transport.html#ae22faf614fa090a8937e9ad10545a692">inv_imu_transport::serif</a></div><div class="ttdeci">struct inv_imu_serif serif</div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:41</div></div>
<div class="ttc" id="structinv__imu__transport_1_1register__cache_html_aa8bab2ce259d0457d778d00432f3e267"><div class="ttname"><a href="structinv__imu__transport_1_1register__cache.html#aa8bab2ce259d0457d778d00432f3e267">inv_imu_transport::register_cache::tmst_cfg_1_reg</a></div><div class="ttdeci">uint8_t tmst_cfg_1_reg</div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:50</div></div>
<div class="ttc" id="structinv__imu__serif_html_a3172043012d4b3acdb3288c0f83b5841"><div class="ttname"><a href="structinv__imu__serif.html#a3172043012d4b3acdb3288c0f83b5841">inv_imu_serif::serif_type</a></div><div class="ttdeci">SERIAL_IF_TYPE_t serif_type</div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:33</div></div>
<div class="ttc" id="structinv__imu__transport_1_1register__cache_html_a57fc3d1ff04218aaf62f84ae5bc62b46"><div class="ttname"><a href="structinv__imu__transport_1_1register__cache.html#a57fc3d1ff04218aaf62f84ae5bc62b46">inv_imu_transport::register_cache::intf_cfg_1_reg</a></div><div class="ttdeci">uint8_t intf_cfg_1_reg</div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:46</div></div>
<div class="ttc" id="structinv__imu__serif_html_ae1fdb8948acd85dd2900792d25139074"><div class="ttname"><a href="structinv__imu__serif.html#ae1fdb8948acd85dd2900792d25139074">inv_imu_serif::max_write</a></div><div class="ttdeci">uint32_t max_write</div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:32</div></div>
<div class="ttc" id="structinv__imu__serif_html_a9ccd68d0832b6498d60e115bb9b937c1"><div class="ttname"><a href="structinv__imu__serif.html#a9ccd68d0832b6498d60e115bb9b937c1">inv_imu_serif::read_reg</a></div><div class="ttdeci">int(* read_reg)(struct inv_imu_serif *serif, uint8_t reg, uint8_t *buf, uint32_t len)</div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:28</div></div>
<div class="ttc" id="structinv__imu__serif_html"><div class="ttname"><a href="structinv__imu__serif.html">inv_imu_serif</a></div><div class="ttdoc">basesensor serial interface </div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:25</div></div>
<div class="ttc" id="structinv__imu__transport_1_1register__cache_html_a610b78dae3dd958344cf52118d5b944a"><div class="ttname"><a href="structinv__imu__transport_1_1register__cache.html#a610b78dae3dd958344cf52118d5b944a">inv_imu_transport::register_cache::int_source_9_reg</a></div><div class="ttdeci">uint8_t int_source_9_reg</div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:58</div></div>
<div class="ttc" id="structinv__imu__serif_html_af97ffaa83bd38c58826f9b4fbcfb9941"><div class="ttname"><a href="structinv__imu__serif.html#af97ffaa83bd38c58826f9b4fbcfb9941">inv_imu_serif::configure</a></div><div class="ttdeci">int(* configure)(struct inv_imu_serif *serif)</div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:30</div></div>
<div class="ttc" id="structinv__imu__transport_1_1register__cache_html_adb4544c6bf29cc8c5fcbd6a1664e4e3a"><div class="ttname"><a href="structinv__imu__transport_1_1register__cache.html#adb4544c6bf29cc8c5fcbd6a1664e4e3a">inv_imu_transport::register_cache::pwr_mngt_0_reg</a></div><div class="ttdeci">uint8_t pwr_mngt_0_reg</div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:47</div></div>
<div class="ttc" id="structinv__imu__transport_1_1register__cache_html_a831ebb9bf85c2a0d10885cfc8e0cfb6a"><div class="ttname"><a href="structinv__imu__transport_1_1register__cache.html#a831ebb9bf85c2a0d10885cfc8e0cfb6a">inv_imu_transport::register_cache::int_source_7_reg</a></div><div class="ttdeci">uint8_t int_source_7_reg</div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:56</div></div>
<div class="ttc" id="structinv__imu__transport_1_1register__cache_html_adbaaaf67f6e5413d82f6e312d8a0445a"><div class="ttname"><a href="structinv__imu__transport_1_1register__cache.html#adbaaaf67f6e5413d82f6e312d8a0445a">inv_imu_transport::register_cache::int_source_1_reg</a></div><div class="ttdeci">uint8_t int_source_1_reg</div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:52</div></div>
<div class="ttc" id="structinv__imu__serif_html_a6330d7cf16a8efd30096e5afbda54172"><div class="ttname"><a href="structinv__imu__serif.html#a6330d7cf16a8efd30096e5afbda54172">inv_imu_serif::write_reg</a></div><div class="ttdeci">int(* write_reg)(struct inv_imu_serif *serif, uint8_t reg, const uint8_t *buf, uint32_t len)</div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:29</div></div>
<div class="ttc" id="structinv__imu__transport_1_1register__cache_html_ae16c4eba6faac720fd59b2ed9c704f7b"><div class="ttname"><a href="structinv__imu__transport_1_1register__cache.html#ae16c4eba6faac720fd59b2ed9c704f7b">inv_imu_transport::register_cache::int_source_8_reg</a></div><div class="ttdeci">uint8_t int_source_8_reg</div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:57</div></div>
<div class="ttc" id="structinv__imu__transport_1_1register__cache_html"><div class="ttname"><a href="structinv__imu__transport_1_1register__cache.html">inv_imu_transport::register_cache</a></div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:44</div></div>
<div class="ttc" id="structinv__imu__serif_html_a5c022effbb237b8ff9ac2b98df11c9f2"><div class="ttname"><a href="structinv__imu__serif.html#a5c022effbb237b8ff9ac2b98df11c9f2">inv_imu_serif::max_read</a></div><div class="ttdeci">uint32_t max_read</div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:31</div></div>
<div class="ttc" id="structinv__imu__transport_html_a91c24c87fe438bffc246541f28cfea53"><div class="ttname"><a href="structinv__imu__transport.html#a91c24c87fe438bffc246541f28cfea53">inv_imu_transport::need_mclk_cnt</a></div><div class="ttdeci">uint8_t need_mclk_cnt</div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:68</div></div>
<div class="ttc" id="structinv__imu__transport_1_1register__cache_html_a0d9a64c4ea88bab10063e091be219749"><div class="ttname"><a href="structinv__imu__transport_1_1register__cache.html#a0d9a64c4ea88bab10063e091be219749">inv_imu_transport::register_cache::int_source_10_reg</a></div><div class="ttdeci">uint8_t int_source_10_reg</div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:59</div></div>
<div class="ttc" id="structinv__imu__serif_html_ae376f130b17d169ee51be68077a89ed0"><div class="ttname"><a href="structinv__imu__serif.html#ae376f130b17d169ee51be68077a89ed0">inv_imu_serif::context</a></div><div class="ttdeci">void * context</div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:27</div></div>
<div class="ttc" id="structinv__imu__transport_1_1register__cache_html_a642960ddf0b874bc0d294807f210823a"><div class="ttname"><a href="structinv__imu__transport_1_1register__cache.html#a642960ddf0b874bc0d294807f210823a">inv_imu_transport::register_cache::int_source_0_reg</a></div><div class="ttdeci">uint8_t int_source_0_reg</div><div class="ttdef"><b>Definition:</b> inv_imu_transport.h:51</div></div>
</div><!-- fragment --></div><!-- contents -->

<HR SIZE=5>
<font size="3" color="black">Copyright(c) 2020, <a href=" http://www.realtek.com.tw/"><font size="3" color="#6FB7B7"><b>Realtek Semiconductor Corporation</b></font></a>. All rights reserved.</font> 
