$date
	Tue Apr 22 20:19:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module signext_tb $end
$var wire 32 ! out [31:0] $end
$var reg 12 " inm [11:0] $end
$var reg 32 # instruct [31:0] $end
$var reg 7 $ typ [6:0] $end
$scope module dut $end
$var wire 32 % instruct [31:0] $end
$var wire 7 & typ [6:0] $end
$var reg 12 ' in [11:0] $end
$var reg 12 ( inL [11:0] $end
$var reg 12 ) inS [11:0] $end
$var reg 32 * out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 *
bx )
bx (
b0 '
b10011 &
b111111111111 %
b10011 $
b111111111111 #
b0 "
b0 !
$end
#10000
b111111111111 !
b111111111111 *
b111111111111 '
b111111111111 "
b11111111111111111111100000000000 #
b11111111111111111111100000000000 %
#20000
b11111 !
b11111 *
b11111 (
b11111 "
b111111111111 #
b111111111111 %
b11 $
b11 &
#30000
b111111110000 !
b111111110000 *
b111111110000 (
b111111110000 "
b11111111111111111111100000000000 #
b11111111111111111111100000000000 %
#40000
b10000001111 !
b10000001111 *
b10000001111 )
b10000001111 "
b111111111111 #
b111111111111 %
b100011 $
b100011 &
#50000
b101111111000 !
b101111111000 *
b101111111000 )
b101111111000 "
b11111111111111111111100000000000 #
b11111111111111111111100000000000 %
#60000
