<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://iverilog.icarus.com/" target="_blank">icarus</a></h3>
<pre class="test-failed">
description: clocking block with signals test
rc: 13 (means success: 0)
tags: 14.3
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-14
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-14/14.3--clocking-block-signals.sv.html" target="file-frame">tests/chapter-14/14.3--clocking-block-signals.sv</a>
defines: 
time_elapsed: 0.007s
ram usage: 9196 KB
</pre>
<pre class="log">

iverilog -g2012 -o iverilog.out -I/tmpfs/src/github/sv-tests/tests/chapter-14 <a href="../../../tests/chapter-14/14.3--clocking-block-signals.sv.html" target="file-frame">tests/chapter-14/14.3--clocking-block-signals.sv</a>
<a href="../../../tests/chapter-14/14.3--clocking-block-signals.sv.html#l-13" target="file-frame">tests/chapter-14/14.3--clocking-block-signals.sv:13</a>: syntax error
<a href="../../../tests/chapter-14/14.3--clocking-block-signals.sv.html#l-13" target="file-frame">tests/chapter-14/14.3--clocking-block-signals.sv:13</a>: error: invalid module item.
<a href="../../../tests/chapter-14/14.3--clocking-block-signals.sv.html#l-14" target="file-frame">tests/chapter-14/14.3--clocking-block-signals.sv:14</a>: syntax error
<a href="../../../tests/chapter-14/14.3--clocking-block-signals.sv.html#l-14" target="file-frame">tests/chapter-14/14.3--clocking-block-signals.sv:14</a>: error: invalid module item.
<a href="../../../tests/chapter-14/14.3--clocking-block-signals.sv.html#l-15" target="file-frame">tests/chapter-14/14.3--clocking-block-signals.sv:15</a>: error: port a already has a port declaration.
<a href="../../../tests/chapter-14/14.3--clocking-block-signals.sv.html#l-6" target="file-frame">tests/chapter-14/14.3--clocking-block-signals.sv:6</a>: error: Port ``a&#39;&#39; has already been declared a port.
<a href="../../../tests/chapter-14/14.3--clocking-block-signals.sv.html#l-16" target="file-frame">tests/chapter-14/14.3--clocking-block-signals.sv:16</a>: error: port b already has a port declaration.
<a href="../../../tests/chapter-14/14.3--clocking-block-signals.sv.html#l-6" target="file-frame">tests/chapter-14/14.3--clocking-block-signals.sv:6</a>: error: Port ``b&#39;&#39; has already been declared a port.
<a href="../../../tests/chapter-14/14.3--clocking-block-signals.sv.html#l-17" target="file-frame">tests/chapter-14/14.3--clocking-block-signals.sv:17</a>: syntax error
<a href="../../../tests/chapter-14/14.3--clocking-block-signals.sv.html#l-17" target="file-frame">tests/chapter-14/14.3--clocking-block-signals.sv:17</a>: error: invalid module item.
<a href="../../../tests/chapter-14/14.3--clocking-block-signals.sv.html#l-18" target="file-frame">tests/chapter-14/14.3--clocking-block-signals.sv:18</a>: syntax error
<a href="../../../tests/chapter-14/14.3--clocking-block-signals.sv.html#l-21" target="file-frame">tests/chapter-14/14.3--clocking-block-signals.sv:21</a>: error: invalid module item.
<a href="../../../tests/chapter-14/14.3--clocking-block-signals.sv.html#l-22" target="file-frame">tests/chapter-14/14.3--clocking-block-signals.sv:22</a>: syntax error
<a href="../../../tests/chapter-14/14.3--clocking-block-signals.sv.html#l-22" target="file-frame">tests/chapter-14/14.3--clocking-block-signals.sv:22</a>: error: Invalid module instantiation
I give up.

</pre>
</body>