	component system is
		port (
			btn_pio_export       : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			clk_clk              : in  std_logic                     := 'X';             -- clk
			frame_buf_address    : in  std_logic_vector(16 downto 0) := (others => 'X'); -- address
			frame_buf_chipselect : in  std_logic                     := 'X';             -- chipselect
			frame_buf_clken      : in  std_logic                     := 'X';             -- clken
			frame_buf_write      : in  std_logic                     := 'X';             -- write
			frame_buf_readdata   : out std_logic_vector(31 downto 0);                    -- readdata
			frame_buf_writedata  : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			frame_buf_byteenable : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- byteenable
			reset_reset_n        : in  std_logic                     := 'X';             -- reset_n
			score_pio_export     : out std_logic_vector(5 downto 0)                      -- export
		);
	end component system;

