
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116245                       # Number of seconds simulated
sim_ticks                                116244854500                       # Number of ticks simulated
final_tick                               116244854500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1054233                       # Simulator instruction rate (inst/s)
host_op_rate                                  1120761                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2805498061                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658812                       # Number of bytes of host memory used
host_seconds                                    41.43                       # Real time elapsed on the host
sim_insts                                    43681713                       # Number of instructions simulated
sim_ops                                      46438302                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 116244854500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          119520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         4994896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5114416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       119520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        119520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       322592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          322592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             7470                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           312181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              319651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         20162                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              20162                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            1028175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           42968749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              43996924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       1028175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1028175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         2775108                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2775108                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         2775108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           1028175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          42968749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             46772032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      319651                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      20162                       # Number of write requests accepted
system.mem_ctrls.readBursts                    319651                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    20162                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               20288960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  168704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  851200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5114416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               322592                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2636                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6834                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             59009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             60057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            58262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              243                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  116244776500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                319651                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                20162                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  316940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        44509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    474.929205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   286.898995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   389.962144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11834     26.59%     26.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7082     15.91%     42.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3220      7.23%     49.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2503      5.62%     55.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3210      7.21%     62.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2724      6.12%     68.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1603      3.60%     72.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1191      2.68%     74.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11142     25.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        44509                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     422.114820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    275.124264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    417.335081                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           188     25.10%     25.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          130     17.36%     42.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           91     12.15%     54.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          118     15.75%     70.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           79     10.55%     80.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           49      6.54%     87.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           37      4.94%     92.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            7      0.93%     93.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           13      1.74%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            7      0.93%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            5      0.67%     96.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.53%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            4      0.53%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.53%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            4      0.53%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.13%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.27%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.27%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.13%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.13%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           749                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.757009                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.743960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.661969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               91     12.15%     12.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.53%     12.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              650     86.78%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           749                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   5470623500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             11414654750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1585075000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17256.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36006.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       174.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     44.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.51                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   273804                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11996                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.01                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     342084.55                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                199491600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                106020915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1217484240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               64962900                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         9544744560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4539924030                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            341106240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     31509899820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     11598427200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2281937220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            61410242895                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            528.283537                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         105386591250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    476315500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4047278000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   6081795250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  30204423000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    6334451750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  69100591000                       # Time in different power states
system.mem_ctrls_1.actEnergy                118345500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 62890740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1046002860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4463100                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         7604326080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3306861840                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            350839200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     22816070010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      9519033120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       8997305100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            53828435070                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            463.060798                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         108074054750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    561435000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3228156000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  33249794500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  24789167000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4381167000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  50035135000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 116244854500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 116244854500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 116244854500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 116244854500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 116244854500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    116244854500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        232489709                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681713                       # Number of instructions committed
system.cpu.committedOps                      46438302                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36550918                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36550918                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405351                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331329                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328417                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199999                       # number of memory refs
system.cpu.num_load_insts                     9180680                       # Number of load instructions
system.cpu.num_store_insts                    5019319                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  232489709                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367987     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180680     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019303     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587454                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 116244854500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            859226                       # number of replacements
system.cpu.dcache.tags.tagsinuse           507.053098                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13303185                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            859738                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.473534                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        5499773500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   507.053098                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.990338                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990338                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          228                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15022661                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15022661                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 116244854500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      8304628                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8304628                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4808097                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4808097                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      13112725                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13112725                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     13112725                       # number of overall hits
system.cpu.dcache.overall_hits::total        13112725                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       805434                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        805434                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        54304                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        54304                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       859738                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         859738                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       859738                       # number of overall misses
system.cpu.dcache.overall_misses::total        859738                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  33429433000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33429433000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1479102500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1479102500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  34908535500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34908535500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  34908535500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34908535500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      9110062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9110062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4862401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     13972463                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13972463                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     13972463                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13972463                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.088411                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.088411                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.011168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011168                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.061531                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061531                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.061531                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061531                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 41504.869424                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41504.869424                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 27237.450280                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27237.450280                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 40603.690310                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40603.690310                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 40603.690310                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40603.690310                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       385553                       # number of writebacks
system.cpu.dcache.writebacks::total            385553                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       805434                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       805434                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        54304                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        54304                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       859738                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       859738                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       859738                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       859738                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  32623999000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  32623999000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1424798500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1424798500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  34048797500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  34048797500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  34048797500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34048797500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.088411                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.088411                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.061531                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061531                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.061531                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061531                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 40504.869424                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40504.869424                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 26237.450280                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26237.450280                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 39603.690310                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39603.690310                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 39603.690310                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39603.690310                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 116244854500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1978141                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.976474                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            41835748                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1978269                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.147654                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          95051500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.976474                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999816                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999816                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45792286                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45792286                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 116244854500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     41835748                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        41835748                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      41835748                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         41835748                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     41835748                       # number of overall hits
system.cpu.icache.overall_hits::total        41835748                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1978269                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1978269                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1978269                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1978269                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1978269                       # number of overall misses
system.cpu.icache.overall_misses::total       1978269                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  26260866500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  26260866500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  26260866500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  26260866500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  26260866500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  26260866500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     43814017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814017                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     43814017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814017                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.045152                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045152                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.045152                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045152                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.045152                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045152                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13274.669168                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13274.669168                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13274.669168                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13274.669168                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13274.669168                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13274.669168                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1978141                       # number of writebacks
system.cpu.icache.writebacks::total           1978141                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1978269                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1978269                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1978269                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1978269                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1978269                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1978269                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  24282597500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24282597500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  24282597500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24282597500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  24282597500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24282597500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045152                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045152                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12274.669168                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12274.669168                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12274.669168                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12274.669168                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12274.669168                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12274.669168                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 116244854500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    355740                       # number of replacements
system.l2.tags.tagsinuse                  1023.503848                       # Cycle average of tags in use
system.l2.tags.total_refs                     5236013                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    356764                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.676405                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                1602438000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      151.399464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         91.869331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        780.235054                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.147851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.089716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.761948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999515                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          606                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  90995628                       # Number of tag accesses
system.l2.tags.data_accesses                 90995628                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 116244854500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       385553                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           385553                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1967696                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1967696                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              48488                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48488                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1970799                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1970799                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         499069                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            499069                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1970799                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                547557                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2518356                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1970799                       # number of overall hits
system.l2.overall_hits::cpu.data               547557                       # number of overall hits
system.l2.overall_hits::total                 2518356                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             5816                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5816                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          7470                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7470                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       306365                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          306365                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                7470                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              312181                       # number of demand (read+write) misses
system.l2.demand_misses::total                 319651                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               7470                       # number of overall misses
system.l2.overall_misses::cpu.data             312181                       # number of overall misses
system.l2.overall_misses::total                319651                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    834218500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     834218500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    611361500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    611361500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  26175512000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  26175512000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     611361500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   27009730500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27621092000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    611361500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  27009730500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27621092000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       385553                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       385553                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1967696                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1967696                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          54304                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             54304                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1978269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1978269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       805434                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        805434                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1978269                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            859738                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2838007                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1978269                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           859738                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2838007                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.107101                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.107101                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.003776                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003776                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.380373                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.380373                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.003776                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.363112                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112632                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.003776                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.363112                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112632                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 143435.092847                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 143435.092847                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 81842.235609                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81842.235609                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 85438.976384                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85438.976384                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 81842.235609                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 86519.456661                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86410.153574                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 81842.235609                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 86519.456661                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86410.153574                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                20162                       # number of writebacks
system.l2.writebacks::total                     20162                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        72152                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         72152                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         5816                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5816                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         7470                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7470                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       306365                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       306365                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           7470                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         312181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            319651                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          7470                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        312181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           319651                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    776058500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    776058500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    536661500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    536661500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  23111862000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  23111862000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    536661500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  23887920500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24424582000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    536661500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  23887920500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24424582000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.107101                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.107101                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.003776                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003776                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.380373                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.380373                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.003776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.363112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112632                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.003776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.363112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112632                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 133435.092847                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 133435.092847                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 71842.235609                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71842.235609                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 75438.976384                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75438.976384                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 71842.235609                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 76519.456661                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76410.153574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 71842.235609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 76519.456661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76410.153574                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        638039                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       318389                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 116244854500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             313835                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        20162                       # Transaction distribution
system.membus.trans_dist::CleanEvict           298226                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5816                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5816                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        313835                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       957690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 957690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5437008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5437008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            319651                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  319651    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              319651                       # Request fanout histogram
system.membus.reqLayer0.occupancy           659375000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          728495250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      5675374                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2837368                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10445                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         109504                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       109504                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 116244854500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2783703                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       405715                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1978141                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          809251                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            54304                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           54304                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1978269                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       805434                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      5934679                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2578702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8513381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     63302560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     19924656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               83227216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          355740                       # Total snoops (count)
system.tol2bus.snoopTraffic                    322592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3193747                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.037558                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.190124                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3073797     96.24%     96.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 119950      3.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3193747                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4019534000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1978269000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         859738000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
