Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
License 'RTL_Compiler_Ultra' (main version: 14.2, alternate version: 14.2) checkout failed.
Checking out license 'Genus_Synthesis'... (0 seconds elapsed)
  Setting attribute of root '/': 'gui_sv_threshold' = 50000
Reading GUI preferences file '/home/saha/.cadence/rc.gui'.
Finished loading tool scripts (10 seconds elapsed)

                                                                                         Cadence Encounter(R) RTL Compiler
                                                                            Version RC14.28 - v14.20-s067_1 (64-bit), built Jun 22 2016


Copyright notice: Copyright 1997-2015 Cadence Design Systems, Inc. All rights reserved worldwide. 

WARNING: This version of RC is 540 days old.
         Visit downloads.cadence.com for the latest release of RC.


===================================================================================================================================================================================================================
                                                                                   Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  base_mode
            design  disable_power_mode_factorization
            design  dp_perform_rewriting_operations
            design  lp_clock_gating_hierarchical
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  gint_has_connected_pg_pin
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
            libpin  q_pin_of_d_pin
               net  hier_net
               net  logic0_driven
               net  logic1_driven
      power_domain  library_domain_by_mode
      power_domain  shutoff_signal
      power_domain  shutoff_signal_polarity
              root  auto_ungroup_min_effort
              root  constant_prop_through_iso_cell
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  driver_for_unloaded_ports
              root  enable_parallel_iopt
              root  enc_in_place_opt
              root  enc_opt_drv
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  hdl_use_params_in_cell_search
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  lp_clock_gating_hierarchical
              root  lp_insert_clock_gating_incremental
              root  lp_iopt_mvt_multipass_flow
              root  lp_multi_vt_optimization_effort
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  power_optimization_effort
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations
         subdesign  lp_clock_gating_hierarchical

Send us feedback at rc_feedback@cadence.com.
===================================================================================================================================================================================================================

rc:/> rc    source scripts/design      run_synth.tcl
Sourcing './scripts/run_synth.tcl' (Thu Dec 14 13:20:03 -0600 2017)...
  Setting attribute of root '/': 'lib_search_path' = ../libdir

  Message Summary for Library tcbn65gpluswc.lib:
  **********************************************
  Could not find an attribute in the library. [LBR-436]: 989
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  **********************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'tcbn65gpluswc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3' must have an output pin.
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Sourcing './scripts/read_rtl.tcl' (Thu Dec 14 13:20:04 -0600 2017)...
	else if(N1!==N)begin
	          |
Warning : Using synthesizable equivalent of non-synthesizable operator. [VLOGPT-107]
        : Converting '!==' to '!=' in file '../rtl/lrm.v' on line 64, column 12.
        : Verilog operators === and !== are not synthesizable.
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
  Library has 432 usable logic and 280 usable sequential lib-cells.
Info    : Found unusable library cells. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Unusable cells: 81.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD20 CKLHQD24 ... and others.'
        : For more information, refer to 'Cells Identified as Unusable' in the RC User Guide. The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'lrm' from file '../rtl/lrm.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'lrm'.
Checking out license 'Genus_Physical_Opt'... (0 seconds elapsed)
  Setting attribute of design 'lrm': 'retime' = true
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
Statistics for commands executed by read_sdc:
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "get_ports"               - successful      4 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      3 , failed      0 (runtime  0.00)
Total runtime 0
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'lrm' to generic gates using 'high' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 16 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances,        set the 'information_level' attribute to 2 or above.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'lrm' using 'high' effort.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'UpCounter_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'UpCounter_csa_cluster'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'UpCounter_csa_cluster'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'lrm_csa_cluster_151' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'lrm_csa_cluster_151'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'lrm_csa_cluster_151'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'lrm_csa_cluster_145' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'lrm_csa_cluster_145'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'lrm_csa_cluster_145'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'lrm_csa_cluster_150' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'lrm_csa_cluster_150'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'lrm_csa_cluster_150'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'lrm_csa_cluster_143' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'lrm_csa_cluster_143'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'lrm_csa_cluster_143'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'lrm_csa_cluster_152' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'lrm_csa_cluster_152'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'lrm_csa_cluster_152'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'lrm_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'lrm_csa_cluster'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'lrm_csa_cluster'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'lrm_csa_cluster_144' using 'medium' effort and 'generic' timing models.
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 1 of 2 in module 'lrm_csa_cluster_144'.
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 2 of 2 in module 'lrm_csa_cluster_144'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'lrm_csa_cluster_144'.
Info    : Downsized instance. [RTLOPT-16]
        : Changed instance 'add_210_13' in 'lrm' to 'slow' speed architecture.
Info    : Downsized instance. [RTLOPT-16]
        : Changed instance 'ADD_UNS_OP' in 'lrm' to 'slow' speed architecture.
Info    : Downsized instance. [RTLOPT-16]
        : Changed instance 'ADD_UNS_OP608' in 'lrm' to 'slow' speed architecture.
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'lrm'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 14 sequential instances.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'lrm' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'lrm' using 'high' effort.
Warning : The design contains latches. [RETIME-301]
        : The following latches will be excluded from retiming.
        : Latches cannot be handled by retiming.
        /designs/lrm/instances_seq/num_reg[9]
        /designs/lrm/instances_seq/num_reg[8]
        /designs/lrm/instances_seq/num_reg[7]
        /designs/lrm/instances_seq/num_reg[6]
        /designs/lrm/instances_seq/num_reg[5]
        /designs/lrm/instances_seq/num_reg[4]
        /designs/lrm/instances_seq/num_reg[3]
        /designs/lrm/instances_seq/num_reg[31]
        /designs/lrm/instances_seq/num_reg[30]
        /designs/lrm/instances_seq/num_reg[2]
        /designs/lrm/instances_seq/num_reg[29]
        /designs/lrm/instances_seq/num_reg[28]
        /designs/lrm/instances_seq/num_reg[27]
        /designs/lrm/instances_seq/num_reg[26]
        /designs/lrm/instances_seq/num_reg[25]
        /designs/lrm/instances_seq/num_reg[24]
        /designs/lrm/instances_seq/num_reg[23]
        /designs/lrm/instances_seq/num_reg[22]
        /designs/lrm/instances_seq/num_reg[21]
        /designs/lrm/instances_seq/num_reg[20]
        /designs/lrm/instances_seq/num_reg[1]
        /designs/lrm/instances_seq/num_reg[19]
        /designs/lrm/instances_seq/num_reg[18]
        /designs/lrm/instances_seq/num_reg[17]
        /designs/lrm/instances_seq/num_reg[16]
        /designs/lrm/instances_seq/num_reg[15]
        /designs/lrm/instances_seq/num_reg[14]
        /designs/lrm/instances_seq/num_reg[13]
        /designs/lrm/instances_seq/num_reg[12]
        /designs/lrm/instances_seq/num_reg[11]
        /designs/lrm/instances_seq/num_reg[10]
        /designs/lrm/instances_seq/num_reg[0]
        /designs/lrm/instances_seq/num2_reg[9]
        /designs/lrm/instances_seq/num2_reg[8]
        /designs/lrm/instances_seq/num2_reg[7]
        /designs/lrm/instances_seq/num2_reg[6]
        /designs/lrm/instances_seq/num2_reg[5]
        /designs/lrm/instances_seq/num2_reg[4]
        /designs/lrm/instances_seq/num2_reg[3]
        /designs/lrm/instances_seq/num2_reg[31]
        /designs/lrm/instances_seq/num2_reg[30]
        /designs/lrm/instances_seq/num2_reg[2]
        /designs/lrm/instances_seq/num2_reg[29]
        /designs/lrm/instances_seq/num2_reg[28]
        /designs/lrm/instances_seq/num2_reg[27]
        /designs/lrm/instances_seq/num2_reg[26]
        /designs/lrm/instances_seq/num2_reg[25]
        /designs/lrm/instances_seq/num2_reg[24]
        /designs/lrm/instances_seq/num2_reg[23]
        /designs/lrm/instances_seq/num2_reg[22]
        /designs/lrm/instances_seq/num2_reg[21]
        /designs/lrm/instances_seq/num2_reg[20]
        /designs/lrm/instances_seq/num2_reg[1]
        /designs/lrm/instances_seq/num2_reg[19]
        /designs/lrm/instances_seq/num2_reg[18]
        /designs/lrm/instances_seq/num2_reg[17]
        /designs/lrm/instances_seq/num2_reg[16]
        /designs/lrm/instances_seq/num2_reg[15]
        /designs/lrm/instances_seq/num2_reg[14]
        /designs/lrm/instances_seq/num2_reg[13]
        /designs/lrm/instances_seq/num2_reg[12]
        /designs/lrm/instances_seq/num2_reg[11]
        /designs/lrm/instances_seq/num2_reg[10]
        /designs/lrm/instances_seq/num2_reg[0]
        /designs/lrm/instances_seq/den_reg[9]
        /designs/lrm/instances_seq/den_reg[8]
        /designs/lrm/instances_seq/den_reg[7]
        /designs/lrm/instances_seq/den_reg[6]
        /designs/lrm/instances_seq/den_reg[5]
        /designs/lrm/instances_seq/den_reg[4]
        /designs/lrm/instances_seq/den_reg[3]
        /designs/lrm/instances_seq/den_reg[31]
        /designs/lrm/instances_seq/den_reg[30]
        /designs/lrm/instances_seq/den_reg[2]
        /designs/lrm/instances_seq/den_reg[29]
        /designs/lrm/instances_seq/den_reg[28]
        /designs/lrm/instances_seq/den_reg[27]
        /designs/lrm/instances_seq/den_reg[26]
        /designs/lrm/instances_seq/den_reg[25]
        /designs/lrm/instances_seq/den_reg[24]
        /designs/lrm/instances_seq/den_reg[23]
        /designs/lrm/instances_seq/den_reg[22]
        /designs/lrm/instances_seq/den_reg[21]
        /designs/lrm/instances_seq/den_reg[20]
        /designs/lrm/instances_seq/den_reg[1]
        /designs/lrm/instances_seq/den_reg[19]
        /designs/lrm/instances_seq/den_reg[18]
        /designs/lrm/instances_seq/den_reg[17]
        /designs/lrm/instances_seq/den_reg[16]
        /designs/lrm/instances_seq/den_reg[15]
        /designs/lrm/instances_seq/den_reg[14]
        /designs/lrm/instances_seq/den_reg[13]
        /designs/lrm/instances_seq/den_reg[12]
        /designs/lrm/instances_seq/den_reg[11]
        /designs/lrm/instances_seq/den_reg[10]
        /designs/lrm/instances_seq/den_reg[0]
        /designs/lrm/instances_seq/den2_reg[9]
        /designs/lrm/instances_seq/den2_reg[8]
        /designs/lrm/instances_seq/den2_reg[7]
        /designs/lrm/instances_seq/den2_reg[6]
        /designs/lrm/instances_seq/den2_reg[5]
        /designs/lrm/instances_seq/den2_reg[4]
        /designs/lrm/instances_seq/den2_reg[3]
        /designs/lrm/instances_seq/den2_reg[31]
        /designs/lrm/instances_seq/den2_reg[30]
        /designs/lrm/instances_seq/den2_reg[2]
        /designs/lrm/instances_seq/den2_reg[29]
        /designs/lrm/instances_seq/den2_reg[28]
        /designs/lrm/instances_seq/den2_reg[27]
        /designs/lrm/instances_seq/den2_reg[26]
        /designs/lrm/instances_seq/den2_reg[25]
        /designs/lrm/instances_seq/den2_reg[24]
        /designs/lrm/instances_seq/den2_reg[23]
        /designs/lrm/instances_seq/den2_reg[22]
        /designs/lrm/instances_seq/den2_reg[21]
        /designs/lrm/instances_seq/den2_reg[20]
        /designs/lrm/instances_seq/den2_reg[1]
        /designs/lrm/instances_seq/den2_reg[19]
        /designs/lrm/instances_seq/den2_reg[18]
        /designs/lrm/instances_seq/den2_reg[17]
        /designs/lrm/instances_seq/den2_reg[16]
        /designs/lrm/instances_seq/den2_reg[15]
        /designs/lrm/instances_seq/den2_reg[14]
        /designs/lrm/instances_seq/den2_reg[13]
        /designs/lrm/instances_seq/den2_reg[12]
        /designs/lrm/instances_seq/den2_reg[11]
        /designs/lrm/instances_seq/den2_reg[10]
        /designs/lrm/instances_seq/den2_reg[0]
        /designs/lrm/instances_seq/Y_reg[7]
        /designs/lrm/instances_seq/Y_reg[6]
        /designs/lrm/instances_seq/Y_reg[5]
        /designs/lrm/instances_seq/Y_reg[4]
        /designs/lrm/instances_seq/Y_reg[3]
        /designs/lrm/instances_seq/Y_reg[2]
        /designs/lrm/instances_seq/Y_reg[1]
        /designs/lrm/instances_seq/Y_reg[0]
        /designs/lrm/instances_seq/X_reg[7]
        /designs/lrm/instances_seq/X_reg[6]
        /designs/lrm/instances_seq/X_reg[5]
        /designs/lrm/instances_seq/X_reg[4]
        /designs/lrm/instances_seq/X_reg[3]
        /designs/lrm/instances_seq/X_reg[2]
        /designs/lrm/instances_seq/X_reg[1]
        /designs/lrm/instances_seq/X_reg[0]
        /designs/lrm/instances_hier/M1/instances_seq/y_reg[7]
        /designs/lrm/instances_hier/M1/instances_seq/y_reg[6]
        /designs/lrm/instances_hier/M1/instances_seq/y_reg[5]
        /designs/lrm/instances_hier/M1/instances_seq/y_reg[4]
        /designs/lrm/instances_hier/M1/instances_seq/y_reg[3]
        /designs/lrm/instances_hier/M1/instances_seq/y_reg[2]
        /designs/lrm/instances_hier/M1/instances_seq/y_reg[1]
        /designs/lrm/instances_hier/M1/instances_seq/y_reg[0]
        /designs/lrm/instances_hier/M1/instances_seq/x_reg[7]
        /designs/lrm/instances_hier/M1/instances_seq/x_reg[6]
        /designs/lrm/instances_hier/M1/instances_seq/x_reg[5]
        /designs/lrm/instances_hier/M1/instances_seq/x_reg[4]
        /designs/lrm/instances_hier/M1/instances_seq/x_reg[3]
        /designs/lrm/instances_hier/M1/instances_seq/x_reg[2]
        /designs/lrm/instances_hier/M1/instances_seq/x_reg[1]
        /designs/lrm/instances_hier/M1/instances_seq/x_reg[0]
Warning : Synthesis not performed. [SYNTH-22]
        : Design 'lrm' is already mapped to generic gates.
        : The '-to_generic' switch has no effect because the design is already mapped to generic gates. Try using '-to_mapped' or '-to_placed' instead.
  Constraining lrm for retiming
Warning : The design contains latches. [RETIME-301]
        : The following latches will be excluded from retiming.
        /designs/lrm/instances_seq/num_reg[9]
        /designs/lrm/instances_seq/num_reg[8]
        /designs/lrm/instances_seq/num_reg[7]
        /designs/lrm/instances_seq/num_reg[6]
        /designs/lrm/instances_seq/num_reg[5]
        /designs/lrm/instances_seq/num_reg[4]
        /designs/lrm/instances_seq/num_reg[3]
        /designs/lrm/instances_seq/num_reg[31]
        /designs/lrm/instances_seq/num_reg[30]
        /designs/lrm/instances_seq/num_reg[2]
        /designs/lrm/instances_seq/num_reg[29]
        /designs/lrm/instances_seq/num_reg[28]
        /designs/lrm/instances_seq/num_reg[27]
        /designs/lrm/instances_seq/num_reg[26]
        /designs/lrm/instances_seq/num_reg[25]
        /designs/lrm/instances_seq/num_reg[24]
        /designs/lrm/instances_seq/num_reg[23]
        /designs/lrm/instances_seq/num_reg[22]
        /designs/lrm/instances_seq/num_reg[21]
        /designs/lrm/instances_seq/num_reg[20]
        /designs/lrm/instances_seq/num_reg[1]
        /designs/lrm/instances_seq/num_reg[19]
        /designs/lrm/instances_seq/num_reg[18]
        /designs/lrm/instances_seq/num_reg[17]
        /designs/lrm/instances_seq/num_reg[16]
        /designs/lrm/instances_seq/num_reg[15]
        /designs/lrm/instances_seq/num_reg[14]
        /designs/lrm/instances_seq/num_reg[13]
        /designs/lrm/instances_seq/num_reg[12]
        /designs/lrm/instances_seq/num_reg[11]
        /designs/lrm/instances_seq/num_reg[10]
        /designs/lrm/instances_seq/num_reg[0]
        /designs/lrm/instances_seq/num2_reg[9]
        /designs/lrm/instances_seq/num2_reg[8]
        /designs/lrm/instances_seq/num2_reg[7]
        /designs/lrm/instances_seq/num2_reg[6]
        /designs/lrm/instances_seq/num2_reg[5]
        /designs/lrm/instances_seq/num2_reg[4]
        /designs/lrm/instances_seq/num2_reg[3]
        /designs/lrm/instances_seq/num2_reg[31]
        /designs/lrm/instances_seq/num2_reg[30]
        /designs/lrm/instances_seq/num2_reg[2]
        /designs/lrm/instances_seq/num2_reg[29]
        /designs/lrm/instances_seq/num2_reg[28]
        /designs/lrm/instances_seq/num2_reg[27]
        /designs/lrm/instances_seq/num2_reg[26]
        /designs/lrm/instances_seq/num2_reg[25]
        /designs/lrm/instances_seq/num2_reg[24]
        /designs/lrm/instances_seq/num2_reg[23]
        /designs/lrm/instances_seq/num2_reg[22]
        /designs/lrm/instances_seq/num2_reg[21]
        /designs/lrm/instances_seq/num2_reg[20]
        /designs/lrm/instances_seq/num2_reg[1]
        /designs/lrm/instances_seq/num2_reg[19]
        /designs/lrm/instances_seq/num2_reg[18]
        /designs/lrm/instances_seq/num2_reg[17]
        /designs/lrm/instances_seq/num2_reg[16]
        /designs/lrm/instances_seq/num2_reg[15]
        /designs/lrm/instances_seq/num2_reg[14]
        /designs/lrm/instances_seq/num2_reg[13]
        /designs/lrm/instances_seq/num2_reg[12]
        /designs/lrm/instances_seq/num2_reg[11]
        /designs/lrm/instances_seq/num2_reg[10]
        /designs/lrm/instances_seq/num2_reg[0]
        /designs/lrm/instances_seq/den_reg[9]
        /designs/lrm/instances_seq/den_reg[8]
        /designs/lrm/instances_seq/den_reg[7]
        /designs/lrm/instances_seq/den_reg[6]
        /designs/lrm/instances_seq/den_reg[5]
        /designs/lrm/instances_seq/den_reg[4]
        /designs/lrm/instances_seq/den_reg[3]
        /designs/lrm/instances_seq/den_reg[31]
        /designs/lrm/instances_seq/den_reg[30]
        /designs/lrm/instances_seq/den_reg[2]
        /designs/lrm/instances_seq/den_reg[29]
        /designs/lrm/instances_seq/den_reg[28]
        /designs/lrm/instances_seq/den_reg[27]
        /designs/lrm/instances_seq/den_reg[26]
        /designs/lrm/instances_seq/den_reg[25]
        /designs/lrm/instances_seq/den_reg[24]
        /designs/lrm/instances_seq/den_reg[23]
        /designs/lrm/instances_seq/den_reg[22]
        /designs/lrm/instances_seq/den_reg[21]
        /designs/lrm/instances_seq/den_reg[20]
        /designs/lrm/instances_seq/den_reg[1]
        /designs/lrm/instances_seq/den_reg[19]
        /designs/lrm/instances_seq/den_reg[18]
        /designs/lrm/instances_seq/den_reg[17]
        /designs/lrm/instances_seq/den_reg[16]
        /designs/lrm/instances_seq/den_reg[15]
        /designs/lrm/instances_seq/den_reg[14]
        /designs/lrm/instances_seq/den_reg[13]
        /designs/lrm/instances_seq/den_reg[12]
        /designs/lrm/instances_seq/den_reg[11]
        /designs/lrm/instances_seq/den_reg[10]
        /designs/lrm/instances_seq/den_reg[0]
        /designs/lrm/instances_seq/den2_reg[9]
        /designs/lrm/instances_seq/den2_reg[8]
        /designs/lrm/instances_seq/den2_reg[7]
        /designs/lrm/instances_seq/den2_reg[6]
        /designs/lrm/instances_seq/den2_reg[5]
        /designs/lrm/instances_seq/den2_reg[4]
        /designs/lrm/instances_seq/den2_reg[3]
        /designs/lrm/instances_seq/den2_reg[31]
        /designs/lrm/instances_seq/den2_reg[30]
        /designs/lrm/instances_seq/den2_reg[2]
        /designs/lrm/instances_seq/den2_reg[29]
        /designs/lrm/instances_seq/den2_reg[28]
        /designs/lrm/instances_seq/den2_reg[27]
        /designs/lrm/instances_seq/den2_reg[26]
        /designs/lrm/instances_seq/den2_reg[25]
        /designs/lrm/instances_seq/den2_reg[24]
        /designs/lrm/instances_seq/den2_reg[23]
        /designs/lrm/instances_seq/den2_reg[22]
        /designs/lrm/instances_seq/den2_reg[21]
        /designs/lrm/instances_seq/den2_reg[20]
        /designs/lrm/instances_seq/den2_reg[1]
        /designs/lrm/instances_seq/den2_reg[19]
        /designs/lrm/instances_seq/den2_reg[18]
        /designs/lrm/instances_seq/den2_reg[17]
        /designs/lrm/instances_seq/den2_reg[16]
        /designs/lrm/instances_seq/den2_reg[15]
        /designs/lrm/instances_seq/den2_reg[14]
        /designs/lrm/instances_seq/den2_reg[13]
        /designs/lrm/instances_seq/den2_reg[12]
        /designs/lrm/instances_seq/den2_reg[11]
        /designs/lrm/instances_seq/den2_reg[10]
        /designs/lrm/instances_seq/den2_reg[0]
        /designs/lrm/instances_seq/Y_reg[7]
        /designs/lrm/instances_seq/Y_reg[6]
        /designs/lrm/instances_seq/Y_reg[5]
        /designs/lrm/instances_seq/Y_reg[4]
        /designs/lrm/instances_seq/Y_reg[3]
        /designs/lrm/instances_seq/Y_reg[2]
        /designs/lrm/instances_seq/Y_reg[1]
        /designs/lrm/instances_seq/Y_reg[0]
        /designs/lrm/instances_seq/X_reg[7]
        /designs/lrm/instances_seq/X_reg[6]
        /designs/lrm/instances_seq/X_reg[5]
        /designs/lrm/instances_seq/X_reg[4]
        /designs/lrm/instances_seq/X_reg[3]
        /designs/lrm/instances_seq/X_reg[2]
        /designs/lrm/instances_seq/X_reg[1]
        /designs/lrm/instances_seq/X_reg[0]
        /designs/lrm/instances_hier/M1/instances_seq/y_reg[7]
        /designs/lrm/instances_hier/M1/instances_seq/y_reg[6]
        /designs/lrm/instances_hier/M1/instances_seq/y_reg[5]
        /designs/lrm/instances_hier/M1/instances_seq/y_reg[4]
        /designs/lrm/instances_hier/M1/instances_seq/y_reg[3]
        /designs/lrm/instances_hier/M1/instances_seq/y_reg[2]
        /designs/lrm/instances_hier/M1/instances_seq/y_reg[1]
        /designs/lrm/instances_hier/M1/instances_seq/y_reg[0]
        /designs/lrm/instances_hier/M1/instances_seq/x_reg[7]
        /designs/lrm/instances_hier/M1/instances_seq/x_reg[6]
        /designs/lrm/instances_hier/M1/instances_seq/x_reg[5]
        /designs/lrm/instances_hier/M1/instances_seq/x_reg[4]
        /designs/lrm/instances_hier/M1/instances_seq/x_reg[3]
        /designs/lrm/instances_hier/M1/instances_seq/x_reg[2]
        /designs/lrm/instances_hier/M1/instances_seq/x_reg[1]
        /designs/lrm/instances_hier/M1/instances_seq/x_reg[0]
  Done constraining lrm for retiming
Info    : Mapping. [SYNTH-4]
        : Mapping 'lrm' using 'high' effort.
Multi-threaded constant propagation [1|0] ...
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            238		100%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        238		100%
Total CG Modules                        0
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 16 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'CLK' target slack:    92 ps
Target path end-point (Pin: EXY_reg[29]/EXY_reg[29]/d)

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 16 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                46183        0 

    Cost Group            Target    Slack    Clock
--------------------------------------------------
           CLK                92      440     3150 

 
Global incremental target info
==============================
Cost Group 'CLK' target slack:    60 ps
Target path end-point (Pin: EY_reg[31]/EY_reg[31]/DA (DFXQD1/DA))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               45783        0 

    Cost Group            Target    Slack    Clock
--------------------------------------------------
           CLK                60      194     3150 

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'lrm'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'lrm' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                 45783        0         0         0        0
 const_prop                45783        0         0         0        0
 simp_cc_inputs            45773        0         0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                45773        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  45773        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  45773        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 45773        0         0         0        0
 rem_buf                   45764        0         0         0        0
 rem_inv                   45750        0         0         0        0
 gate_comp                 45735        0         0         0        0
 gcomp_mog                 45716        0         0         0        0
 glob_area                 45692        0         0         0        0
 area_down                 45665        0         0         0        0
 rem_inv                   45664        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.02
         rem_buf         5  (        5 /        5 )  0.06
         rem_inv        13  (       10 /       10 )  0.08
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase        20  (        0 /        0 )  0.03
       gate_comp       343  (       15 /       15 )  1.49
       gcomp_mog        44  (       21 /       21 )  0.95
       glob_area       133  (        9 /      133 )  0.11
       area_down       116  (       15 /       25 )  0.61
  gate_deco_area         0  (        0 /        0 )  0.03
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         4  (        1 /        1 )  0.01
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                45664        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  45664        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                 45664        0         0         0        0
 io_phase                  45664        0         0         0        0
 gate_comp                 45663        0         0         0        0
 glob_area                 45661        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.02
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         3  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase        21  (        1 /        1 )  0.03
       gate_comp       315  (        1 /        1 )  1.43
       gcomp_mog        23  (        0 /        0 )  0.81
       glob_area        59  (        2 /       59 )  0.06
       area_down        72  (        0 /        9 )  0.35
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'lrm'.
   
  Pre-retime summary
  ===========================
  Slack               : 327 ps
  Number of registers : 238
   
  Retiming lrm
Warning : The design contains latches. [RETIME-301]
        : The following latches will be excluded from retiming.
        /designs/lrm/instances_seq/num_reg[9]
        /designs/lrm/instances_seq/num_reg[8]
        /designs/lrm/instances_seq/num_reg[7]
        /designs/lrm/instances_seq/num_reg[6]
        /designs/lrm/instances_seq/num_reg[5]
        /designs/lrm/instances_seq/num_reg[4]
        /designs/lrm/instances_seq/num_reg[3]
        /designs/lrm/instances_seq/num_reg[31]
        /designs/lrm/instances_seq/num_reg[30]
        /designs/lrm/instances_seq/num_reg[2]
        /designs/lrm/instances_seq/num_reg[29]
        /designs/lrm/instances_seq/num_reg[28]
        /designs/lrm/instances_seq/num_reg[27]
        /designs/lrm/instances_seq/num_reg[26]
        /designs/lrm/instances_seq/num_reg[25]
        /designs/lrm/instances_seq/num_reg[24]
        /designs/lrm/instances_seq/num_reg[23]
        /designs/lrm/instances_seq/num_reg[22]
        /designs/lrm/instances_seq/num_reg[21]
        /designs/lrm/instances_seq/num_reg[20]
        /designs/lrm/instances_seq/num_reg[1]
        /designs/lrm/instances_seq/num_reg[19]
        /designs/lrm/instances_seq/num_reg[18]
        /designs/lrm/instances_seq/num_reg[17]
        /designs/lrm/instances_seq/num_reg[16]
        /designs/lrm/instances_seq/num_reg[15]
        /designs/lrm/instances_seq/num_reg[14]
        /designs/lrm/instances_seq/num_reg[13]
        /designs/lrm/instances_seq/num_reg[12]
        /designs/lrm/instances_seq/num_reg[11]
        /designs/lrm/instances_seq/num_reg[10]
        /designs/lrm/instances_seq/num_reg[0]
        /designs/lrm/instances_seq/num2_reg[9]
        /designs/lrm/instances_seq/num2_reg[8]
        /designs/lrm/instances_seq/num2_reg[7]
        /designs/lrm/instances_seq/num2_reg[6]
        /designs/lrm/instances_seq/num2_reg[5]
        /designs/lrm/instances_seq/num2_reg[4]
        /designs/lrm/instances_seq/num2_reg[3]
        /designs/lrm/instances_seq/num2_reg[31]
        /designs/lrm/instances_seq/num2_reg[30]
        /designs/lrm/instances_seq/num2_reg[2]
        /designs/lrm/instances_seq/num2_reg[29]
        /designs/lrm/instances_seq/num2_reg[28]
        /designs/lrm/instances_seq/num2_reg[27]
        /designs/lrm/instances_seq/num2_reg[26]
        /designs/lrm/instances_seq/num2_reg[25]
        /designs/lrm/instances_seq/num2_reg[24]
        /designs/lrm/instances_seq/num2_reg[23]
        /designs/lrm/instances_seq/num2_reg[22]
        /designs/lrm/instances_seq/num2_reg[21]
        /designs/lrm/instances_seq/num2_reg[20]
        /designs/lrm/instances_seq/num2_reg[1]
        /designs/lrm/instances_seq/num2_reg[19]
        /designs/lrm/instances_seq/num2_reg[18]
        /designs/lrm/instances_seq/num2_reg[17]
        /designs/lrm/instances_seq/num2_reg[16]
        /designs/lrm/instances_seq/num2_reg[15]
        /designs/lrm/instances_seq/num2_reg[14]
        /designs/lrm/instances_seq/num2_reg[13]
        /designs/lrm/instances_seq/num2_reg[12]
        /designs/lrm/instances_seq/num2_reg[11]
        /designs/lrm/instances_seq/num2_reg[10]
        /designs/lrm/instances_seq/num2_reg[0]
        /designs/lrm/instances_seq/den_reg[9]
        /designs/lrm/instances_seq/den_reg[8]
        /designs/lrm/instances_seq/den_reg[7]
        /designs/lrm/instances_seq/den_reg[6]
        /designs/lrm/instances_seq/den_reg[5]
        /designs/lrm/instances_seq/den_reg[4]
        /designs/lrm/instances_seq/den_reg[3]
        /designs/lrm/instances_seq/den_reg[31]
        /designs/lrm/instances_seq/den_reg[30]
        /designs/lrm/instances_seq/den_reg[2]
        /designs/lrm/instances_seq/den_reg[29]
        /designs/lrm/instances_seq/den_reg[28]
        /designs/lrm/instances_seq/den_reg[27]
        /designs/lrm/instances_seq/den_reg[26]
        /designs/lrm/instances_seq/den_reg[25]
        /designs/lrm/instances_seq/den_reg[24]
        /designs/lrm/instances_seq/den_reg[23]
        /designs/lrm/instances_seq/den_reg[22]
        /designs/lrm/instances_seq/den_reg[21]
        /designs/lrm/instances_seq/den_reg[20]
        /designs/lrm/instances_seq/den_reg[1]
        /designs/lrm/instances_seq/den_reg[19]
        /designs/lrm/instances_seq/den_reg[18]
        /designs/lrm/instances_seq/den_reg[17]
        /designs/lrm/instances_seq/den_reg[16]
        /designs/lrm/instances_seq/den_reg[15]
        /designs/lrm/instances_seq/den_reg[14]
        /designs/lrm/instances_seq/den_reg[13]
        /designs/lrm/instances_seq/den_reg[12]
        /designs/lrm/instances_seq/den_reg[11]
        /designs/lrm/instances_seq/den_reg[10]
        /designs/lrm/instances_seq/den_reg[0]
        /designs/lrm/instances_seq/den2_reg[9]
        /designs/lrm/instances_seq/den2_reg[8]
        /designs/lrm/instances_seq/den2_reg[7]
        /designs/lrm/instances_seq/den2_reg[6]
        /designs/lrm/instances_seq/den2_reg[5]
        /designs/lrm/instances_seq/den2_reg[4]
        /designs/lrm/instances_seq/den2_reg[3]
        /designs/lrm/instances_seq/den2_reg[31]
        /designs/lrm/instances_seq/den2_reg[30]
        /designs/lrm/instances_seq/den2_reg[2]
        /designs/lrm/instances_seq/den2_reg[29]
        /designs/lrm/instances_seq/den2_reg[28]
        /designs/lrm/instances_seq/den2_reg[27]
        /designs/lrm/instances_seq/den2_reg[26]
        /designs/lrm/instances_seq/den2_reg[25]
        /designs/lrm/instances_seq/den2_reg[24]
        /designs/lrm/instances_seq/den2_reg[23]
        /designs/lrm/instances_seq/den2_reg[22]
        /designs/lrm/instances_seq/den2_reg[21]
        /designs/lrm/instances_seq/den2_reg[20]
        /designs/lrm/instances_seq/den2_reg[1]
        /designs/lrm/instances_seq/den2_reg[19]
        /designs/lrm/instances_seq/den2_reg[18]
        /designs/lrm/instances_seq/den2_reg[17]
        /designs/lrm/instances_seq/den2_reg[16]
        /designs/lrm/instances_seq/den2_reg[15]
        /designs/lrm/instances_seq/den2_reg[14]
        /designs/lrm/instances_seq/den2_reg[13]
        /designs/lrm/instances_seq/den2_reg[12]
        /designs/lrm/instances_seq/den2_reg[11]
        /designs/lrm/instances_seq/den2_reg[10]
        /designs/lrm/instances_seq/den2_reg[0]
        /designs/lrm/instances_seq/Y_reg[7]
        /designs/lrm/instances_seq/Y_reg[6]
        /designs/lrm/instances_seq/Y_reg[5]
        /designs/lrm/instances_seq/Y_reg[4]
        /designs/lrm/instances_seq/Y_reg[3]
        /designs/lrm/instances_seq/Y_reg[2]
        /designs/lrm/instances_seq/Y_reg[1]
        /designs/lrm/instances_seq/Y_reg[0]
        /designs/lrm/instances_seq/X_reg[7]
        /designs/lrm/instances_seq/X_reg[6]
        /designs/lrm/instances_seq/X_reg[5]
        /designs/lrm/instances_seq/X_reg[4]
        /designs/lrm/instances_seq/X_reg[3]
        /designs/lrm/instances_seq/X_reg[2]
        /designs/lrm/instances_seq/X_reg[1]
        /designs/lrm/instances_seq/X_reg[0]
        /designs/lrm/instances_seq/M1_y_reg[7]
        /designs/lrm/instances_seq/M1_y_reg[6]
        /designs/lrm/instances_seq/M1_y_reg[5]
        /designs/lrm/instances_seq/M1_y_reg[4]
        /designs/lrm/instances_seq/M1_y_reg[3]
        /designs/lrm/instances_seq/M1_y_reg[2]
        /designs/lrm/instances_seq/M1_y_reg[1]
        /designs/lrm/instances_seq/M1_y_reg[0]
        /designs/lrm/instances_seq/M1_x_reg[7]
        /designs/lrm/instances_seq/M1_x_reg[6]
        /designs/lrm/instances_seq/M1_x_reg[5]
        /designs/lrm/instances_seq/M1_x_reg[4]
        /designs/lrm/instances_seq/M1_x_reg[3]
        /designs/lrm/instances_seq/M1_x_reg[2]
        /designs/lrm/instances_seq/M1_x_reg[1]
        /designs/lrm/instances_seq/M1_x_reg[0]
   
  Post-retime summary
  ===========================
  Slack               : -93 ps
  Number of registers : 241
   
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[10]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[11]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[12]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[13]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[14]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[15]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[16]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[17]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[18]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[19]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[20]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[21]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[22]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[23]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[24]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[25]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[26]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[27]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[28]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[29]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[30]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[31]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[3]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[4]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[5]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[6]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[7]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[8]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[9]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[10]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[11]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[12]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[13]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[14]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[15]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[16]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[17]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[18]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[19]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[20]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[21]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[22]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[23]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[24]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[25]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[26]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[27]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[28]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[29]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[30]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[31]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[3]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[4]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[5]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[6]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[7]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[8]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[9]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[10]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[11]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[12]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[13]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[14]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[15]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[16]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[17]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[18]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[19]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[20]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[21]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[22]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[23]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[24]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[25]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[26]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[27]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[28]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[29]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[30]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[31]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[3]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[4]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[5]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[6]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[7]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[8]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[9]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[10]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[11]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[12]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[13]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[14]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[15]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[16]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[17]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[18]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[19]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[20]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[21]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[22]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[23]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[24]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[25]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[26]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[27]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[28]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[29]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[30]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[31]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[3]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[4]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[5]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[6]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[7]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[8]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[9]/pins_in/EN'.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        202		 84%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      39		 16%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        241		100%
Total CG Modules                        4
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 16 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'CLK' target slack:    94 ps
Target path end-point (Pin: Yp_reg[7]/d)

Cost Group 'cg_enable_group_CLK' target slack:    93 ps
Target path end-point (Pin: RC_CG_HIER_INST0/RC_CGIC_INST/E (CKLNQD1/E))

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 16 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                45209        0 

             Cost Group            Target    Slack    Clock
-----------------------------------------------------------
                    CLK                94      728     3150 
    cg_enable_group_CLK                93      802     3150 

 
Global incremental target info
==============================
Cost Group 'CLK' target slack:    62 ps
Target path end-point (Pin: Yp_reg[6]/D (DFQD1/D))

Cost Group 'cg_enable_group_CLK' target slack:    62 ps
Target path end-point (Pin: RC_CG_HIER_INST0/RC_CGIC_INST/E (CKLNQD1/E))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               44842        0 

             Cost Group            Target    Slack    Clock
-----------------------------------------------------------
                    CLK                62      422     3150 
    cg_enable_group_CLK                62      471     3150 

Info    : 'Conformal LEC14.2-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC14.2-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'lrm' in file 'fv/lrm/rtl_to_g1.do' ...
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'lrm'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'lrm' using 'high' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
        : Switching to Normal Incremental Optimization flow.
  Decloning clock-gating logic from /designs/lrm
Clock-gating declone status
===========================
Total number of clock-gating instances before: 4
Total number of clock-gating instances after : 4
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                 44842        0         0         0        0
 const_prop                44842        0         0         0        0
 simp_cc_inputs            44809        0         0         0        0
 hi_fo_buf                 44809        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                44809        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  44809        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  44809        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 44809        0         0         0        0
 rem_buf                   44799        0         0         0        0
 rem_inv                   44760        0         0         0        0
 merge_bi                  44758        0         0         0        0
 rem_inv_qb                44757        0         0         0        0
 seq_res_area              44756        0         0         0        0
 gate_comp                 44739        0         0         0        0
 gcomp_mog                 44720        0         0         0        0
 glob_area                 44686        0         0         0        0
 area_down                 44670        0         0         0        0
 rem_inv                   44669        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.02
         rem_buf        10  (        7 /        7 )  0.07
         rem_inv        27  (       26 /       26 )  0.29
        merge_bi         2  (        2 /        2 )  0.02
      rem_inv_qb         1  (        1 /        1 )  0.01
    seq_res_area         6  (        1 /        1 )  2.45
        io_phase       106  (        0 /        0 )  0.20
       gate_comp       854  (       14 /       14 )  3.52
       gcomp_mog        53  (       19 /       19 )  1.14
       glob_area       669  (       48 /      669 )  0.16
       area_down        28  (       23 /       23 )  0.45
  gate_deco_area         0  (        0 /        0 )  0.02
         rem_buf         3  (        0 /        0 )  0.01
         rem_inv         2  (        1 /        1 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                44669        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  44669        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  44669        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 44669        0         0         0        0
 io_phase                  44668        0         0         0        0
 gate_comp                 44667        0         0         0        0
 glob_area                 44667        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.02
         rem_buf         3  (        0 /        0 )  0.00
         rem_inv         1  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase       108  (        2 /        2 )  0.21
       gate_comp       821  (        1 /        1 )  3.30
       gcomp_mog        34  (        0 /        0 )  1.02
       glob_area        61  (        1 /       61 )  0.06
       area_down        11  (        0 /        0 )  0.10
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                44667        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  44667        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'lrm'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
        : Use 'report timing -lint' for more information.
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info    : Design has no library or power domains. [ENC_MSV-301]
        : No power domains will be created for Encounter.
rc:/> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Dec 14 2017  01:41:56 pm
  Module:                 lrm
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

       Pin             Type     Fanout Load Slew Delay Arrival   
                                       (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------
(clock CLK)           launch                                 0 R 
retime_s3_14_reg/CP                            0             0 R 
retime_s3_14_reg/Q    DFQD1          2  2.8   35  +112     112 R 
inc_add_218_33_2/A[1] 
  g1176/A1                                          +0     112   
  g1176/ZN            CKND2D1        3  3.4   46   +38     150 F 
  g1174/B1                                          +0     150   
  g1174/ZN            INR2XD0        2  2.9   71   +52     202 R 
  g1171/A1                                          +0     202   
  g1171/ZN            CKND2D1        3  3.4   50   +47     250 F 
  g1169/B1                                          +0     250   
  g1169/ZN            INR2XD0        2  2.9   71   +53     303 R 
  g1166/A1                                          +0     303   
  g1166/ZN            CKND2D1        3  3.3   49   +47     350 F 
  g1195/A1                                          +0     350   
  g1195/ZN            IND2D1         3  3.4   49   +76     426 F 
  g1161/B1                                          +0     426   
  g1161/ZN            INR2XD0        1  3.1   74   +55     481 R 
  g1159/B                                           +0     481   
  g1159/CO            HA1D0          2  2.9   65   +94     574 R 
  g1157/A1                                          +0     574   
  g1157/ZN            CKND2D1        3  3.3   48   +45     620 F 
  g1194/A1                                          +0     620   
  g1194/ZN            IND2D1         3  3.3   48   +75     695 F 
  g1193/A1                                          +0     695   
  g1193/ZN            IND2D1         3  3.3   48   +75     770 F 
  g1192/A1                                          +0     770   
  g1192/ZN            IND2D1         3  3.3   48   +75     845 F 
  g1191/A1                                          +0     845   
  g1191/ZN            IND2D1         3  3.3   48   +75     920 F 
  g1190/A1                                          +0     920   
  g1190/ZN            IND2D1         3  3.3   48   +75     995 F 
  g1189/A1                                          +0     995   
  g1189/ZN            IND2D1         3  3.3   48   +75    1071 F 
  g1188/A1                                          +0    1071   
  g1188/ZN            IND2D1         3  3.3   48   +75    1146 F 
  g1187/A1                                          +0    1146   
  g1187/ZN            IND2D1         3  3.3   48   +75    1221 F 
  g1186/A1                                          +0    1221   
  g1186/ZN            IND2D1         3  3.3   48   +75    1296 F 
  g1185/A1                                          +0    1296   
  g1185/ZN            IND2D1         3  3.3   48   +75    1371 F 
  g1184/A1                                          +0    1371   
  g1184/ZN            IND2D1         3  3.3   48   +75    1447 F 
  g1183/A1                                          +0    1447   
  g1183/ZN            IND2D1         3  3.3   48   +75    1522 F 
  g1182/A1                                          +0    1522   
  g1182/ZN            IND2D1         3  3.3   48   +75    1597 F 
  g1181/A1                                          +0    1597   
  g1181/ZN            IND2D1         3  3.3   48   +75    1672 F 
  g1180/A1                                          +0    1672   
  g1180/ZN            IND2D1         3  3.3   48   +75    1747 F 
  g1179/A1                                          +0    1747   
  g1179/ZN            IND2D1         3  3.3   48   +75    1823 F 
  g1178/A1                                          +0    1823   
  g1178/ZN            IND2D1         3  3.3   48   +75    1898 F 
  g1177/A1                                          +0    1898   
  g1177/ZN            IND2D1         3  3.3   48   +75    1973 F 
  g2/A1                                             +0    1973   
  g2/ZN               IND2D1         3  3.3   48   +75    2048 F 
  g1097/A1                                          +0    2048   
  g1097/ZN            MOAI22D1       1  0.8   45   +39    2087 R 
inc_add_218_33_2/Z[29] 
g13101/A1                                           +0    2087   
g13101/Z              AN2D0         36 35.7  595  +361    2448 R 
N_reg[29]_state_point/in 
N_reg[29]_state_point/out 
g15999/A1                                           +0    2448   
g15999/Z              OR4D1         18 18.1  165  +239    2687 R 
g15998/I                                            +0    2687   
g15998/ZN             CKND1          2  2.4   52   +49    2737 F 
g15996/A1                                           +0    2737   
g15996/ZN             NR2D1          8  6.7  135   +90    2826 R 
g15939/A2                                           +0    2826   
g15939/Z              AO22D0         1  1.1   45   +95    2922 R 
Yp_reg[6]/D           DFQD1                         +0    2922   
Yp_reg[6]/CP          setup                    0   +35    2957 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)           capture                             3150 R 
-----------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :     193ps 
Start-point  : retime_s3_14_reg/CP
End-point    : Yp_reg[6]/D


