

================================================================
== Vitis HLS Report for 'sum_scan_1_Pipeline_sum_1'
================================================================
* Date:           Sat Oct  4 15:13:03 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      388|      388|  3.880 us|  3.880 us|  388|  388|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- sum_1   |      386|      386|         6|          6|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    4286|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      36|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     186|    -|
|Register         |        -|     -|     640|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     640|    4508|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_254_32_1_1_U25  |mux_254_32_1_1  |        0|   0|  0|   9|    0|
    |mux_254_32_1_1_U26  |mux_254_32_1_1  |        0|   0|  0|   9|    0|
    |mux_258_32_1_1_U24  |mux_258_32_1_1  |        0|   0|  0|   9|    0|
    |mux_258_32_1_1_U27  |mux_258_32_1_1  |        0|   0|  0|   9|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  36|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln25_1_fu_863_p2    |         +|   0|  0|   71|          64|           2|
    |add_ln25_2_fu_366_p2    |         +|   0|  0|   13|           5|           1|
    |add_ln25_3_fu_372_p2    |         +|   0|  0|   14|           6|           1|
    |add_ln25_4_fu_378_p2    |         +|   0|  0|   14|           7|           1|
    |add_ln25_fu_360_p2      |         +|   0|  0|   71|          64|           1|
    |add_ln26_1_fu_420_p2    |         +|   0|  0|   71|          64|           2|
    |add_ln26_2_fu_304_p2    |         +|   0|  0|   17|          10|           6|
    |add_ln26_3_fu_442_p2    |         +|   0|  0|   17|          10|           6|
    |add_ln26_fu_483_p2      |         +|   0|  0|   71|          64|           2|
    |add_ln27_1_fu_604_p2    |         +|   0|  0|   39|          32|          32|
    |add_ln27_2_fu_775_p2    |         +|   0|  0|   39|          32|          32|
    |add_ln27_3_fu_272_p2    |         +|   0|  0|   16|           9|           2|
    |add_ln27_4_fu_278_p2    |         +|   0|  0|   13|           5|           2|
    |add_ln27_5_fu_284_p2    |         +|   0|  0|   14|           6|           2|
    |add_ln27_6_fu_426_p2    |         +|   0|  0|   16|           9|           2|
    |add_ln27_fu_489_p2      |         +|   0|  0|   71|          64|           2|
    |and_ln27_5_fu_638_p2    |       and|   0|  0|   64|          64|          64|
    |and_ln27_6_fu_841_p2    |       and|   0|  0|   64|          64|          64|
    |and_ln27_7_fu_803_p2    |       and|   0|  0|   64|          64|          64|
    |and_ln27_fu_676_p2      |       and|   0|  0|   64|          64|          64|
    |ap_condition_744        |       and|   0|  0|    2|           1|           1|
    |ap_condition_748        |       and|   0|  0|    2|           1|           1|
    |ap_condition_751        |       and|   0|  0|    2|           1|           1|
    |ap_condition_754        |       and|   0|  0|    2|           1|           1|
    |icmp_ln25_fu_384_p2     |      icmp|   0|  0|   29|          64|           8|
    |lshr_ln27_10_fu_722_p2  |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln27_2_fu_529_p2   |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln27_5_fu_570_p2   |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln27_6_fu_584_p2   |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln27_7_fu_743_p2   |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln27_8_fu_756_p2   |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln27_9_fu_709_p2   |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln27_fu_515_p2     |      lshr|   0|  0|  182|          64|          64|
    |or_ln27_1_fu_653_p2     |        or|   0|  0|   64|          64|          64|
    |or_ln27_2_fu_856_p2     |        or|   0|  0|   64|          64|          64|
    |or_ln27_3_fu_818_p2     |        or|   0|  0|   64|          64|          64|
    |or_ln27_fu_691_p2       |        or|   0|  0|   64|          64|          64|
    |shl_ln27_1_fu_685_p2    |       shl|   0|  0|  182|          64|          64|
    |shl_ln27_2_fu_626_p2    |       shl|   0|  0|  182|          32|          64|
    |shl_ln27_3_fu_647_p2    |       shl|   0|  0|  182|          64|          64|
    |shl_ln27_4_fu_829_p2    |       shl|   0|  0|  182|          32|          64|
    |shl_ln27_5_fu_850_p2    |       shl|   0|  0|  182|          64|          64|
    |shl_ln27_6_fu_791_p2    |       shl|   0|  0|  182|          32|          64|
    |shl_ln27_7_fu_812_p2    |       shl|   0|  0|  182|          64|          64|
    |shl_ln27_fu_664_p2      |       shl|   0|  0|  182|          32|          64|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    |xor_ln27_1_fu_632_p2    |       xor|   0|  0|   64|          64|           2|
    |xor_ln27_2_fu_835_p2    |       xor|   0|  0|   64|          64|           2|
    |xor_ln27_3_fu_797_p2    |       xor|   0|  0|   64|          64|           2|
    |xor_ln27_fu_670_p2      |       xor|   0|  0|   64|          64|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 4286|        2184|        1654|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  29|          7|    1|          7|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |radixID_0_fu_94              |   9|          2|   64|        128|
    |reg_230                      |   9|          2|   64|        128|
    |reg_235                      |   9|          2|   64|        128|
    |sum_0_address0               |  17|          4|    5|         20|
    |sum_0_address1               |  17|          4|    5|         20|
    |sum_0_d0                     |  13|          3|   64|        192|
    |sum_1_address0               |  17|          4|    5|         20|
    |sum_1_address1               |  17|          4|    5|         20|
    |sum_1_d0                     |  13|          3|   64|        192|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 186|         43|  345|        863|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln25_2_reg_947           |   5|   0|    5|          0|
    |add_ln27_1_reg_985           |  32|   0|   32|          0|
    |add_ln27_2_reg_1034          |  32|   0|   32|          0|
    |and_ln27_2_reg_1013          |   1|   0|    6|          5|
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |bucket_0_load_1_reg_991      |  64|   0|   64|          0|
    |bucket_1_load_1_reg_996      |  64|   0|   64|          0|
    |icmp_ln25_reg_952            |   1|   0|    1|          0|
    |lshr_ln27_3_reg_917          |  58|   0|   58|          0|
    |lshr_ln27_4_reg_956          |  54|   0|   54|          0|
    |radixID_0_fu_94              |  64|   0|   64|          0|
    |radixID_0_load_reg_880       |  64|   0|   64|          0|
    |reg_230                      |  64|   0|   64|          0|
    |reg_235                      |  64|   0|   64|          0|
    |sum_0_addr_1_reg_937         |   5|   0|    5|          0|
    |sum_0_addr_3_reg_1001        |   5|   0|    5|          0|
    |sum_1_addr_1_reg_942         |   5|   0|    5|          0|
    |sum_1_addr_3_reg_1007        |   5|   0|    5|          0|
    |tmp_15_reg_902               |   1|   0|    1|          0|
    |tmp_16_reg_922               |   1|   0|    1|          0|
    |tmp_17_reg_933               |   1|   0|    1|          0|
    |tmp_18_reg_961               |   1|   0|    1|          0|
    |tmp_19_reg_976               |   1|   0|    1|          0|
    |tmp_20_reg_981               |   1|   0|    1|          0|
    |tmp_23_1_reg_1019            |  32|   0|   32|          0|
    |tmp_reg_887                  |   1|   0|    1|          0|
    |zext_ln27_5_reg_927          |   5|   0|   64|         59|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 640|   0|  704|         64|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  sum_scan.1_Pipeline_sum_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  sum_scan.1_Pipeline_sum_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  sum_scan.1_Pipeline_sum_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  sum_scan.1_Pipeline_sum_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  sum_scan.1_Pipeline_sum_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  sum_scan.1_Pipeline_sum_1|  return value|
|sum_0_address0     |  out|    5|   ap_memory|                      sum_0|         array|
|sum_0_ce0          |  out|    1|   ap_memory|                      sum_0|         array|
|sum_0_we0          |  out|    1|   ap_memory|                      sum_0|         array|
|sum_0_d0           |  out|   64|   ap_memory|                      sum_0|         array|
|sum_0_q0           |   in|   64|   ap_memory|                      sum_0|         array|
|sum_0_address1     |  out|    5|   ap_memory|                      sum_0|         array|
|sum_0_ce1          |  out|    1|   ap_memory|                      sum_0|         array|
|sum_0_q1           |   in|   64|   ap_memory|                      sum_0|         array|
|sum_1_address0     |  out|    5|   ap_memory|                      sum_1|         array|
|sum_1_ce0          |  out|    1|   ap_memory|                      sum_1|         array|
|sum_1_we0          |  out|    1|   ap_memory|                      sum_1|         array|
|sum_1_d0           |  out|   64|   ap_memory|                      sum_1|         array|
|sum_1_q0           |   in|   64|   ap_memory|                      sum_1|         array|
|sum_1_address1     |  out|    5|   ap_memory|                      sum_1|         array|
|sum_1_ce1          |  out|    1|   ap_memory|                      sum_1|         array|
|sum_1_q1           |   in|   64|   ap_memory|                      sum_1|         array|
|bucket_0_address0  |  out|    9|   ap_memory|                   bucket_0|         array|
|bucket_0_ce0       |  out|    1|   ap_memory|                   bucket_0|         array|
|bucket_0_q0        |   in|   64|   ap_memory|                   bucket_0|         array|
|bucket_0_address1  |  out|    9|   ap_memory|                   bucket_0|         array|
|bucket_0_ce1       |  out|    1|   ap_memory|                   bucket_0|         array|
|bucket_0_q1        |   in|   64|   ap_memory|                   bucket_0|         array|
|bucket_1_address0  |  out|    9|   ap_memory|                   bucket_1|         array|
|bucket_1_ce0       |  out|    1|   ap_memory|                   bucket_1|         array|
|bucket_1_q0        |   in|   64|   ap_memory|                   bucket_1|         array|
|bucket_1_address1  |  out|    9|   ap_memory|                   bucket_1|         array|
|bucket_1_ce1       |  out|    1|   ap_memory|                   bucket_1|         array|
|bucket_1_q1        |   in|   64|   ap_memory|                   bucket_1|         array|
+-------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%radixID_0 = alloca i32 1"   --->   Operation 9 'alloca' 'radixID_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sum_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sum_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 1, i64 %radixID_0"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.0"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.43>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%radixID_0_load = load i64 %radixID_0" [sort.c:25]   --->   Operation 16 'load' 'radixID_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = trunc i64 %radixID_0_load" [sort.c:25]   --->   Operation 17 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_21 = trunc i64 %radixID_0_load" [sort.c:25]   --->   Operation 18 'trunc' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %empty_21, i4 0" [sort.c:26]   --->   Operation 19 'bitconcatenate' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty, i4 0" [sort.c:26]   --->   Operation 20 'bitconcatenate' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.35ns)   --->   "%add_ln27_3 = add i9 %trunc_ln26_1, i9 511" [sort.c:27]   --->   Operation 21 'add' 'add_ln27_3' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.09ns)   --->   "%add_ln27_4 = add i5 %empty, i5 31" [sort.c:27]   --->   Operation 22 'add' 'add_ln27_4' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.18ns)   --->   "%add_ln27_5 = add i6 %empty_21, i6 63" [sort.c:27]   --->   Operation 23 'add' 'add_ln27_5' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln27_5, i32 5" [sort.c:27]   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %add_ln27_4" [sort.c:27]   --->   Operation 25 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sum_0_addr = getelementptr i64 %sum_0, i64 0, i64 %zext_ln27" [sort.c:27]   --->   Operation 26 'getelementptr' 'sum_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.26ns)   --->   "%sum_0_load = load i5 %sum_0_addr" [sort.c:27]   --->   Operation 27 'load' 'sum_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sum_1_addr = getelementptr i64 %sum_1, i64 0, i64 %zext_ln27" [sort.c:27]   --->   Operation 28 'getelementptr' 'sum_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.26ns)   --->   "%sum_1_load = load i5 %sum_1_addr" [sort.c:27]   --->   Operation 29 'load' 'sum_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 30 [1/1] (1.34ns)   --->   "%add_ln26_2 = add i10 %trunc_ln, i10 1008" [sort.c:26]   --->   Operation 30 'add' 'add_ln26_2' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln26_2, i32 9" [sort.c:27]   --->   Operation 31 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i9 %add_ln27_3" [sort.c:27]   --->   Operation 32 'zext' 'zext_ln27_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%bucket_0_addr = getelementptr i64 %bucket_0, i64 0, i64 %zext_ln27_3" [sort.c:27]   --->   Operation 33 'getelementptr' 'bucket_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (2.26ns)   --->   "%bucket_0_load = load i9 %bucket_0_addr" [sort.c:27]   --->   Operation 34 'load' 'bucket_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%bucket_1_addr = getelementptr i64 %bucket_1, i64 0, i64 %zext_ln27_3" [sort.c:27]   --->   Operation 35 'getelementptr' 'bucket_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (2.26ns)   --->   "%bucket_1_load = load i9 %bucket_1_addr" [sort.c:27]   --->   Operation 36 'load' 'bucket_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%lshr_ln27_3 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %radixID_0_load, i32 6, i32 63" [sort.c:27]   --->   Operation 37 'partselect' 'lshr_ln27_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %radixID_0_load, i32 5" [sort.c:27]   --->   Operation 38 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln27_5 = zext i5 %empty" [sort.c:27]   --->   Operation 39 'zext' 'zext_ln27_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %radixID_0_load, i32 6" [sort.c:27]   --->   Operation 40 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sum_0_addr_1 = getelementptr i64 %sum_0, i64 0, i64 %zext_ln27_5" [sort.c:27]   --->   Operation 41 'getelementptr' 'sum_0_addr_1' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (2.26ns)   --->   "%sum_0_load_1 = load i5 %sum_0_addr_1" [sort.c:27]   --->   Operation 42 'load' 'sum_0_load_1' <Predicate = (!tmp_17)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sum_1_addr_1 = getelementptr i64 %sum_1, i64 0, i64 %zext_ln27_5" [sort.c:27]   --->   Operation 43 'getelementptr' 'sum_1_addr_1' <Predicate = (tmp_17)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (2.26ns)   --->   "%sum_1_load_1 = load i5 %sum_1_addr_1" [sort.c:27]   --->   Operation 44 'load' 'sum_1_load_1' <Predicate = (tmp_17)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i64 %radixID_0_load" [sort.c:25]   --->   Operation 45 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.81ns)   --->   "%add_ln25 = add i64 %radixID_0_load, i64 1" [sort.c:25]   --->   Operation 46 'add' 'add_ln25' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.09ns)   --->   "%add_ln25_2 = add i5 %empty, i5 1" [sort.c:25]   --->   Operation 47 'add' 'add_ln25_2' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.18ns)   --->   "%add_ln25_3 = add i6 %empty_21, i6 1" [sort.c:25]   --->   Operation 48 'add' 'add_ln25_3' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.27ns)   --->   "%add_ln25_4 = add i7 %trunc_ln25, i7 1" [sort.c:25]   --->   Operation 49 'add' 'add_ln25_4' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.40ns)   --->   "%icmp_ln25 = icmp_eq  i64 %add_ln25, i64 128" [sort.c:25]   --->   Operation 50 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc.split.1, void %for.end.exitStub" [sort.c:25]   --->   Operation 51 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_1)   --->   "%shl_ln26_1 = shl i64 %add_ln25, i64 4" [sort.c:26]   --->   Operation 52 'shl' 'shl_ln26_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i64 %add_ln25" [sort.c:26]   --->   Operation 53 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln26, i4 0" [sort.c:26]   --->   Operation 54 'bitconcatenate' 'trunc_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln26_4 = trunc i64 %add_ln25" [sort.c:26]   --->   Operation 55 'trunc' 'trunc_ln26_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln26_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln26_4, i4 0" [sort.c:26]   --->   Operation 56 'bitconcatenate' 'trunc_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.81ns) (out node of the LUT)   --->   "%add_ln26_1 = add i64 %shl_ln26_1, i64 18446744073709551615" [sort.c:26]   --->   Operation 57 'add' 'add_ln26_1' <Predicate = (!icmp_ln25)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.35ns)   --->   "%add_ln27_6 = add i9 %trunc_ln26_3, i9 511" [sort.c:27]   --->   Operation 58 'add' 'add_ln27_6' <Predicate = (!icmp_ln25)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%lshr_ln27_4 = partselect i54 @_ssdm_op_PartSelect.i54.i64.i32.i32, i64 %add_ln26_1, i32 10, i32 63" [sort.c:27]   --->   Operation 59 'partselect' 'lshr_ln27_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.34ns)   --->   "%add_ln26_3 = add i10 %trunc_ln26_2, i10 1008" [sort.c:26]   --->   Operation 60 'add' 'add_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln26_3, i32 9" [sort.c:27]   --->   Operation 61 'bitselect' 'tmp_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln27_7 = zext i9 %add_ln27_6" [sort.c:27]   --->   Operation 62 'zext' 'zext_ln27_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%bucket_0_addr_1 = getelementptr i64 %bucket_0, i64 0, i64 %zext_ln27_7" [sort.c:27]   --->   Operation 63 'getelementptr' 'bucket_0_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (2.26ns)   --->   "%bucket_0_load_1 = load i9 %bucket_0_addr_1" [sort.c:27]   --->   Operation 64 'load' 'bucket_0_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%bucket_1_addr_1 = getelementptr i64 %bucket_1, i64 0, i64 %zext_ln27_7" [sort.c:27]   --->   Operation 65 'getelementptr' 'bucket_1_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (2.26ns)   --->   "%bucket_1_load_1 = load i9 %bucket_1_addr_1" [sort.c:27]   --->   Operation 66 'load' 'bucket_1_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln25_3, i32 5" [sort.c:27]   --->   Operation 67 'bitselect' 'tmp_19' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln25_4, i32 6" [sort.c:27]   --->   Operation 68 'bitselect' 'tmp_20' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln26)   --->   "%shl_ln26 = shl i64 %radixID_0_load, i64 4" [sort.c:26]   --->   Operation 69 'shl' 'shl_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.81ns) (out node of the LUT)   --->   "%add_ln26 = add i64 %shl_ln26, i64 18446744073709551615" [sort.c:26]   --->   Operation 70 'add' 'add_ln26' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.81ns)   --->   "%add_ln27 = add i64 %radixID_0_load, i64 18446744073709551615" [sort.c:27]   --->   Operation 71 'add' 'add_ln27' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln27, i32 6, i32 63" [sort.c:27]   --->   Operation 72 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp, i5 0" [sort.c:27]   --->   Operation 73 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/2] (2.26ns)   --->   "%sum_0_load = load i5 %sum_0_addr" [sort.c:27]   --->   Operation 74 'load' 'sum_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i6 %and_ln" [sort.c:27]   --->   Operation 75 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (2.35ns)   --->   "%lshr_ln27 = lshr i64 %sum_0_load, i64 %zext_ln27_1" [sort.c:27]   --->   Operation 76 'lshr' 'lshr_ln27' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i64 %lshr_ln27" [sort.c:27]   --->   Operation 77 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/2] (2.26ns)   --->   "%sum_1_load = load i5 %sum_1_addr" [sort.c:27]   --->   Operation 78 'load' 'sum_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i6 %and_ln" [sort.c:27]   --->   Operation 79 'zext' 'zext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (2.35ns)   --->   "%lshr_ln27_2 = lshr i64 %sum_1_load, i64 %zext_ln27_2" [sort.c:27]   --->   Operation 80 'lshr' 'lshr_ln27_2' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i64 %lshr_ln27_2" [sort.c:27]   --->   Operation 81 'trunc' 'trunc_ln27_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.84ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i58, i32 %trunc_ln27, i32 %trunc_ln27_1, i58 %lshr_ln" [sort.c:27]   --->   Operation 82 'mux' 'tmp_s' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%lshr_ln27_1 = partselect i54 @_ssdm_op_PartSelect.i54.i64.i32.i32, i64 %add_ln26, i32 10, i32 63" [sort.c:27]   --->   Operation 83 'partselect' 'lshr_ln27_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%and_ln27_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_15, i5 0" [sort.c:27]   --->   Operation 84 'bitconcatenate' 'and_ln27_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/2] (2.26ns)   --->   "%bucket_0_load = load i9 %bucket_0_addr" [sort.c:27]   --->   Operation 85 'load' 'bucket_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i6 %and_ln27_1" [sort.c:27]   --->   Operation 86 'zext' 'zext_ln27_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (2.35ns)   --->   "%lshr_ln27_5 = lshr i64 %bucket_0_load, i64 %zext_ln27_4" [sort.c:27]   --->   Operation 87 'lshr' 'lshr_ln27_5' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln27_2 = trunc i64 %lshr_ln27_5" [sort.c:27]   --->   Operation 88 'trunc' 'trunc_ln27_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/2] (2.26ns)   --->   "%bucket_1_load = load i9 %bucket_1_addr" [sort.c:27]   --->   Operation 89 'load' 'bucket_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln27_6 = zext i6 %and_ln27_1" [sort.c:27]   --->   Operation 90 'zext' 'zext_ln27_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (2.35ns)   --->   "%lshr_ln27_6 = lshr i64 %bucket_1_load, i64 %zext_ln27_6" [sort.c:27]   --->   Operation 91 'lshr' 'lshr_ln27_6' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln27_3 = trunc i64 %lshr_ln27_6" [sort.c:27]   --->   Operation 92 'trunc' 'trunc_ln27_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.84ns)   --->   "%tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i54, i32 %trunc_ln27_2, i32 %trunc_ln27_3, i54 %lshr_ln27_1" [sort.c:27]   --->   Operation 93 'mux' 'tmp_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.51ns)   --->   "%add_ln27_1 = add i32 %tmp_13, i32 %tmp_s" [sort.c:27]   --->   Operation 94 'add' 'add_ln27_1' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/2] (2.26ns)   --->   "%sum_0_load_1 = load i5 %sum_0_addr_1" [sort.c:27]   --->   Operation 95 'load' 'sum_0_load_1' <Predicate = (!tmp_17)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_3 : Operation 96 [1/2] (2.26ns)   --->   "%sum_1_load_1 = load i5 %sum_1_addr_1" [sort.c:27]   --->   Operation 96 'load' 'sum_1_load_1' <Predicate = (tmp_17)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_3 : Operation 97 [1/2] (2.26ns)   --->   "%bucket_0_load_1 = load i9 %bucket_0_addr_1" [sort.c:27]   --->   Operation 97 'load' 'bucket_0_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 98 [1/2] (2.26ns)   --->   "%bucket_1_load_1 = load i9 %bucket_1_addr_1" [sort.c:27]   --->   Operation 98 'load' 'bucket_1_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln27_9 = zext i5 %add_ln25_2" [sort.c:27]   --->   Operation 99 'zext' 'zext_ln27_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sum_0_addr_3 = getelementptr i64 %sum_0, i64 0, i64 %zext_ln27_9" [sort.c:27]   --->   Operation 100 'getelementptr' 'sum_0_addr_3' <Predicate = (!icmp_ln25 & !tmp_20)> <Delay = 0.00>
ST_3 : Operation 101 [2/2] (2.26ns)   --->   "%sum_0_load_3 = load i5 %sum_0_addr_3" [sort.c:27]   --->   Operation 101 'load' 'sum_0_load_3' <Predicate = (!icmp_ln25 & !tmp_20)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sum_1_addr_3 = getelementptr i64 %sum_1, i64 0, i64 %zext_ln27_9" [sort.c:27]   --->   Operation 102 'getelementptr' 'sum_1_addr_3' <Predicate = (!icmp_ln25 & tmp_20)> <Delay = 0.00>
ST_3 : Operation 103 [2/2] (2.26ns)   --->   "%sum_1_load_3 = load i5 %sum_1_addr_3" [sort.c:27]   --->   Operation 103 'load' 'sum_1_load_3' <Predicate = (!icmp_ln25 & tmp_20)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 4.19>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 104 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_0" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/sort/radix/dir_test.tcl:10]   --->   Operation 105 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [sort.c:23]   --->   Operation 106 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%and_ln27_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_16, i5 0" [sort.c:27]   --->   Operation 107 'bitconcatenate' 'and_ln27_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %tmp_17, void %arrayidx63.case.0.0, void %arrayidx63.case.1.0" [sort.c:27]   --->   Operation 108 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln27_11 = zext i6 %and_ln27_2" [sort.c:27]   --->   Operation 109 'zext' 'zext_ln27_11' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_1)   --->   "%shl_ln27_2 = shl i64 4294967295, i64 %zext_ln27_11" [sort.c:27]   --->   Operation 110 'shl' 'shl_ln27_2' <Predicate = (!tmp_17)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_1)   --->   "%xor_ln27_1 = xor i64 %shl_ln27_2, i64 18446744073709551615" [sort.c:27]   --->   Operation 111 'xor' 'xor_ln27_1' <Predicate = (!tmp_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_1)   --->   "%and_ln27_5 = and i64 %sum_0_load_1, i64 %xor_ln27_1" [sort.c:27]   --->   Operation 112 'and' 'and_ln27_5' <Predicate = (!tmp_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_1)   --->   "%zext_ln27_12 = zext i32 %add_ln27_1" [sort.c:27]   --->   Operation 113 'zext' 'zext_ln27_12' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_1)   --->   "%shl_ln27_3 = shl i64 %zext_ln27_12, i64 %zext_ln27_11" [sort.c:27]   --->   Operation 114 'shl' 'shl_ln27_3' <Predicate = (!tmp_17)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln27_1 = or i64 %and_ln27_5, i64 %shl_ln27_3" [sort.c:27]   --->   Operation 115 'or' 'or_ln27_1' <Predicate = (!tmp_17)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (2.26ns)   --->   "%store_ln27 = store i64 %or_ln27_1, i5 %sum_0_addr_1" [sort.c:27]   --->   Operation 116 'store' 'store_ln27' <Predicate = (!tmp_17)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx63.exit.0" [sort.c:27]   --->   Operation 117 'br' 'br_ln27' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln27_8 = zext i6 %and_ln27_2" [sort.c:27]   --->   Operation 118 'zext' 'zext_ln27_8' <Predicate = (tmp_17)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%shl_ln27 = shl i64 4294967295, i64 %zext_ln27_8" [sort.c:27]   --->   Operation 119 'shl' 'shl_ln27' <Predicate = (tmp_17)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%xor_ln27 = xor i64 %shl_ln27, i64 18446744073709551615" [sort.c:27]   --->   Operation 120 'xor' 'xor_ln27' <Predicate = (tmp_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%and_ln27 = and i64 %sum_1_load_1, i64 %xor_ln27" [sort.c:27]   --->   Operation 121 'and' 'and_ln27' <Predicate = (tmp_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%zext_ln27_10 = zext i32 %add_ln27_1" [sort.c:27]   --->   Operation 122 'zext' 'zext_ln27_10' <Predicate = (tmp_17)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%shl_ln27_1 = shl i64 %zext_ln27_10, i64 %zext_ln27_8" [sort.c:27]   --->   Operation 123 'shl' 'shl_ln27_1' <Predicate = (tmp_17)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln27 = or i64 %and_ln27, i64 %shl_ln27_1" [sort.c:27]   --->   Operation 124 'or' 'or_ln27' <Predicate = (tmp_17)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (2.26ns)   --->   "%store_ln27 = store i64 %or_ln27, i5 %sum_1_addr_1" [sort.c:27]   --->   Operation 125 'store' 'store_ln27' <Predicate = (tmp_17)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx63.exit.0" [sort.c:27]   --->   Operation 126 'br' 'br_ln27' <Predicate = (tmp_17)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%and_ln27_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_18, i5 0" [sort.c:27]   --->   Operation 127 'bitconcatenate' 'and_ln27_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln27_15 = zext i6 %and_ln27_3" [sort.c:27]   --->   Operation 128 'zext' 'zext_ln27_15' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (2.35ns)   --->   "%lshr_ln27_9 = lshr i64 %bucket_0_load_1, i64 %zext_ln27_15" [sort.c:27]   --->   Operation 129 'lshr' 'lshr_ln27_9' <Predicate = (!icmp_ln25)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln27_6 = trunc i64 %lshr_ln27_9" [sort.c:27]   --->   Operation 130 'trunc' 'trunc_ln27_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln27_16 = zext i6 %and_ln27_3" [sort.c:27]   --->   Operation 131 'zext' 'zext_ln27_16' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (2.35ns)   --->   "%lshr_ln27_10 = lshr i64 %bucket_1_load_1, i64 %zext_ln27_16" [sort.c:27]   --->   Operation 132 'lshr' 'lshr_ln27_10' <Predicate = (!icmp_ln25)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln27_7 = trunc i64 %lshr_ln27_10" [sort.c:27]   --->   Operation 133 'trunc' 'trunc_ln27_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.84ns)   --->   "%tmp_23_1 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i54, i32 %trunc_ln27_6, i32 %trunc_ln27_7, i54 %lshr_ln27_4" [sort.c:27]   --->   Operation 134 'mux' 'tmp_23_1' <Predicate = (!icmp_ln25)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/2] (2.26ns)   --->   "%sum_0_load_3 = load i5 %sum_0_addr_3" [sort.c:27]   --->   Operation 135 'load' 'sum_0_load_3' <Predicate = (!icmp_ln25 & !tmp_20)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 136 [1/2] (2.26ns)   --->   "%sum_1_load_3 = load i5 %sum_1_addr_3" [sort.c:27]   --->   Operation 136 'load' 'sum_1_load_3' <Predicate = (!icmp_ln25 & tmp_20)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 174 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%sum_0_addr_2 = getelementptr i64 %sum_0, i64 0, i64 %zext_ln27_5" [sort.c:27]   --->   Operation 137 'getelementptr' 'sum_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [2/2] (2.26ns)   --->   "%sum_0_load_2 = load i5 %sum_0_addr_2" [sort.c:27]   --->   Operation 138 'load' 'sum_0_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%sum_1_addr_2 = getelementptr i64 %sum_1, i64 0, i64 %zext_ln27_5" [sort.c:27]   --->   Operation 139 'getelementptr' 'sum_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [2/2] (2.26ns)   --->   "%sum_1_load_2 = load i5 %sum_1_addr_2" [sort.c:27]   --->   Operation 140 'load' 'sum_1_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 141 [1/2] (2.26ns)   --->   "%sum_0_load_2 = load i5 %sum_0_addr_2" [sort.c:27]   --->   Operation 141 'load' 'sum_0_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln27_13 = zext i6 %and_ln27_2" [sort.c:27]   --->   Operation 142 'zext' 'zext_ln27_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (2.35ns)   --->   "%lshr_ln27_7 = lshr i64 %sum_0_load_2, i64 %zext_ln27_13" [sort.c:27]   --->   Operation 143 'lshr' 'lshr_ln27_7' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln27_4 = trunc i64 %lshr_ln27_7" [sort.c:27]   --->   Operation 144 'trunc' 'trunc_ln27_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/2] (2.26ns)   --->   "%sum_1_load_2 = load i5 %sum_1_addr_2" [sort.c:27]   --->   Operation 145 'load' 'sum_1_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln27_14 = zext i6 %and_ln27_2" [sort.c:27]   --->   Operation 146 'zext' 'zext_ln27_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (2.35ns)   --->   "%lshr_ln27_8 = lshr i64 %sum_1_load_2, i64 %zext_ln27_14" [sort.c:27]   --->   Operation 147 'lshr' 'lshr_ln27_8' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln27_5 = trunc i64 %lshr_ln27_8" [sort.c:27]   --->   Operation 148 'trunc' 'trunc_ln27_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.84ns)   --->   "%tmp_20_1 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i58, i32 %trunc_ln27_4, i32 %trunc_ln27_5, i58 %lshr_ln27_3" [sort.c:27]   --->   Operation 149 'mux' 'tmp_20_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (1.51ns)   --->   "%add_ln27_2 = add i32 %tmp_23_1, i32 %tmp_20_1" [sort.c:27]   --->   Operation 150 'add' 'add_ln27_2' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.19>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%and_ln27_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_19, i5 0" [sort.c:27]   --->   Operation 151 'bitconcatenate' 'and_ln27_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %tmp_20, void %arrayidx63.case.0.1, void %arrayidx63.case.1.1" [sort.c:27]   --->   Operation 152 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln27_19 = zext i6 %and_ln27_4" [sort.c:27]   --->   Operation 153 'zext' 'zext_ln27_19' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_3)   --->   "%shl_ln27_6 = shl i64 4294967295, i64 %zext_ln27_19" [sort.c:27]   --->   Operation 154 'shl' 'shl_ln27_6' <Predicate = (!tmp_20)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_3)   --->   "%xor_ln27_3 = xor i64 %shl_ln27_6, i64 18446744073709551615" [sort.c:27]   --->   Operation 155 'xor' 'xor_ln27_3' <Predicate = (!tmp_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_3)   --->   "%and_ln27_7 = and i64 %sum_0_load_3, i64 %xor_ln27_3" [sort.c:27]   --->   Operation 156 'and' 'and_ln27_7' <Predicate = (!tmp_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_3)   --->   "%zext_ln27_20 = zext i32 %add_ln27_2" [sort.c:27]   --->   Operation 157 'zext' 'zext_ln27_20' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_3)   --->   "%shl_ln27_7 = shl i64 %zext_ln27_20, i64 %zext_ln27_19" [sort.c:27]   --->   Operation 158 'shl' 'shl_ln27_7' <Predicate = (!tmp_20)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln27_3 = or i64 %and_ln27_7, i64 %shl_ln27_7" [sort.c:27]   --->   Operation 159 'or' 'or_ln27_3' <Predicate = (!tmp_20)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (2.26ns)   --->   "%store_ln27 = store i64 %or_ln27_3, i5 %sum_0_addr_3" [sort.c:27]   --->   Operation 160 'store' 'store_ln27' <Predicate = (!tmp_20)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx63.exit.1" [sort.c:27]   --->   Operation 161 'br' 'br_ln27' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln27_17 = zext i6 %and_ln27_4" [sort.c:27]   --->   Operation 162 'zext' 'zext_ln27_17' <Predicate = (tmp_20)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_2)   --->   "%shl_ln27_4 = shl i64 4294967295, i64 %zext_ln27_17" [sort.c:27]   --->   Operation 163 'shl' 'shl_ln27_4' <Predicate = (tmp_20)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_2)   --->   "%xor_ln27_2 = xor i64 %shl_ln27_4, i64 18446744073709551615" [sort.c:27]   --->   Operation 164 'xor' 'xor_ln27_2' <Predicate = (tmp_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_2)   --->   "%and_ln27_6 = and i64 %sum_1_load_3, i64 %xor_ln27_2" [sort.c:27]   --->   Operation 165 'and' 'and_ln27_6' <Predicate = (tmp_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_2)   --->   "%zext_ln27_18 = zext i32 %add_ln27_2" [sort.c:27]   --->   Operation 166 'zext' 'zext_ln27_18' <Predicate = (tmp_20)> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_2)   --->   "%shl_ln27_5 = shl i64 %zext_ln27_18, i64 %zext_ln27_17" [sort.c:27]   --->   Operation 167 'shl' 'shl_ln27_5' <Predicate = (tmp_20)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln27_2 = or i64 %and_ln27_6, i64 %shl_ln27_5" [sort.c:27]   --->   Operation 168 'or' 'or_ln27_2' <Predicate = (tmp_20)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (2.26ns)   --->   "%store_ln27 = store i64 %or_ln27_2, i5 %sum_1_addr_3" [sort.c:27]   --->   Operation 169 'store' 'store_ln27' <Predicate = (tmp_20)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx63.exit.1" [sort.c:27]   --->   Operation 170 'br' 'br_ln27' <Predicate = (tmp_20)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (1.81ns)   --->   "%add_ln25_1 = add i64 %radixID_0_load, i64 2" [sort.c:25]   --->   Operation 171 'add' 'add_ln25_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.84ns)   --->   "%store_ln25 = store i64 %add_ln25_1, i64 %radixID_0" [sort.c:25]   --->   Operation 172 'store' 'store_ln25' <Predicate = true> <Delay = 0.84>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.inc.0" [sort.c:25]   --->   Operation 173 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sum_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sum_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ bucket_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ bucket_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
radixID_0         (alloca           ) [ 01111111]
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
store_ln0         (store            ) [ 00000000]
br_ln0            (br               ) [ 00000000]
radixID_0_load    (load             ) [ 01011111]
empty             (trunc            ) [ 00000000]
empty_21          (trunc            ) [ 00000000]
trunc_ln          (bitconcatenate   ) [ 00000000]
trunc_ln26_1      (bitconcatenate   ) [ 00000000]
add_ln27_3        (add              ) [ 00000000]
add_ln27_4        (add              ) [ 00000000]
add_ln27_5        (add              ) [ 00000000]
tmp               (bitselect        ) [ 00010000]
zext_ln27         (zext             ) [ 00000000]
sum_0_addr        (getelementptr    ) [ 00010000]
sum_1_addr        (getelementptr    ) [ 00010000]
add_ln26_2        (add              ) [ 00000000]
tmp_15            (bitselect        ) [ 00010000]
zext_ln27_3       (zext             ) [ 00000000]
bucket_0_addr     (getelementptr    ) [ 00010000]
bucket_1_addr     (getelementptr    ) [ 00010000]
lshr_ln27_3       (partselect       ) [ 00011110]
tmp_16            (bitselect        ) [ 00011000]
zext_ln27_5       (zext             ) [ 00011100]
tmp_17            (bitselect        ) [ 00111000]
sum_0_addr_1      (getelementptr    ) [ 00011000]
sum_1_addr_1      (getelementptr    ) [ 00011000]
trunc_ln25        (trunc            ) [ 00000000]
add_ln25          (add              ) [ 00000000]
add_ln25_2        (add              ) [ 00010000]
add_ln25_3        (add              ) [ 00000000]
add_ln25_4        (add              ) [ 00000000]
icmp_ln25         (icmp             ) [ 00111000]
br_ln25           (br               ) [ 00000000]
shl_ln26_1        (shl              ) [ 00000000]
trunc_ln26        (trunc            ) [ 00000000]
trunc_ln26_2      (bitconcatenate   ) [ 00000000]
trunc_ln26_4      (trunc            ) [ 00000000]
trunc_ln26_3      (bitconcatenate   ) [ 00000000]
add_ln26_1        (add              ) [ 00000000]
add_ln27_6        (add              ) [ 00000000]
lshr_ln27_4       (partselect       ) [ 00011000]
add_ln26_3        (add              ) [ 00000000]
tmp_18            (bitselect        ) [ 00011000]
zext_ln27_7       (zext             ) [ 00000000]
bucket_0_addr_1   (getelementptr    ) [ 00010000]
bucket_1_addr_1   (getelementptr    ) [ 00010000]
tmp_19            (bitselect        ) [ 01011111]
tmp_20            (bitselect        ) [ 01011111]
shl_ln26          (shl              ) [ 00000000]
add_ln26          (add              ) [ 00000000]
add_ln27          (add              ) [ 00000000]
lshr_ln           (partselect       ) [ 00000000]
and_ln            (bitconcatenate   ) [ 00000000]
sum_0_load        (load             ) [ 00000000]
zext_ln27_1       (zext             ) [ 00000000]
lshr_ln27         (lshr             ) [ 00000000]
trunc_ln27        (trunc            ) [ 00000000]
sum_1_load        (load             ) [ 00000000]
zext_ln27_2       (zext             ) [ 00000000]
lshr_ln27_2       (lshr             ) [ 00000000]
trunc_ln27_1      (trunc            ) [ 00000000]
tmp_s             (mux              ) [ 00000000]
lshr_ln27_1       (partselect       ) [ 00000000]
and_ln27_1        (bitconcatenate   ) [ 00000000]
bucket_0_load     (load             ) [ 00000000]
zext_ln27_4       (zext             ) [ 00000000]
lshr_ln27_5       (lshr             ) [ 00000000]
trunc_ln27_2      (trunc            ) [ 00000000]
bucket_1_load     (load             ) [ 00000000]
zext_ln27_6       (zext             ) [ 00000000]
lshr_ln27_6       (lshr             ) [ 00000000]
trunc_ln27_3      (trunc            ) [ 00000000]
tmp_13            (mux              ) [ 00000000]
add_ln27_1        (add              ) [ 00001000]
sum_0_load_1      (load             ) [ 00001000]
sum_1_load_1      (load             ) [ 00001000]
bucket_0_load_1   (load             ) [ 00001000]
bucket_1_load_1   (load             ) [ 00001000]
zext_ln27_9       (zext             ) [ 00000000]
sum_0_addr_3      (getelementptr    ) [ 01001111]
sum_1_addr_3      (getelementptr    ) [ 01001111]
empty_22          (speclooptripcount) [ 00000000]
specpipeline_ln10 (specpipeline     ) [ 00000000]
specloopname_ln23 (specloopname     ) [ 00000000]
and_ln27_2        (bitconcatenate   ) [ 00000110]
br_ln27           (br               ) [ 00000000]
zext_ln27_11      (zext             ) [ 00000000]
shl_ln27_2        (shl              ) [ 00000000]
xor_ln27_1        (xor              ) [ 00000000]
and_ln27_5        (and              ) [ 00000000]
zext_ln27_12      (zext             ) [ 00000000]
shl_ln27_3        (shl              ) [ 00000000]
or_ln27_1         (or               ) [ 00000000]
store_ln27        (store            ) [ 00000000]
br_ln27           (br               ) [ 00000000]
zext_ln27_8       (zext             ) [ 00000000]
shl_ln27          (shl              ) [ 00000000]
xor_ln27          (xor              ) [ 00000000]
and_ln27          (and              ) [ 00000000]
zext_ln27_10      (zext             ) [ 00000000]
shl_ln27_1        (shl              ) [ 00000000]
or_ln27           (or               ) [ 00000000]
store_ln27        (store            ) [ 00000000]
br_ln27           (br               ) [ 00000000]
and_ln27_3        (bitconcatenate   ) [ 00000000]
zext_ln27_15      (zext             ) [ 00000000]
lshr_ln27_9       (lshr             ) [ 00000000]
trunc_ln27_6      (trunc            ) [ 00000000]
zext_ln27_16      (zext             ) [ 00000000]
lshr_ln27_10      (lshr             ) [ 00000000]
trunc_ln27_7      (trunc            ) [ 00000000]
tmp_23_1          (mux              ) [ 00000110]
sum_0_load_3      (load             ) [ 01000111]
sum_1_load_3      (load             ) [ 01000111]
sum_0_addr_2      (getelementptr    ) [ 00000010]
sum_1_addr_2      (getelementptr    ) [ 00000010]
sum_0_load_2      (load             ) [ 00000000]
zext_ln27_13      (zext             ) [ 00000000]
lshr_ln27_7       (lshr             ) [ 00000000]
trunc_ln27_4      (trunc            ) [ 00000000]
sum_1_load_2      (load             ) [ 00000000]
zext_ln27_14      (zext             ) [ 00000000]
lshr_ln27_8       (lshr             ) [ 00000000]
trunc_ln27_5      (trunc            ) [ 00000000]
tmp_20_1          (mux              ) [ 00000000]
add_ln27_2        (add              ) [ 01000001]
and_ln27_4        (bitconcatenate   ) [ 00000000]
br_ln27           (br               ) [ 00000000]
zext_ln27_19      (zext             ) [ 00000000]
shl_ln27_6        (shl              ) [ 00000000]
xor_ln27_3        (xor              ) [ 00000000]
and_ln27_7        (and              ) [ 00000000]
zext_ln27_20      (zext             ) [ 00000000]
shl_ln27_7        (shl              ) [ 00000000]
or_ln27_3         (or               ) [ 00000000]
store_ln27        (store            ) [ 00000000]
br_ln27           (br               ) [ 00000000]
zext_ln27_17      (zext             ) [ 00000000]
shl_ln27_4        (shl              ) [ 00000000]
xor_ln27_2        (xor              ) [ 00000000]
and_ln27_6        (and              ) [ 00000000]
zext_ln27_18      (zext             ) [ 00000000]
shl_ln27_5        (shl              ) [ 00000000]
or_ln27_2         (or               ) [ 00000000]
store_ln27        (store            ) [ 00000000]
br_ln27           (br               ) [ 00000000]
add_ln25_1        (add              ) [ 00000000]
store_ln25        (store            ) [ 00000000]
br_ln25           (br               ) [ 00000000]
ret_ln0           (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sum_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sum_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bucket_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bucket_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i54.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i32.i58"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i32.i54"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="radixID_0_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="radixID_0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sum_0_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_0_addr/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="0" index="1" bw="64" slack="0"/>
<pin id="108" dir="0" index="2" bw="0" slack="0"/>
<pin id="110" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="111" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="112" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="64" slack="1"/>
<pin id="113" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_0_load/2 sum_0_load_1/2 sum_0_load_3/3 store_ln27/4 sum_0_load_2/5 store_ln27/7 "/>
</bind>
</comp>

<comp id="115" class="1004" name="sum_1_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="5" slack="0"/>
<pin id="119" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_1_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="0"/>
<pin id="127" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="128" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="129" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="64" slack="1"/>
<pin id="130" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_1_load/2 sum_1_load_1/2 sum_1_load_3/3 store_ln27/4 sum_1_load_2/5 store_ln27/7 "/>
</bind>
</comp>

<comp id="132" class="1004" name="bucket_0_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="9" slack="0"/>
<pin id="136" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_0_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="0"/>
<pin id="144" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="145" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="146" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="64" slack="1"/>
<pin id="147" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket_0_load/2 bucket_0_load_1/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="bucket_1_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="9" slack="0"/>
<pin id="153" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_1_addr/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="9" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="0"/>
<pin id="161" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="162" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="163" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="64" slack="1"/>
<pin id="164" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket_1_load/2 bucket_1_load_1/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sum_0_addr_1_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_0_addr_1/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="sum_1_addr_1_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_1_addr_1/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="bucket_0_addr_1_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="9" slack="0"/>
<pin id="186" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_0_addr_1/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="bucket_1_addr_1_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="9" slack="0"/>
<pin id="194" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_1_addr_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sum_0_addr_3_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="5" slack="0"/>
<pin id="202" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_0_addr_3/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sum_1_addr_3_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_1_addr_3/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sum_0_addr_2_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="5" slack="3"/>
<pin id="218" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_0_addr_2/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sum_1_addr_2_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="5" slack="3"/>
<pin id="226" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_1_addr_2/5 "/>
</bind>
</comp>

<comp id="230" class="1005" name="reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="1"/>
<pin id="232" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_load_1 sum_0_load_3 "/>
</bind>
</comp>

<comp id="235" class="1005" name="reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="1"/>
<pin id="237" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_1_load_1 sum_1_load_3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln0_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="radixID_0_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="1"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="radixID_0_load/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="empty_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="0"/>
<pin id="250" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="empty_21_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_21/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="trunc_ln_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="0"/>
<pin id="258" dir="0" index="1" bw="6" slack="0"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln26_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="9" slack="0"/>
<pin id="266" dir="0" index="1" bw="5" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln26_1/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln27_3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="9" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_3/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln27_4_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_4/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln27_5_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_5/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="6" slack="0"/>
<pin id="293" dir="0" index="2" bw="4" slack="0"/>
<pin id="294" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln27_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln26_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="0"/>
<pin id="306" dir="0" index="1" bw="5" slack="0"/>
<pin id="307" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_15_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="10" slack="0"/>
<pin id="313" dir="0" index="2" bw="5" slack="0"/>
<pin id="314" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln27_3_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_3/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="lshr_ln27_3_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="58" slack="0"/>
<pin id="326" dir="0" index="1" bw="64" slack="0"/>
<pin id="327" dir="0" index="2" bw="4" slack="0"/>
<pin id="328" dir="0" index="3" bw="7" slack="0"/>
<pin id="329" dir="1" index="4" bw="58" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln27_3/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_16_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="64" slack="0"/>
<pin id="337" dir="0" index="2" bw="4" slack="0"/>
<pin id="338" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln27_5_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_5/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_17_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="64" slack="0"/>
<pin id="351" dir="0" index="2" bw="4" slack="0"/>
<pin id="352" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln25_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="0"/>
<pin id="358" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln25_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln25_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_2/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln25_3_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_3/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln25_4_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_4/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="icmp_ln25_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="0" index="1" bw="64" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="shl_ln26_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="0"/>
<pin id="392" dir="0" index="1" bw="4" slack="0"/>
<pin id="393" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26_1/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln26_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="0"/>
<pin id="398" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="trunc_ln26_2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="0"/>
<pin id="402" dir="0" index="1" bw="6" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln26_2/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="trunc_ln26_4_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="0"/>
<pin id="410" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_4/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="trunc_ln26_3_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="9" slack="0"/>
<pin id="414" dir="0" index="1" bw="5" slack="0"/>
<pin id="415" dir="0" index="2" bw="1" slack="0"/>
<pin id="416" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln26_3/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln26_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln27_6_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="9" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_6/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="lshr_ln27_4_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="54" slack="0"/>
<pin id="434" dir="0" index="1" bw="64" slack="0"/>
<pin id="435" dir="0" index="2" bw="5" slack="0"/>
<pin id="436" dir="0" index="3" bw="7" slack="0"/>
<pin id="437" dir="1" index="4" bw="54" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln27_4/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln26_3_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="0"/>
<pin id="444" dir="0" index="1" bw="5" slack="0"/>
<pin id="445" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_18_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="10" slack="0"/>
<pin id="451" dir="0" index="2" bw="5" slack="0"/>
<pin id="452" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln27_7_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="9" slack="0"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_7/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_19_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="6" slack="0"/>
<pin id="465" dir="0" index="2" bw="4" slack="0"/>
<pin id="466" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_20_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="7" slack="0"/>
<pin id="473" dir="0" index="2" bw="4" slack="0"/>
<pin id="474" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="shl_ln26_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="1"/>
<pin id="480" dir="0" index="1" bw="4" slack="0"/>
<pin id="481" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln26_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="64" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln27_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="64" slack="1"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="lshr_ln_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="58" slack="0"/>
<pin id="496" dir="0" index="1" bw="64" slack="0"/>
<pin id="497" dir="0" index="2" bw="4" slack="0"/>
<pin id="498" dir="0" index="3" bw="7" slack="0"/>
<pin id="499" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="and_ln_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="6" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="1"/>
<pin id="507" dir="0" index="2" bw="1" slack="0"/>
<pin id="508" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln27_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="6" slack="0"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="lshr_ln27_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="0"/>
<pin id="517" dir="0" index="1" bw="6" slack="0"/>
<pin id="518" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln27/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="trunc_ln27_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="64" slack="0"/>
<pin id="523" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln27_2_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="6" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="lshr_ln27_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="0"/>
<pin id="531" dir="0" index="1" bw="6" slack="0"/>
<pin id="532" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln27_2/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="trunc_ln27_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="0"/>
<pin id="537" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_1/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_s_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="0"/>
<pin id="542" dir="0" index="2" bw="32" slack="0"/>
<pin id="543" dir="0" index="3" bw="58" slack="0"/>
<pin id="544" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="lshr_ln27_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="54" slack="0"/>
<pin id="551" dir="0" index="1" bw="64" slack="0"/>
<pin id="552" dir="0" index="2" bw="5" slack="0"/>
<pin id="553" dir="0" index="3" bw="7" slack="0"/>
<pin id="554" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln27_1/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="and_ln27_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="6" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="1"/>
<pin id="562" dir="0" index="2" bw="1" slack="0"/>
<pin id="563" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln27_1/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln27_4_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="6" slack="0"/>
<pin id="568" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_4/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="lshr_ln27_5_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="0"/>
<pin id="572" dir="0" index="1" bw="6" slack="0"/>
<pin id="573" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln27_5/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="trunc_ln27_2_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="0"/>
<pin id="578" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_2/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln27_6_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="6" slack="0"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_6/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="lshr_ln27_6_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="0"/>
<pin id="586" dir="0" index="1" bw="6" slack="0"/>
<pin id="587" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln27_6/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="trunc_ln27_3_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="0"/>
<pin id="592" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_3/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_13_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="0" index="2" bw="32" slack="0"/>
<pin id="598" dir="0" index="3" bw="54" slack="0"/>
<pin id="599" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln27_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln27_9_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="1"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_9/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="and_ln27_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="6" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="2"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln27_2/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="zext_ln27_11_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="6" slack="0"/>
<pin id="624" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_11/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="shl_ln27_2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="33" slack="0"/>
<pin id="628" dir="0" index="1" bw="6" slack="0"/>
<pin id="629" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln27_2/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="xor_ln27_1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="64" slack="0"/>
<pin id="634" dir="0" index="1" bw="64" slack="0"/>
<pin id="635" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_1/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="and_ln27_5_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="64" slack="1"/>
<pin id="640" dir="0" index="1" bw="64" slack="0"/>
<pin id="641" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_5/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln27_12_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_12/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="shl_ln27_3_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="0" index="1" bw="6" slack="0"/>
<pin id="650" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln27_3/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="or_ln27_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="64" slack="0"/>
<pin id="655" dir="0" index="1" bw="64" slack="0"/>
<pin id="656" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_1/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln27_8_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="6" slack="0"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_8/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="shl_ln27_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="33" slack="0"/>
<pin id="666" dir="0" index="1" bw="6" slack="0"/>
<pin id="667" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln27/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="xor_ln27_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="64" slack="0"/>
<pin id="672" dir="0" index="1" bw="64" slack="0"/>
<pin id="673" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="and_ln27_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="64" slack="1"/>
<pin id="678" dir="0" index="1" bw="64" slack="0"/>
<pin id="679" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="zext_ln27_10_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_10/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="shl_ln27_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="0" index="1" bw="6" slack="0"/>
<pin id="688" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln27_1/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="or_ln27_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="64" slack="0"/>
<pin id="693" dir="0" index="1" bw="64" slack="0"/>
<pin id="694" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/4 "/>
</bind>
</comp>

<comp id="698" class="1004" name="and_ln27_3_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="6" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="2"/>
<pin id="701" dir="0" index="2" bw="1" slack="0"/>
<pin id="702" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln27_3/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="zext_ln27_15_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="6" slack="0"/>
<pin id="707" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_15/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="lshr_ln27_9_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="64" slack="1"/>
<pin id="711" dir="0" index="1" bw="6" slack="0"/>
<pin id="712" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln27_9/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="trunc_ln27_6_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="64" slack="0"/>
<pin id="716" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_6/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln27_16_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="6" slack="0"/>
<pin id="720" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_16/4 "/>
</bind>
</comp>

<comp id="722" class="1004" name="lshr_ln27_10_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="64" slack="1"/>
<pin id="724" dir="0" index="1" bw="6" slack="0"/>
<pin id="725" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln27_10/4 "/>
</bind>
</comp>

<comp id="727" class="1004" name="trunc_ln27_7_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="64" slack="0"/>
<pin id="729" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_7/4 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_23_1_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="0"/>
<pin id="733" dir="0" index="1" bw="32" slack="0"/>
<pin id="734" dir="0" index="2" bw="32" slack="0"/>
<pin id="735" dir="0" index="3" bw="54" slack="2"/>
<pin id="736" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_23_1/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln27_13_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="6" slack="2"/>
<pin id="742" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_13/6 "/>
</bind>
</comp>

<comp id="743" class="1004" name="lshr_ln27_7_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="64" slack="0"/>
<pin id="745" dir="0" index="1" bw="6" slack="0"/>
<pin id="746" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln27_7/6 "/>
</bind>
</comp>

<comp id="749" class="1004" name="trunc_ln27_4_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="64" slack="0"/>
<pin id="751" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_4/6 "/>
</bind>
</comp>

<comp id="753" class="1004" name="zext_ln27_14_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="6" slack="2"/>
<pin id="755" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_14/6 "/>
</bind>
</comp>

<comp id="756" class="1004" name="lshr_ln27_8_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="64" slack="0"/>
<pin id="758" dir="0" index="1" bw="6" slack="0"/>
<pin id="759" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln27_8/6 "/>
</bind>
</comp>

<comp id="762" class="1004" name="trunc_ln27_5_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="64" slack="0"/>
<pin id="764" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_5/6 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_20_1_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="0" index="1" bw="32" slack="0"/>
<pin id="769" dir="0" index="2" bw="32" slack="0"/>
<pin id="770" dir="0" index="3" bw="58" slack="4"/>
<pin id="771" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_20_1/6 "/>
</bind>
</comp>

<comp id="775" class="1004" name="add_ln27_2_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="2"/>
<pin id="777" dir="0" index="1" bw="32" slack="0"/>
<pin id="778" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_2/6 "/>
</bind>
</comp>

<comp id="780" class="1004" name="and_ln27_4_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="6" slack="0"/>
<pin id="782" dir="0" index="1" bw="1" slack="5"/>
<pin id="783" dir="0" index="2" bw="1" slack="0"/>
<pin id="784" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln27_4/7 "/>
</bind>
</comp>

<comp id="787" class="1004" name="zext_ln27_19_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="6" slack="0"/>
<pin id="789" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_19/7 "/>
</bind>
</comp>

<comp id="791" class="1004" name="shl_ln27_6_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="33" slack="0"/>
<pin id="793" dir="0" index="1" bw="6" slack="0"/>
<pin id="794" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln27_6/7 "/>
</bind>
</comp>

<comp id="797" class="1004" name="xor_ln27_3_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="64" slack="0"/>
<pin id="799" dir="0" index="1" bw="64" slack="0"/>
<pin id="800" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_3/7 "/>
</bind>
</comp>

<comp id="803" class="1004" name="and_ln27_7_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="64" slack="3"/>
<pin id="805" dir="0" index="1" bw="64" slack="0"/>
<pin id="806" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_7/7 "/>
</bind>
</comp>

<comp id="809" class="1004" name="zext_ln27_20_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="1"/>
<pin id="811" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_20/7 "/>
</bind>
</comp>

<comp id="812" class="1004" name="shl_ln27_7_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="0"/>
<pin id="814" dir="0" index="1" bw="6" slack="0"/>
<pin id="815" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln27_7/7 "/>
</bind>
</comp>

<comp id="818" class="1004" name="or_ln27_3_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="64" slack="0"/>
<pin id="820" dir="0" index="1" bw="64" slack="0"/>
<pin id="821" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_3/7 "/>
</bind>
</comp>

<comp id="825" class="1004" name="zext_ln27_17_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="6" slack="0"/>
<pin id="827" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_17/7 "/>
</bind>
</comp>

<comp id="829" class="1004" name="shl_ln27_4_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="33" slack="0"/>
<pin id="831" dir="0" index="1" bw="6" slack="0"/>
<pin id="832" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln27_4/7 "/>
</bind>
</comp>

<comp id="835" class="1004" name="xor_ln27_2_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="64" slack="0"/>
<pin id="837" dir="0" index="1" bw="64" slack="0"/>
<pin id="838" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_2/7 "/>
</bind>
</comp>

<comp id="841" class="1004" name="and_ln27_6_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="64" slack="3"/>
<pin id="843" dir="0" index="1" bw="64" slack="0"/>
<pin id="844" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_6/7 "/>
</bind>
</comp>

<comp id="847" class="1004" name="zext_ln27_18_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="1"/>
<pin id="849" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_18/7 "/>
</bind>
</comp>

<comp id="850" class="1004" name="shl_ln27_5_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="0"/>
<pin id="852" dir="0" index="1" bw="6" slack="0"/>
<pin id="853" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln27_5/7 "/>
</bind>
</comp>

<comp id="856" class="1004" name="or_ln27_2_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="64" slack="0"/>
<pin id="858" dir="0" index="1" bw="64" slack="0"/>
<pin id="859" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_2/7 "/>
</bind>
</comp>

<comp id="863" class="1004" name="add_ln25_1_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="64" slack="5"/>
<pin id="865" dir="0" index="1" bw="3" slack="0"/>
<pin id="866" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/7 "/>
</bind>
</comp>

<comp id="868" class="1004" name="store_ln25_store_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="64" slack="0"/>
<pin id="870" dir="0" index="1" bw="64" slack="6"/>
<pin id="871" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/7 "/>
</bind>
</comp>

<comp id="873" class="1005" name="radixID_0_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="64" slack="0"/>
<pin id="875" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="radixID_0 "/>
</bind>
</comp>

<comp id="880" class="1005" name="radixID_0_load_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="64" slack="1"/>
<pin id="882" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="radixID_0_load "/>
</bind>
</comp>

<comp id="887" class="1005" name="tmp_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="1"/>
<pin id="889" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="892" class="1005" name="sum_0_addr_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="5" slack="1"/>
<pin id="894" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_addr "/>
</bind>
</comp>

<comp id="897" class="1005" name="sum_1_addr_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="5" slack="1"/>
<pin id="899" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sum_1_addr "/>
</bind>
</comp>

<comp id="902" class="1005" name="tmp_15_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="1"/>
<pin id="904" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="907" class="1005" name="bucket_0_addr_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="9" slack="1"/>
<pin id="909" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bucket_0_addr "/>
</bind>
</comp>

<comp id="912" class="1005" name="bucket_1_addr_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="9" slack="1"/>
<pin id="914" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bucket_1_addr "/>
</bind>
</comp>

<comp id="917" class="1005" name="lshr_ln27_3_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="58" slack="4"/>
<pin id="919" dir="1" index="1" bw="58" slack="4"/>
</pin_list>
<bind>
<opset="lshr_ln27_3 "/>
</bind>
</comp>

<comp id="922" class="1005" name="tmp_16_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="2"/>
<pin id="924" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="927" class="1005" name="zext_ln27_5_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="64" slack="3"/>
<pin id="929" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln27_5 "/>
</bind>
</comp>

<comp id="933" class="1005" name="tmp_17_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="1"/>
<pin id="935" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="937" class="1005" name="sum_0_addr_1_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="5" slack="1"/>
<pin id="939" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_addr_1 "/>
</bind>
</comp>

<comp id="942" class="1005" name="sum_1_addr_1_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="5" slack="1"/>
<pin id="944" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sum_1_addr_1 "/>
</bind>
</comp>

<comp id="947" class="1005" name="add_ln25_2_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="5" slack="1"/>
<pin id="949" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25_2 "/>
</bind>
</comp>

<comp id="952" class="1005" name="icmp_ln25_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="1"/>
<pin id="954" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="956" class="1005" name="lshr_ln27_4_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="54" slack="2"/>
<pin id="958" dir="1" index="1" bw="54" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln27_4 "/>
</bind>
</comp>

<comp id="961" class="1005" name="tmp_18_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="2"/>
<pin id="963" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="966" class="1005" name="bucket_0_addr_1_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="9" slack="1"/>
<pin id="968" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bucket_0_addr_1 "/>
</bind>
</comp>

<comp id="971" class="1005" name="bucket_1_addr_1_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="9" slack="1"/>
<pin id="973" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bucket_1_addr_1 "/>
</bind>
</comp>

<comp id="976" class="1005" name="tmp_19_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="5"/>
<pin id="978" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="981" class="1005" name="tmp_20_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="1"/>
<pin id="983" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="985" class="1005" name="add_ln27_1_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="1"/>
<pin id="987" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_1 "/>
</bind>
</comp>

<comp id="991" class="1005" name="bucket_0_load_1_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="64" slack="1"/>
<pin id="993" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bucket_0_load_1 "/>
</bind>
</comp>

<comp id="996" class="1005" name="bucket_1_load_1_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="64" slack="1"/>
<pin id="998" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bucket_1_load_1 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="sum_0_addr_3_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="5" slack="1"/>
<pin id="1003" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_addr_3 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="sum_1_addr_3_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="5" slack="1"/>
<pin id="1009" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sum_1_addr_3 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="and_ln27_2_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="6" slack="2"/>
<pin id="1015" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="and_ln27_2 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="tmp_23_1_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="2"/>
<pin id="1021" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_23_1 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="sum_0_addr_2_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="5" slack="1"/>
<pin id="1026" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_addr_2 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="sum_1_addr_2_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="5" slack="1"/>
<pin id="1031" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sum_1_addr_2 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="add_ln27_2_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="1"/>
<pin id="1036" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="38" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="114"><net_src comp="98" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="131"><net_src comp="115" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="148"><net_src comp="132" pin="3"/><net_sink comp="139" pin=2"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="165"><net_src comp="149" pin="3"/><net_sink comp="156" pin=2"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="166" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="174" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="182" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="190" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="198" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="211"><net_src comp="2" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="38" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="206" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="214" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="227"><net_src comp="2" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="233"><net_src comp="105" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="105" pin="7"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="122" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="122" pin="7"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="20" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="245" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="22" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="24" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="269"><net_src comp="26" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="248" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="24" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="264" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="28" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="248" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="30" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="252" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="32" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="284" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="278" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="308"><net_src comp="256" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="40" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="42" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="304" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="44" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="272" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="330"><net_src comp="46" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="245" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="48" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="50" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="339"><net_src comp="52" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="245" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="36" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="345"><net_src comp="248" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="353"><net_src comp="52" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="245" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="48" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="359"><net_src comp="245" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="245" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="20" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="248" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="54" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="252" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="56" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="356" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="58" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="360" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="60" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="360" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="62" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="360" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="22" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="396" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="24" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="411"><net_src comp="360" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="26" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="408" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="24" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="424"><net_src comp="390" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="64" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="412" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="28" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="438"><net_src comp="66" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="420" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="68" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="50" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="446"><net_src comp="400" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="40" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="42" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="442" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="44" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="426" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="467"><net_src comp="34" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="372" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="36" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="475"><net_src comp="70" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="378" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="48" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="62" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="478" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="64" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="64" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="46" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="489" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="48" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="50" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="509"><net_src comp="72" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="74" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="514"><net_src comp="504" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="105" pin="7"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="511" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="515" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="504" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="122" pin="7"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="525" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="529" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="545"><net_src comp="76" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="521" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="535" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="548"><net_src comp="494" pin="4"/><net_sink comp="539" pin=3"/></net>

<net id="555"><net_src comp="66" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="483" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="557"><net_src comp="68" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="558"><net_src comp="50" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="564"><net_src comp="72" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="74" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="569"><net_src comp="559" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="139" pin="7"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="566" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="570" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="559" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="156" pin="7"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="580" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="584" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="600"><net_src comp="78" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="576" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="602"><net_src comp="590" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="603"><net_src comp="549" pin="4"/><net_sink comp="594" pin=3"/></net>

<net id="608"><net_src comp="594" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="539" pin="4"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="610" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="620"><net_src comp="72" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="74" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="625"><net_src comp="615" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="90" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="622" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="626" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="64" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="230" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="632" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="651"><net_src comp="644" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="622" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="638" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="647" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="659"><net_src comp="653" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="663"><net_src comp="615" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="90" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="660" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="64" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="235" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="670" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="689"><net_src comp="682" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="660" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="676" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="685" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="697"><net_src comp="691" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="703"><net_src comp="72" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="74" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="708"><net_src comp="698" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="705" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="717"><net_src comp="709" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="698" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="718" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="730"><net_src comp="722" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="737"><net_src comp="78" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="714" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="739"><net_src comp="727" pin="1"/><net_sink comp="731" pin=2"/></net>

<net id="747"><net_src comp="105" pin="7"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="740" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="743" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="760"><net_src comp="122" pin="7"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="753" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="765"><net_src comp="756" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="772"><net_src comp="76" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="749" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="774"><net_src comp="762" pin="1"/><net_sink comp="766" pin=2"/></net>

<net id="779"><net_src comp="766" pin="4"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="72" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="74" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="790"><net_src comp="780" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="795"><net_src comp="90" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="787" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="791" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="64" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="807"><net_src comp="230" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="797" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="816"><net_src comp="809" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="787" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="803" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="812" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="824"><net_src comp="818" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="828"><net_src comp="780" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="833"><net_src comp="90" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="825" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="829" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="64" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="845"><net_src comp="235" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="835" pin="2"/><net_sink comp="841" pin=1"/></net>

<net id="854"><net_src comp="847" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="825" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="860"><net_src comp="841" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="850" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="862"><net_src comp="856" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="867"><net_src comp="92" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="872"><net_src comp="863" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="876"><net_src comp="94" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="879"><net_src comp="873" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="883"><net_src comp="245" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="886"><net_src comp="880" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="890"><net_src comp="290" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="895"><net_src comp="98" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="900"><net_src comp="115" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="905"><net_src comp="310" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="910"><net_src comp="132" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="915"><net_src comp="149" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="920"><net_src comp="324" pin="4"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="766" pin=3"/></net>

<net id="925"><net_src comp="334" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="930"><net_src comp="342" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="932"><net_src comp="927" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="936"><net_src comp="348" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="166" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="945"><net_src comp="174" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="950"><net_src comp="366" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="955"><net_src comp="384" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="959"><net_src comp="432" pin="4"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="731" pin=3"/></net>

<net id="964"><net_src comp="448" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="969"><net_src comp="182" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="974"><net_src comp="190" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="979"><net_src comp="462" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="984"><net_src comp="470" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="988"><net_src comp="604" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="990"><net_src comp="985" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="994"><net_src comp="139" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="999"><net_src comp="156" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1004"><net_src comp="198" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="1006"><net_src comp="1001" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="1010"><net_src comp="206" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="1012"><net_src comp="1007" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1016"><net_src comp="615" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1018"><net_src comp="1013" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1022"><net_src comp="731" pin="4"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1027"><net_src comp="214" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="1032"><net_src comp="222" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="1037"><net_src comp="775" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1039"><net_src comp="1034" pin="1"/><net_sink comp="847" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_0 | {4 7 }
	Port: sum_1 | {4 7 }
	Port: bucket_0 | {}
	Port: bucket_1 | {}
 - Input state : 
	Port: sum_scan.1_Pipeline_sum_1 : sum_0 | {2 3 4 5 6 }
	Port: sum_scan.1_Pipeline_sum_1 : sum_1 | {2 3 4 5 6 }
	Port: sum_scan.1_Pipeline_sum_1 : bucket_0 | {2 3 }
	Port: sum_scan.1_Pipeline_sum_1 : bucket_1 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		empty : 1
		empty_21 : 1
		trunc_ln : 2
		trunc_ln26_1 : 2
		add_ln27_3 : 3
		add_ln27_4 : 2
		add_ln27_5 : 2
		tmp : 3
		zext_ln27 : 3
		sum_0_addr : 4
		sum_0_load : 5
		sum_1_addr : 4
		sum_1_load : 5
		add_ln26_2 : 3
		tmp_15 : 4
		zext_ln27_3 : 4
		bucket_0_addr : 5
		bucket_0_load : 6
		bucket_1_addr : 5
		bucket_1_load : 6
		lshr_ln27_3 : 1
		tmp_16 : 1
		zext_ln27_5 : 2
		tmp_17 : 1
		sum_0_addr_1 : 3
		sum_0_load_1 : 4
		sum_1_addr_1 : 3
		sum_1_load_1 : 4
		trunc_ln25 : 1
		add_ln25 : 1
		add_ln25_2 : 2
		add_ln25_3 : 2
		add_ln25_4 : 2
		icmp_ln25 : 2
		br_ln25 : 3
		shl_ln26_1 : 2
		trunc_ln26 : 2
		trunc_ln26_2 : 3
		trunc_ln26_4 : 2
		trunc_ln26_3 : 3
		add_ln26_1 : 2
		add_ln27_6 : 4
		lshr_ln27_4 : 3
		add_ln26_3 : 4
		tmp_18 : 5
		zext_ln27_7 : 5
		bucket_0_addr_1 : 6
		bucket_0_load_1 : 7
		bucket_1_addr_1 : 6
		bucket_1_load_1 : 7
		tmp_19 : 3
		tmp_20 : 3
	State 3
		lshr_ln : 1
		zext_ln27_1 : 1
		lshr_ln27 : 2
		trunc_ln27 : 3
		zext_ln27_2 : 1
		lshr_ln27_2 : 2
		trunc_ln27_1 : 3
		tmp_s : 4
		lshr_ln27_1 : 1
		zext_ln27_4 : 1
		lshr_ln27_5 : 2
		trunc_ln27_2 : 3
		zext_ln27_6 : 1
		lshr_ln27_6 : 2
		trunc_ln27_3 : 3
		tmp_13 : 4
		add_ln27_1 : 5
		sum_0_addr_3 : 1
		sum_0_load_3 : 2
		sum_1_addr_3 : 1
		sum_1_load_3 : 2
	State 4
		zext_ln27_11 : 1
		shl_ln27_2 : 2
		xor_ln27_1 : 3
		and_ln27_5 : 3
		shl_ln27_3 : 2
		or_ln27_1 : 3
		store_ln27 : 3
		zext_ln27_8 : 1
		shl_ln27 : 2
		xor_ln27 : 3
		and_ln27 : 3
		shl_ln27_1 : 2
		or_ln27 : 3
		store_ln27 : 3
		zext_ln27_15 : 1
		lshr_ln27_9 : 2
		trunc_ln27_6 : 3
		zext_ln27_16 : 1
		lshr_ln27_10 : 2
		trunc_ln27_7 : 3
		tmp_23_1 : 4
	State 5
		sum_0_load_2 : 1
		sum_1_load_2 : 1
	State 6
		lshr_ln27_7 : 1
		trunc_ln27_4 : 2
		lshr_ln27_8 : 1
		trunc_ln27_5 : 2
		tmp_20_1 : 3
		add_ln27_2 : 4
	State 7
		zext_ln27_19 : 1
		shl_ln27_6 : 2
		xor_ln27_3 : 3
		and_ln27_7 : 3
		shl_ln27_7 : 2
		or_ln27_3 : 3
		store_ln27 : 3
		zext_ln27_17 : 1
		shl_ln27_4 : 2
		xor_ln27_2 : 3
		and_ln27_6 : 3
		shl_ln27_5 : 2
		or_ln27_2 : 3
		store_ln27 : 3
		store_ln25 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   lshr_ln27_fu_515  |    0    |   182   |
|          |  lshr_ln27_2_fu_529 |    0    |   182   |
|          |  lshr_ln27_5_fu_570 |    0    |   182   |
|   lshr   |  lshr_ln27_6_fu_584 |    0    |   182   |
|          |  lshr_ln27_9_fu_709 |    0    |   182   |
|          | lshr_ln27_10_fu_722 |    0    |   182   |
|          |  lshr_ln27_7_fu_743 |    0    |   182   |
|          |  lshr_ln27_8_fu_756 |    0    |   182   |
|----------|---------------------|---------|---------|
|          |  shl_ln26_1_fu_390  |    0    |    0    |
|          |   shl_ln26_fu_478   |    0    |    0    |
|          |  shl_ln27_2_fu_626  |    0    |    90   |
|          |  shl_ln27_3_fu_647  |    0    |    84   |
|    shl   |   shl_ln27_fu_664   |    0    |    90   |
|          |  shl_ln27_1_fu_685  |    0    |    84   |
|          |  shl_ln27_6_fu_791  |    0    |    90   |
|          |  shl_ln27_7_fu_812  |    0    |    84   |
|          |  shl_ln27_4_fu_829  |    0    |    90   |
|          |  shl_ln27_5_fu_850  |    0    |    84   |
|----------|---------------------|---------|---------|
|          |  add_ln27_3_fu_272  |    0    |    16   |
|          |  add_ln27_4_fu_278  |    0    |    13   |
|          |  add_ln27_5_fu_284  |    0    |    14   |
|          |  add_ln26_2_fu_304  |    0    |    17   |
|          |   add_ln25_fu_360   |    0    |    71   |
|          |  add_ln25_2_fu_366  |    0    |    13   |
|          |  add_ln25_3_fu_372  |    0    |    14   |
|    add   |  add_ln25_4_fu_378  |    0    |    14   |
|          |  add_ln26_1_fu_420  |    0    |    71   |
|          |  add_ln27_6_fu_426  |    0    |    16   |
|          |  add_ln26_3_fu_442  |    0    |    17   |
|          |   add_ln26_fu_483   |    0    |    71   |
|          |   add_ln27_fu_489   |    0    |    71   |
|          |  add_ln27_1_fu_604  |    0    |    39   |
|          |  add_ln27_2_fu_775  |    0    |    39   |
|          |  add_ln25_1_fu_863  |    0    |    71   |
|----------|---------------------|---------|---------|
|          |  xor_ln27_1_fu_632  |    0    |    64   |
|    xor   |   xor_ln27_fu_670   |    0    |    64   |
|          |  xor_ln27_3_fu_797  |    0    |    64   |
|          |  xor_ln27_2_fu_835  |    0    |    64   |
|----------|---------------------|---------|---------|
|          |  and_ln27_5_fu_638  |    0    |    64   |
|    and   |   and_ln27_fu_676   |    0    |    64   |
|          |  and_ln27_7_fu_803  |    0    |    64   |
|          |  and_ln27_6_fu_841  |    0    |    64   |
|----------|---------------------|---------|---------|
|          |   or_ln27_1_fu_653  |    0    |    64   |
|    or    |    or_ln27_fu_691   |    0    |    64   |
|          |   or_ln27_3_fu_818  |    0    |    64   |
|          |   or_ln27_2_fu_856  |    0    |    64   |
|----------|---------------------|---------|---------|
|          |     tmp_s_fu_539    |    0    |    9    |
|    mux   |    tmp_13_fu_594    |    0    |    9    |
|          |   tmp_23_1_fu_731   |    0    |    9    |
|          |   tmp_20_1_fu_766   |    0    |    9    |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln25_fu_384  |    0    |    29   |
|----------|---------------------|---------|---------|
|          |     empty_fu_248    |    0    |    0    |
|          |   empty_21_fu_252   |    0    |    0    |
|          |  trunc_ln25_fu_356  |    0    |    0    |
|          |  trunc_ln26_fu_396  |    0    |    0    |
|          | trunc_ln26_4_fu_408 |    0    |    0    |
|          |  trunc_ln27_fu_521  |    0    |    0    |
|   trunc  | trunc_ln27_1_fu_535 |    0    |    0    |
|          | trunc_ln27_2_fu_576 |    0    |    0    |
|          | trunc_ln27_3_fu_590 |    0    |    0    |
|          | trunc_ln27_6_fu_714 |    0    |    0    |
|          | trunc_ln27_7_fu_727 |    0    |    0    |
|          | trunc_ln27_4_fu_749 |    0    |    0    |
|          | trunc_ln27_5_fu_762 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   trunc_ln_fu_256   |    0    |    0    |
|          | trunc_ln26_1_fu_264 |    0    |    0    |
|          | trunc_ln26_2_fu_400 |    0    |    0    |
|          | trunc_ln26_3_fu_412 |    0    |    0    |
|bitconcatenate|    and_ln_fu_504    |    0    |    0    |
|          |  and_ln27_1_fu_559  |    0    |    0    |
|          |  and_ln27_2_fu_615  |    0    |    0    |
|          |  and_ln27_3_fu_698  |    0    |    0    |
|          |  and_ln27_4_fu_780  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |      tmp_fu_290     |    0    |    0    |
|          |    tmp_15_fu_310    |    0    |    0    |
|          |    tmp_16_fu_334    |    0    |    0    |
| bitselect|    tmp_17_fu_348    |    0    |    0    |
|          |    tmp_18_fu_448    |    0    |    0    |
|          |    tmp_19_fu_462    |    0    |    0    |
|          |    tmp_20_fu_470    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   zext_ln27_fu_298  |    0    |    0    |
|          |  zext_ln27_3_fu_318 |    0    |    0    |
|          |  zext_ln27_5_fu_342 |    0    |    0    |
|          |  zext_ln27_7_fu_456 |    0    |    0    |
|          |  zext_ln27_1_fu_511 |    0    |    0    |
|          |  zext_ln27_2_fu_525 |    0    |    0    |
|          |  zext_ln27_4_fu_566 |    0    |    0    |
|          |  zext_ln27_6_fu_580 |    0    |    0    |
|          |  zext_ln27_9_fu_610 |    0    |    0    |
|          | zext_ln27_11_fu_622 |    0    |    0    |
|   zext   | zext_ln27_12_fu_644 |    0    |    0    |
|          |  zext_ln27_8_fu_660 |    0    |    0    |
|          | zext_ln27_10_fu_682 |    0    |    0    |
|          | zext_ln27_15_fu_705 |    0    |    0    |
|          | zext_ln27_16_fu_718 |    0    |    0    |
|          | zext_ln27_13_fu_740 |    0    |    0    |
|          | zext_ln27_14_fu_753 |    0    |    0    |
|          | zext_ln27_19_fu_787 |    0    |    0    |
|          | zext_ln27_20_fu_809 |    0    |    0    |
|          | zext_ln27_17_fu_825 |    0    |    0    |
|          | zext_ln27_18_fu_847 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  lshr_ln27_3_fu_324 |    0    |    0    |
|partselect|  lshr_ln27_4_fu_432 |    0    |    0    |
|          |    lshr_ln_fu_494   |    0    |    0    |
|          |  lshr_ln27_1_fu_549 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   3552  |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln25_2_reg_947  |    5   |
|   add_ln27_1_reg_985  |   32   |
|  add_ln27_2_reg_1034  |   32   |
|  and_ln27_2_reg_1013  |    6   |
|bucket_0_addr_1_reg_966|    9   |
| bucket_0_addr_reg_907 |    9   |
|bucket_0_load_1_reg_991|   64   |
|bucket_1_addr_1_reg_971|    9   |
| bucket_1_addr_reg_912 |    9   |
|bucket_1_load_1_reg_996|   64   |
|   icmp_ln25_reg_952   |    1   |
|  lshr_ln27_3_reg_917  |   58   |
|  lshr_ln27_4_reg_956  |   54   |
| radixID_0_load_reg_880|   64   |
|   radixID_0_reg_873   |   64   |
|        reg_230        |   64   |
|        reg_235        |   64   |
|  sum_0_addr_1_reg_937 |    5   |
| sum_0_addr_2_reg_1024 |    5   |
| sum_0_addr_3_reg_1001 |    5   |
|   sum_0_addr_reg_892  |    5   |
|  sum_1_addr_1_reg_942 |    5   |
| sum_1_addr_2_reg_1029 |    5   |
| sum_1_addr_3_reg_1007 |    5   |
|   sum_1_addr_reg_897  |    5   |
|     tmp_15_reg_902    |    1   |
|     tmp_16_reg_922    |    1   |
|     tmp_17_reg_933    |    1   |
|     tmp_18_reg_961    |    1   |
|     tmp_19_reg_976    |    1   |
|     tmp_20_reg_981    |    1   |
|   tmp_23_1_reg_1019   |   32   |
|      tmp_reg_887      |    1   |
|  zext_ln27_5_reg_927  |   64   |
+-----------------------+--------+
|         Total         |   751  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   3  |   5  |   15   ||    13   |
| grp_access_fu_105 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_105 |  p2  |   6  |   0  |    0   ||    25   |
| grp_access_fu_122 |  p0  |   3  |   5  |   15   ||    13   |
| grp_access_fu_122 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_122 |  p2  |   6  |   0  |    0   ||    25   |
| grp_access_fu_139 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_139 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_156 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_156 |  p2  |   2  |   0  |    0   ||    9    |
|      reg_230      |  p0  |   2  |  64  |   128  ||    9    |
|      reg_235      |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   578  || 10.2694 ||   148   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  3552  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   10   |    -   |   148  |
|  Register |    -   |   751  |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   751  |  3700  |
+-----------+--------+--------+--------+
