

================================================================
== Vitis HLS Report for 'cnn_Pipeline_3'
================================================================
* Date:           Thu Apr 20 15:58:23 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.802 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        9|        9|         2|          1|          1|     9|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.80>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%loop_index38 = alloca i32 1"   --->   Operation 7 'alloca' 'loop_index38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_buf, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %loop_index38"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 10 [1/1] (1.61ns)   --->   "%store_ln0 = store i8 0, i8 %phi_mul"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %phi_urem"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop37"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%loop_index38_load = load i4 %loop_index38"   --->   Operation 13 'load' 'loop_index38_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.44ns)   --->   "%exitcond508 = icmp_eq  i4 %loop_index38_load, i4 9"   --->   Operation 15 'icmp' 'exitcond508' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.77ns)   --->   "%empty_148 = add i4 %loop_index38_load, i4 1"   --->   Operation 17 'add' 'empty_148' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond508, void %load-store-loop37.split, void %load-store-loop34.preheader.exitStub"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%phi_urem_load = load i4 %phi_urem"   --->   Operation 19 'load' 'phi_urem_load' <Predicate = (!exitcond508)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%phi_mul_load = load i8 %phi_mul"   --->   Operation 20 'load' 'phi_mul_load' <Predicate = (!exitcond508)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.77ns)   --->   "%next_urem = add i4 %phi_urem_load, i4 1"   --->   Operation 21 'add' 'next_urem' <Predicate = (!exitcond508)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.44ns)   --->   "%empty_149 = icmp_ult  i4 %next_urem, i4 3"   --->   Operation 22 'icmp' 'empty_149' <Predicate = (!exitcond508)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.99ns)   --->   "%idx_urem = select i1 %empty_149, i4 %next_urem, i4 0"   --->   Operation 23 'select' 'idx_urem' <Predicate = (!exitcond508)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.11ns)   --->   "%next_mul = add i8 %phi_mul_load, i8 22"   --->   Operation 24 'add' 'next_mul' <Predicate = (!exitcond508)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul_load, i32 6, i32 7"   --->   Operation 25 'partselect' 'tmp_55' <Predicate = (!exitcond508)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_55, i4 0"   --->   Operation 26 'bitconcatenate' 'p_shl' <Predicate = (!exitcond508)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i6 %p_shl"   --->   Operation 27 'zext' 'p_shl_cast' <Predicate = (!exitcond508)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_55, i2 0"   --->   Operation 28 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond508)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %p_shl1"   --->   Operation 29 'zext' 'p_shl1_cast' <Predicate = (!exitcond508)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_150 = sub i7 %p_shl_cast, i7 %p_shl1_cast"   --->   Operation 30 'sub' 'empty_150' <Predicate = (!exitcond508)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_151 = shl i4 %phi_urem_load, i4 2"   --->   Operation 31 'shl' 'empty_151' <Predicate = (!exitcond508)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_cast16 = zext i4 %empty_151"   --->   Operation 32 'zext' 'p_cast16' <Predicate = (!exitcond508)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.54ns) (root node of TernaryAdder)   --->   "%empty_152 = add i7 %empty_150, i7 %p_cast16"   --->   Operation 33 'add' 'empty_152' <Predicate = (!exitcond508)> <Delay = 3.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %empty_152, i32 2, i32 6"   --->   Operation 34 'partselect' 'p_cast6' <Predicate = (!exitcond508)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_cast18_cast_cast_cast_cast = sext i5 %p_cast6"   --->   Operation 35 'sext' 'p_cast18_cast_cast_cast_cast' <Predicate = (!exitcond508)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_cast18_cast_cast_cast_cast_cast = zext i7 %p_cast18_cast_cast_cast_cast"   --->   Operation 36 'zext' 'p_cast18_cast_cast_cast_cast_cast' <Predicate = (!exitcond508)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%weight_buf_addr = getelementptr i32 %weight_buf, i64 0, i64 %p_cast18_cast_cast_cast_cast_cast"   --->   Operation 37 'getelementptr' 'weight_buf_addr' <Predicate = (!exitcond508)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%weight_buf_load = load i7 %weight_buf_addr"   --->   Operation 38 'load' 'weight_buf_load' <Predicate = (!exitcond508)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_1 : Operation 39 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 %empty_148, i4 %loop_index38"   --->   Operation 39 'store' 'store_ln0' <Predicate = (!exitcond508)> <Delay = 1.61>
ST_1 : Operation 40 [1/1] (1.61ns)   --->   "%store_ln0 = store i8 %next_mul, i8 %phi_mul"   --->   Operation 40 'store' 'store_ln0' <Predicate = (!exitcond508)> <Delay = 1.61>
ST_1 : Operation 41 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 %idx_urem, i4 %phi_urem"   --->   Operation 41 'store' 'store_ln0' <Predicate = (!exitcond508)> <Delay = 1.61>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (exitcond508)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.40>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%loop_index38_cast = zext i4 %loop_index38_load"   --->   Operation 42 'zext' 'loop_index38_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%weight_buf_0_addr = getelementptr i32 %weight_buf_0, i64 0, i64 %loop_index38_cast"   --->   Operation 43 'getelementptr' 'weight_buf_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (3.25ns)   --->   "%weight_buf_load = load i7 %weight_buf_addr"   --->   Operation 44 'load' 'weight_buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_2 : Operation 45 [1/1] (2.15ns)   --->   "%store_ln0 = store i32 %weight_buf_load, i4 %weight_buf_0_addr"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop37"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.8ns
The critical path consists of the following:
	'alloca' operation ('phi_urem') [3]  (0 ns)
	'load' operation ('phi_urem_load') on local variable 'phi_urem' [19]  (0 ns)
	'shl' operation ('empty_151') [33]  (0 ns)
	'add' operation ('empty_152') [35]  (3.54 ns)
	'getelementptr' operation ('weight_buf_addr') [39]  (0 ns)
	'load' operation ('weight_buf_load') on array 'weight_buf' [40]  (3.26 ns)

 <State 2>: 5.41ns
The critical path consists of the following:
	'load' operation ('weight_buf_load') on array 'weight_buf' [40]  (3.26 ns)
	'store' operation ('store_ln0') of variable 'weight_buf_load' on array 'weight_buf_0' [41]  (2.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
