/** @file -- PagingAuditProcessor.c
Platform specific memory handler dump function. Handler(s) need to be in compliance
with existed Windows\PagingReportGenerator.py, i.e. TSEG.

Copyright (c) Microsoft Corporation. All rights reserved.
SPDX-License-Identifier: BSD-2-Clause-Patent

**/
/**

Copyright (c) 2017, Intel Corporation. All rights reserved.<BR>

SPDX-License-Identifier: BSD-2-Clause-Patent

**/

#include <Register/Msr.h>
#include <Library/UefiCpuLib.h>
#include "../PagingAuditCommon.h"

/**
  Initializes the valid bits mask and valid address mask for MTRRs.

  This function initializes the valid bits mask and valid address mask for MTRRs.

  Copied from UefiCpuPkg MtrrLib

  @param[out]  MtrrValidBitsMask     The mask for the valid bit of the MTRR
  @param[out]  MtrrValidAddressMask  The valid address mask for the MTRR

**/
VOID
EFIAPI
InitializeMtrrMask (
  OUT UINT64  *MtrrValidBitsMask,
  OUT UINT64  *MtrrValidAddressMask
  )
{
  UINT32                          MaxExtendedFunction;
  CPUID_VIR_PHY_ADDRESS_SIZE_EAX  VirPhyAddressSize;

  AsmCpuid (CPUID_EXTENDED_FUNCTION, &MaxExtendedFunction, NULL, NULL, NULL);

  if (MaxExtendedFunction >= CPUID_VIR_PHY_ADDRESS_SIZE) {
    AsmCpuid (CPUID_VIR_PHY_ADDRESS_SIZE, &VirPhyAddressSize.Uint32, NULL, NULL, NULL);
  } else {
    VirPhyAddressSize.Bits.PhysicalAddressBits = 36;
  }

  *MtrrValidBitsMask    = LShiftU64 (1, VirPhyAddressSize.Bits.PhysicalAddressBits) - 1;
  *MtrrValidAddressMask = *MtrrValidBitsMask & 0xfffffffffffff000ULL;
}

/*
  Helper function inherited from MinPlatformPkg TestPointCheckSmrr()

  @param[out]   SmrrPhysBaseMsr     Input pointer to hold SMRR Base Msr
  @param[out]   SmrrPhysMaskMsr     Input pointer to hold SMRR Mask Msr

  @retval   EFI_STATUS              The system supports SMRR and pointers will be put in pointers passed in
  @retval   EFI_INVALID_PARAMETER   Input arguments have NULL pointers
  @retval   EFI_UNSUPPORTED         This system does not predefined SMRR in this module

*/
STATIC
EFI_STATUS
LookupSmrrIntel (
  OUT   UINT32  *SmrrPhysBaseMsr,
  OUT   UINT32  *SmrrPhysMaskMsr
  )
{
  EFI_STATUS  Status;

  UINT32  RegEax;
  UINT32  RegEdx;
  UINTN   FamilyId;
  UINTN   ModelId;

  Status = EFI_UNSUPPORTED;
  if ((SmrrPhysBaseMsr == NULL) || (SmrrPhysMaskMsr == NULL)) {
    return EFI_INVALID_PARAMETER;
  }

  *SmrrPhysBaseMsr = MSR_IA32_SMRR_PHYSBASE;
  *SmrrPhysMaskMsr = MSR_IA32_SMRR_PHYSMASK;

  //
  // Retrieve CPU Family and Model
  //
  AsmCpuid (CPUID_VERSION_INFO, &RegEax, NULL, NULL, &RegEdx);
  FamilyId = (RegEax >> 8) & 0xf;
  ModelId  = (RegEax >> 4) & 0xf;

  if ((FamilyId == 0x06) || (FamilyId == 0x0f)) {
    ModelId = ModelId | ((RegEax >> 12) & 0xf0);
  }

  DEBUG ((DEBUG_INFO, "%a - FamilyId 0x%02x, ModelId 0x%02x\n", __FUNCTION__, FamilyId, ModelId));

  //
  // Check CPUID(CPUID_VERSION_INFO).EDX[12] for MTRR capability
  //
  if ((RegEdx & BIT12) != 0) {
    //
    // Check MTRR_CAP MSR bit 11 for SMRR support
    //
    if ((AsmReadMsr64 (MSR_IA32_MTRRCAP) & BIT11) != 0) {
      Status = EFI_SUCCESS;
    }
  }

  //
  // Intel(R) 64 and IA-32 Architectures Software Developer's Manual
  // Volume 3C, Section 35.3 MSRs in the Intel(R) Atom(TM) Processor Family
  //
  // If CPU Family/Model is 06_1CH, 06_26H, 06_27H, 06_35H or 06_36H, then
  // SMRR Physical Base and SMM Physical Mask MSRs are not available.
  //
  if (FamilyId == 0x06) {
    if ((ModelId == 0x1C) || (ModelId == 0x26) || (ModelId == 0x27) || (ModelId == 0x35) || (ModelId == 0x36)) {
      Status = EFI_UNSUPPORTED;
    }
  }

  //
  // Intel(R) 64 and IA-32 Architectures Software Developer's Manual
  // Volume 3C, Section 35.2 MSRs in the Intel(R) Core(TM) 2 Processor Family
  //
  // If CPU Family/Model is 06_0F or 06_17, then use Intel(R) Core(TM) 2
  // Processor Family MSRs
  //
  if (FamilyId == 0x06) {
    if ((ModelId == 0x17) || (ModelId == 0x0f)) {
      *SmrrPhysBaseMsr = MSR_CORE2_SMRR_PHYSBASE;
      *SmrrPhysMaskMsr = MSR_CORE2_SMRR_PHYSMASK;
    }
  }

  return Status;
}

/*
  Helper function inherited from MinPlatformPkg TestPointCheckSmrr()

  @param[out]   SmrrPhysBaseMsr     Input pointer to hold SMRR Base Msr
  @param[out]   SmrrPhysMaskMsr     Input pointer to hold SMRR Mask Msr

  @retval   EFI_STATUS              The system supports SMRR and pointers will be put in pointers passed in
  @retval   EFI_INVALID_PARAMETER   Input arguments have NULL pointers
  @retval   EFI_UNSUPPORTED         This system does not predefined SMRR in this module

*/
STATIC
EFI_STATUS
LookupSmrrAMD (
  OUT   UINT32  *SmrrPhysBaseMsr,
  OUT   UINT32  *SmrrPhysMaskMsr
  )
{
  EFI_STATUS  Status;

  UINT32  RegEax;
  UINT32  RegEdx;
  UINTN   FamilyId;
  UINTN   ModelId;

  if ((SmrrPhysBaseMsr == NULL) || (SmrrPhysMaskMsr == NULL)) {
    return EFI_INVALID_PARAMETER;
  }

  *SmrrPhysBaseMsr = AMD_64_SMM_ADDR;
  *SmrrPhysMaskMsr = AMD_64_SMM_MASK;

  //
  // Retrieve CPU Family and Model
  //
  AsmCpuid (CPUID_VERSION_INFO, &RegEax, NULL, NULL, &RegEdx);
  FamilyId = (RegEax >> 8) & 0xf;
  ModelId  = (RegEax >> 4) & 0xf;

  if (FamilyId == 0x0f) {
    // Extended family id and model in use
    FamilyId = FamilyId + ((RegEax >> 20) & 0xff);
    ModelId  = ModelId | ((RegEax >> 12) & 0xf0);
  }

  DEBUG ((DEBUG_INFO, "%a - FamilyId 0x%02x, ModelId 0x%02x\n", __FUNCTION__, FamilyId, ModelId));

  //
  // In processors implementing the AMD64 architecture, SMBASE relocation is always supported
  //
  Status = EFI_SUCCESS;

  return Status;
}

STATIC
EFI_STATUS
TSEGDumpHandler (
  VOID
  )
{
  UINT32                mSmrrPhysBaseMsr;
  UINT32                mSmrrPhysMaskMsr;
  UINT64                SmrrBase;
  UINT64                SmrrMask;
  UINT64                Length;
  UINT64                MtrrValidBitsMask;
  UINT64                MtrrValidAddressMask;
  INTN                  LowBitPosition;
  INTN                  HighBitPosition;
  UINTN                 NumberOfTseg;
  UINTN                 Index;
  UINTN                 BitIndex;
  UINTN                 RecordIndex;
  CHAR8                 TempString[MAX_STRING_SIZE];
  EFI_STATUS            Status;
  EFI_PHYSICAL_ADDRESS  *TempBuffer;

  DEBUG ((DEBUG_INFO, "%a()\n", __FUNCTION__));

  MtrrValidBitsMask    = 0;
  MtrrValidAddressMask = 0;

  InitializeMtrrMask (&MtrrValidBitsMask, &MtrrValidAddressMask);

  DEBUG ((DEBUG_INFO, "%a MTRR valid bits 0x%016lx, address mask: 0x%016lx\n", __FUNCTION__, MtrrValidBitsMask, MtrrValidAddressMask));

  if (!StandardSignatureIsAuthenticAMD ()) {
    Status = LookupSmrrIntel (&mSmrrPhysBaseMsr, &mSmrrPhysMaskMsr);
    if (EFI_ERROR (Status)) {
      DEBUG ((DEBUG_ERROR, "%a Intel SMRR base and mask cannot be queried! Bail from here!\n", __FUNCTION__));
      return Status;
    }

    // This is a 64-bit read, but the SMRR registers bits 63:32 are reserved.
    SmrrBase = AsmReadMsr64 (mSmrrPhysBaseMsr);
    SmrrMask = AsmReadMsr64 (mSmrrPhysMaskMsr);
    // Extend the mask to account for the reserved bits.
    SmrrMask |= 0xffffffff00000000ULL;

    DEBUG ((DEBUG_VERBOSE, "%a SMRR base 0x%016lx, mask: 0x%016lx\n", __FUNCTION__, SmrrBase, SmrrMask));

    // Extend the top bits of the mask to account for the reserved

    Length = ((~(SmrrMask & MtrrValidAddressMask)) & MtrrValidBitsMask) + 1;

    DEBUG ((DEBUG_VERBOSE, "%a Calculated length: 0x%016lx\n", __FUNCTION__, Length));

    // Writing this out in the format of a Memory Map entry (TSEG_EFI_MEMORY_TYPE will map to TSEG)
    AsciiSPrint (
      TempString,
      MAX_STRING_SIZE,
      "TSEG,0x%016lx,0x%016lx,0x%016lx,0x%016lx,0x%016lx,0x%016lx\n",
      TSEG_EFI_MEMORY_TYPE,
      (SmrrBase & MtrrValidAddressMask),
      0,
      EFI_SIZE_TO_PAGES (Length),
      0,
      NONE_GCD_MEMORY_TYPE
      );
    AppendToMemoryInfoDatabase (TempString);
  } else {
    Status = LookupSmrrAMD (&mSmrrPhysBaseMsr, &mSmrrPhysMaskMsr);
    if (EFI_ERROR (Status)) {
      DEBUG ((DEBUG_ERROR, "%a AMD SMRR base and mask cannot be queried! Bail from here!\n", __FUNCTION__));
      return Status;
    }

    // This is a 64-bit read, but the SMRR registers bits 63:32 are reserved.
    SmrrBase = AsmReadMsr64 (mSmrrPhysBaseMsr);
    SmrrMask = AsmReadMsr64 (mSmrrPhysMaskMsr);

    // Apply the bit mask according to AMD64 Architecture Programmer's Manual Vol. 2-Rev. 3.33 Section 10.2.5:
    // Each CPU memory access is in the TSeg range if the following is true:
    // Phys Addr[51:17] & SMM_MASK[51:17] = SMM_ADDR[51:17] & SMM_MASK[51:17].
    SmrrBase &= (VALID_SMRR_BIT_MASK & MtrrValidAddressMask);
    SmrrMask &= (VALID_SMRR_BIT_MASK & MtrrValidAddressMask);
    DEBUG ((DEBUG_INFO, "%a SMRR base 0x%016lx, mask: 0x%016lx\n", __FUNCTION__, SmrrBase, SmrrMask));

    LowBitPosition  = LowBitSet64 (SmrrMask);
    HighBitPosition = HighBitSet64 (SmrrMask);
    ASSERT (LowBitPosition > 0 && HighBitPosition > 0);

    // For simplicity, let's not allow SMM_ADDR[51:17] != SMM_ADDR[51:17] & SMM_MASK[51:17]
    // Since it means there are bits in SMM BASE ADDR that cannot be honored, why bother setting it...
    ASSERT (SmrrBase == (SmrrBase & SmrrMask));

    // Base: | 0 0 1 0 1 1 0 1 1 1 1 0 0 0 0 0 |
    // Mask: | 0 1 1 0 1 1 0 1 1 1 1 1 0 0 0 0 |
    // HiBitPos--^                   ^--LoBitPos
    // Addr: | 0 0 1 ? 1 1 ? 1 1 1 1 0 x x x x |
    // Ranges:       ^     ^          | Length |

    // So the length for each TSEG range will be (1 << LowBitPosition) - 1
    Length = ((UINT64)1 << LowBitPosition);
    DEBUG ((DEBUG_INFO, "%a Calculated length: 0x%016lx\n", __FUNCTION__, Length));

    // The number of ranges will be 2 ^ (number of 0 bits in the valid region)
    NumberOfTseg = 1;
    for (BitIndex = LowBitPosition + 1; BitIndex <= (UINTN)HighBitPosition; BitIndex++) {
      if ((((UINT64)BIT0<<BitIndex) & SmrrMask) == 0) {
        NumberOfTseg <<= 1;
      }
    }

    TempBuffer = AllocatePool (NumberOfTseg * sizeof (EFI_PHYSICAL_ADDRESS));
    ASSERT (TempBuffer != NULL);

    RecordIndex             = 0;
    TempBuffer[RecordIndex] = SmrrBase;
    // Writing this out in the format of a Memory Map entry (TSEG_EFI_MEMORY_TYPE will map to TSEG)
    AsciiSPrint (
      TempString,
      MAX_STRING_SIZE,
      "TSEG,0x%016lx,0x%016lx,0x%016lx,0x%016lx,0x%016lx,0x%016lx\n",
      TSEG_EFI_MEMORY_TYPE,
      TempBuffer[RecordIndex++],
      0,
      EFI_SIZE_TO_PAGES (Length),
      0,
      NONE_GCD_MEMORY_TYPE
      );
    AppendToMemoryInfoDatabase (TempString);

    for (BitIndex = LowBitPosition + 1; BitIndex <= (UINTN)HighBitPosition; BitIndex++) {
      if ((((UINT64)BIT0<<BitIndex) & SmrrMask) == 0) {
        // Mask is 0 here, basically memory being 0 or 1 can both fit the equations above
        for (Index = 0; Index < RecordIndex; Index++) {
          // Double the content here
          TempBuffer[Index + RecordIndex] = (TempBuffer[Index] | ((UINT64)BIT0<<BitIndex));

          // Writing this out in the format of a Memory Map entry (TSEG_EFI_MEMORY_TYPE will map to TSEG)
          AsciiSPrint (
            TempString,
            MAX_STRING_SIZE,
            "TSEG,0x%016lx,0x%016lx,0x%016lx,0x%016lx,0x%016lx,0x%016lx\n",
            TSEG_EFI_MEMORY_TYPE,
            TempBuffer[Index + RecordIndex],
            0,
            EFI_SIZE_TO_PAGES (Length),
            0,
            NONE_GCD_MEMORY_TYPE
            );
          AppendToMemoryInfoDatabase (TempString);
        }

        RecordIndex <<= 1;
      }
    }

    if (TempBuffer != NULL) {
      FreePool (TempBuffer);
    }
  }

  return EFI_SUCCESS;
}

/**
   Dump platform specific handler. Created handler(s) need to be compliant with
   Windows\PagingReportGenerator.py, i.e. TSEG.
**/
VOID
EFIAPI
DumpProcessorSpecificHandlers (
  VOID
  )
{
  // Dump TSEG Handlers for x64 platforms
  TSEGDumpHandler ();
}
