--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\download1\fpga\ISE\ISE_app\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ov5640_udp_pc.twx
ov5640_udp_pc.ncd -o ov5640_udp_pc.twr ov5640_udp_pc.pcf -ucf eth_top.ucf

Design file:              ov5640_udp_pc.ncd
Physical constraint file: ov5640_udp_pc.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_cam_pclk_pin = PERIOD TIMEGRP "cam_pclk_pin" 24 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 80538 paths analyzed, 4592 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.738ns.
--------------------------------------------------------------------------------

Paths for end point u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_0 (SLICE_X17Y10.AX), 420 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1 (FF)
  Destination:          u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_0 (FF)
  Requirement:          41.666ns
  Data Path Delay:      11.655ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.412 - 0.460)
  Source Clock:         cam_pclk_BUFGP rising at 0.000ns
  Destination Clock:    cam_pclk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1 to u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y22.BQ      Tcko                  0.476   u_vip_sobel/u_vip_sobel_edge_detector/gy_data<3>
                                                       u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1
    DSP48_X1Y5.B1        net (fanout=2)        0.915   u_vip_sobel/u_vip_sobel_edge_detector/gy_data<1>
    DSP48_X1Y5.M18       Tdspdo_B_M            3.894   u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT
                                                       u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT
    DSP48_X1Y4.C18       net (fanout=1)        1.292   u_vip_sobel/u_vip_sobel_edge_detector/gy_data[9]_gy_data[9]_MuLt_23_OUT<18>
    DSP48_X1Y4.P0        Tdspdo_C_P            3.141   u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT
                                                       u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT
    SLICE_X17Y10.AX      net (fanout=1)        1.823   u_vip_sobel/u_vip_sobel_edge_detector/n0097<0>
    SLICE_X17Y10.CLK     Tdick                 0.114   u_vip_sobel/u_vip_sobel_edge_detector/gxy_square<3>
                                                       u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_0
    -------------------------------------------------  ---------------------------
    Total                                     11.655ns (7.625ns logic, 4.030ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_vip_sobel/u_vip_sobel_edge_detector/gy_data_8 (FF)
  Destination:          u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_0 (FF)
  Requirement:          41.666ns
  Data Path Delay:      11.642ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.412 - 0.458)
  Source Clock:         cam_pclk_BUFGP rising at 0.000ns
  Destination Clock:    cam_pclk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_vip_sobel/u_vip_sobel_edge_detector/gy_data_8 to u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y24.AQ      Tcko                  0.476   u_vip_sobel/u_vip_sobel_edge_detector/gy_data<9>
                                                       u_vip_sobel/u_vip_sobel_edge_detector/gy_data_8
    DSP48_X1Y5.B8        net (fanout=2)        0.902   u_vip_sobel/u_vip_sobel_edge_detector/gy_data<8>
    DSP48_X1Y5.M18       Tdspdo_B_M            3.894   u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT
                                                       u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT
    DSP48_X1Y4.C18       net (fanout=1)        1.292   u_vip_sobel/u_vip_sobel_edge_detector/gy_data[9]_gy_data[9]_MuLt_23_OUT<18>
    DSP48_X1Y4.P0        Tdspdo_C_P            3.141   u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT
                                                       u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT
    SLICE_X17Y10.AX      net (fanout=1)        1.823   u_vip_sobel/u_vip_sobel_edge_detector/n0097<0>
    SLICE_X17Y10.CLK     Tdick                 0.114   u_vip_sobel/u_vip_sobel_edge_detector/gxy_square<3>
                                                       u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_0
    -------------------------------------------------  ---------------------------
    Total                                     11.642ns (7.625ns logic, 4.017ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1 (FF)
  Destination:          u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_0 (FF)
  Requirement:          41.666ns
  Data Path Delay:      11.630ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.412 - 0.460)
  Source Clock:         cam_pclk_BUFGP rising at 0.000ns
  Destination Clock:    cam_pclk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1 to u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y22.BQ      Tcko                  0.476   u_vip_sobel/u_vip_sobel_edge_detector/gy_data<3>
                                                       u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1
    DSP48_X1Y5.B1        net (fanout=2)        0.915   u_vip_sobel/u_vip_sobel_edge_detector/gy_data<1>
    DSP48_X1Y5.M4        Tdspdo_B_M            3.894   u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT
                                                       u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT
    DSP48_X1Y4.C4        net (fanout=1)        1.267   u_vip_sobel/u_vip_sobel_edge_detector/gy_data[9]_gy_data[9]_MuLt_23_OUT<4>
    DSP48_X1Y4.P0        Tdspdo_C_P            3.141   u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT
                                                       u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT
    SLICE_X17Y10.AX      net (fanout=1)        1.823   u_vip_sobel/u_vip_sobel_edge_detector/n0097<0>
    SLICE_X17Y10.CLK     Tdick                 0.114   u_vip_sobel/u_vip_sobel_edge_detector/gxy_square<3>
                                                       u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_0
    -------------------------------------------------  ---------------------------
    Total                                     11.630ns (7.625ns logic, 4.005ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------

Paths for end point u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_1 (SLICE_X17Y10.BX), 420 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1 (FF)
  Destination:          u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      11.612ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.412 - 0.460)
  Source Clock:         cam_pclk_BUFGP rising at 0.000ns
  Destination Clock:    cam_pclk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1 to u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y22.BQ      Tcko                  0.476   u_vip_sobel/u_vip_sobel_edge_detector/gy_data<3>
                                                       u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1
    DSP48_X1Y5.B1        net (fanout=2)        0.915   u_vip_sobel/u_vip_sobel_edge_detector/gy_data<1>
    DSP48_X1Y5.M18       Tdspdo_B_M            3.894   u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT
                                                       u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT
    DSP48_X1Y4.C18       net (fanout=1)        1.292   u_vip_sobel/u_vip_sobel_edge_detector/gy_data[9]_gy_data[9]_MuLt_23_OUT<18>
    DSP48_X1Y4.P1        Tdspdo_C_P            3.141   u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT
                                                       u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT
    SLICE_X17Y10.BX      net (fanout=1)        1.780   u_vip_sobel/u_vip_sobel_edge_detector/n0097<1>
    SLICE_X17Y10.CLK     Tdick                 0.114   u_vip_sobel/u_vip_sobel_edge_detector/gxy_square<3>
                                                       u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_1
    -------------------------------------------------  ---------------------------
    Total                                     11.612ns (7.625ns logic, 3.987ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_vip_sobel/u_vip_sobel_edge_detector/gy_data_8 (FF)
  Destination:          u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      11.599ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.412 - 0.458)
  Source Clock:         cam_pclk_BUFGP rising at 0.000ns
  Destination Clock:    cam_pclk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_vip_sobel/u_vip_sobel_edge_detector/gy_data_8 to u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y24.AQ      Tcko                  0.476   u_vip_sobel/u_vip_sobel_edge_detector/gy_data<9>
                                                       u_vip_sobel/u_vip_sobel_edge_detector/gy_data_8
    DSP48_X1Y5.B8        net (fanout=2)        0.902   u_vip_sobel/u_vip_sobel_edge_detector/gy_data<8>
    DSP48_X1Y5.M18       Tdspdo_B_M            3.894   u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT
                                                       u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT
    DSP48_X1Y4.C18       net (fanout=1)        1.292   u_vip_sobel/u_vip_sobel_edge_detector/gy_data[9]_gy_data[9]_MuLt_23_OUT<18>
    DSP48_X1Y4.P1        Tdspdo_C_P            3.141   u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT
                                                       u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT
    SLICE_X17Y10.BX      net (fanout=1)        1.780   u_vip_sobel/u_vip_sobel_edge_detector/n0097<1>
    SLICE_X17Y10.CLK     Tdick                 0.114   u_vip_sobel/u_vip_sobel_edge_detector/gxy_square<3>
                                                       u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_1
    -------------------------------------------------  ---------------------------
    Total                                     11.599ns (7.625ns logic, 3.974ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1 (FF)
  Destination:          u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      11.587ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.412 - 0.460)
  Source Clock:         cam_pclk_BUFGP rising at 0.000ns
  Destination Clock:    cam_pclk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1 to u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y22.BQ      Tcko                  0.476   u_vip_sobel/u_vip_sobel_edge_detector/gy_data<3>
                                                       u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1
    DSP48_X1Y5.B1        net (fanout=2)        0.915   u_vip_sobel/u_vip_sobel_edge_detector/gy_data<1>
    DSP48_X1Y5.M4        Tdspdo_B_M            3.894   u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT
                                                       u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT
    DSP48_X1Y4.C4        net (fanout=1)        1.267   u_vip_sobel/u_vip_sobel_edge_detector/gy_data[9]_gy_data[9]_MuLt_23_OUT<4>
    DSP48_X1Y4.P1        Tdspdo_C_P            3.141   u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT
                                                       u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT
    SLICE_X17Y10.BX      net (fanout=1)        1.780   u_vip_sobel/u_vip_sobel_edge_detector/n0097<1>
    SLICE_X17Y10.CLK     Tdick                 0.114   u_vip_sobel/u_vip_sobel_edge_detector/gxy_square<3>
                                                       u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_1
    -------------------------------------------------  ---------------------------
    Total                                     11.587ns (7.625ns logic, 3.962ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Paths for end point u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_2 (SLICE_X17Y10.CX), 420 paths
--------------------------------------------------------------------------------
Slack (setup path):     30.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1 (FF)
  Destination:          u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_2 (FF)
  Requirement:          41.666ns
  Data Path Delay:      11.492ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.412 - 0.460)
  Source Clock:         cam_pclk_BUFGP rising at 0.000ns
  Destination Clock:    cam_pclk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1 to u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y22.BQ      Tcko                  0.476   u_vip_sobel/u_vip_sobel_edge_detector/gy_data<3>
                                                       u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1
    DSP48_X1Y5.B1        net (fanout=2)        0.915   u_vip_sobel/u_vip_sobel_edge_detector/gy_data<1>
    DSP48_X1Y5.M18       Tdspdo_B_M            3.894   u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT
                                                       u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT
    DSP48_X1Y4.C18       net (fanout=1)        1.292   u_vip_sobel/u_vip_sobel_edge_detector/gy_data[9]_gy_data[9]_MuLt_23_OUT<18>
    DSP48_X1Y4.P2        Tdspdo_C_P            3.141   u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT
                                                       u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT
    SLICE_X17Y10.CX      net (fanout=1)        1.660   u_vip_sobel/u_vip_sobel_edge_detector/n0097<2>
    SLICE_X17Y10.CLK     Tdick                 0.114   u_vip_sobel/u_vip_sobel_edge_detector/gxy_square<3>
                                                       u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_2
    -------------------------------------------------  ---------------------------
    Total                                     11.492ns (7.625ns logic, 3.867ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_vip_sobel/u_vip_sobel_edge_detector/gy_data_8 (FF)
  Destination:          u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_2 (FF)
  Requirement:          41.666ns
  Data Path Delay:      11.479ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.412 - 0.458)
  Source Clock:         cam_pclk_BUFGP rising at 0.000ns
  Destination Clock:    cam_pclk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_vip_sobel/u_vip_sobel_edge_detector/gy_data_8 to u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y24.AQ      Tcko                  0.476   u_vip_sobel/u_vip_sobel_edge_detector/gy_data<9>
                                                       u_vip_sobel/u_vip_sobel_edge_detector/gy_data_8
    DSP48_X1Y5.B8        net (fanout=2)        0.902   u_vip_sobel/u_vip_sobel_edge_detector/gy_data<8>
    DSP48_X1Y5.M18       Tdspdo_B_M            3.894   u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT
                                                       u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT
    DSP48_X1Y4.C18       net (fanout=1)        1.292   u_vip_sobel/u_vip_sobel_edge_detector/gy_data[9]_gy_data[9]_MuLt_23_OUT<18>
    DSP48_X1Y4.P2        Tdspdo_C_P            3.141   u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT
                                                       u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT
    SLICE_X17Y10.CX      net (fanout=1)        1.660   u_vip_sobel/u_vip_sobel_edge_detector/n0097<2>
    SLICE_X17Y10.CLK     Tdick                 0.114   u_vip_sobel/u_vip_sobel_edge_detector/gxy_square<3>
                                                       u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_2
    -------------------------------------------------  ---------------------------
    Total                                     11.479ns (7.625ns logic, 3.854ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1 (FF)
  Destination:          u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_2 (FF)
  Requirement:          41.666ns
  Data Path Delay:      11.467ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.412 - 0.460)
  Source Clock:         cam_pclk_BUFGP rising at 0.000ns
  Destination Clock:    cam_pclk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1 to u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y22.BQ      Tcko                  0.476   u_vip_sobel/u_vip_sobel_edge_detector/gy_data<3>
                                                       u_vip_sobel/u_vip_sobel_edge_detector/gy_data_1
    DSP48_X1Y5.B1        net (fanout=2)        0.915   u_vip_sobel/u_vip_sobel_edge_detector/gy_data<1>
    DSP48_X1Y5.M4        Tdspdo_B_M            3.894   u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT
                                                       u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT
    DSP48_X1Y4.C4        net (fanout=1)        1.267   u_vip_sobel/u_vip_sobel_edge_detector/gy_data[9]_gy_data[9]_MuLt_23_OUT<4>
    DSP48_X1Y4.P2        Tdspdo_C_P            3.141   u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT
                                                       u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT
    SLICE_X17Y10.CX      net (fanout=1)        1.660   u_vip_sobel/u_vip_sobel_edge_detector/n0097<2>
    SLICE_X17Y10.CLK     Tdick                 0.114   u_vip_sobel/u_vip_sobel_edge_detector/gxy_square<3>
                                                       u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_2
    -------------------------------------------------  ---------------------------
    Total                                     11.467ns (7.625ns logic, 3.842ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cam_pclk_pin = PERIOD TIMEGRP "cam_pclk_pin" 24 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB16_X1Y6.ADDRB12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.282ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_9 (FF)
  Destination:          u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.287ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.125 - 0.120)
  Source Clock:         cam_pclk_BUFGP rising at 0.000ns
  Destination Clock:    cam_pclk_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_9 to u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y14.BQ      Tcko                  0.200   u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr<9>
                                                       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_9
    RAMB16_X1Y6.ADDRB12  net (fanout=8)        0.153   u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr<9>
    RAMB16_X1Y6.CLKB     Trckc_ADDRB (-Th)     0.066   u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.287ns (0.134ns logic, 0.153ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB16_X1Y6.ADDRB11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.286ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_8 (FF)
  Destination:          u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.125 - 0.120)
  Source Clock:         cam_pclk_BUFGP rising at 0.000ns
  Destination Clock:    cam_pclk_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_8 to u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y14.AQ      Tcko                  0.200   u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr<9>
                                                       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_8
    RAMB16_X1Y6.ADDRB11  net (fanout=8)        0.157   u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr<8>
    RAMB16_X1Y6.CLKB     Trckc_ADDRB (-Th)     0.066   u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.134ns logic, 0.157ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB16_X1Y6.WEA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly_2 (FF)
  Destination:          u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.125 - 0.121)
  Source Clock:         cam_pclk_BUFGP rising at 0.000ns
  Destination Clock:    cam_pclk_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly_2 to u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y15.DQ      Tcko                  0.198   u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly<2>
                                                       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly_2
    RAMB16_X1Y6.WEA1     net (fanout=6)        0.146   u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly<2>
    RAMB16_X1Y6.CLKA     Trckc_WEA   (-Th)     0.053   u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.145ns logic, 0.146ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cam_pclk_pin = PERIOD TIMEGRP "cam_pclk_pin" 24 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.096ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKA
  Logical resource: u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: cam_pclk_BUFGP
--------------------------------------------------------------------------------
Slack: 38.096ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKB
  Logical resource: u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: cam_pclk_BUFGP
--------------------------------------------------------------------------------
Slack: 38.096ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKA
  Logical resource: u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: cam_pclk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eth_rxc_pin = PERIOD TIMEGRP "eth_rxc_pin" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 189550 paths analyzed, 3907 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.764ns.
--------------------------------------------------------------------------------

Paths for end point u_eth_top/u_udp/u_udp_tx/check_buffer_16 (SLICE_X3Y39.A4), 13135 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/u_udp/u_udp_tx/ip_head_35 (FF)
  Destination:          u_eth_top/u_udp/u_udp_tx/check_buffer_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.698ns (Levels of Logic = 8)
  Clock Path Skew:      -0.031ns (0.540 - 0.571)
  Source Clock:         eth_rx_clk rising at 0.000ns
  Destination Clock:    eth_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/u_udp/u_udp_tx/ip_head_35 to u_eth_top/u_udp/u_udp_tx/check_buffer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.AQ       Tcko                  0.525   u_eth_top/u_udp/u_udp_tx/ip_head_42
                                                       u_eth_top/u_udp/u_udp_tx/ip_head_35
    SLICE_X5Y31.B6       net (fanout=43)       0.448   u_eth_top/u_udp/u_udp_tx/ip_head_35
    SLICE_X5Y31.B        Tilo                  0.259   u_eth_top/u_udp/u_udp_tx/ip_head_120
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd53
    SLICE_X4Y33.A6       net (fanout=2)        0.388   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd53
    SLICE_X4Y33.BMUX     Topab                 0.519   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>11
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_lut<0>8
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>_10
    SLICE_X0Y33.B2       net (fanout=1)        1.446   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_95
    SLICE_X0Y33.BMUX     Tilo                  0.298   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_1111
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd79
    SLICE_X0Y33.C5       net (fanout=2)        0.455   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd79
    SLICE_X0Y33.COUT     Topcyc                0.325   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_1111
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_lut<0>10
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy<0>_10
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy<0>11
    SLICE_X0Y34.BQ       Tito_logic            0.751   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_147
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy<0>_14
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_137_rt
    SLICE_X0Y39.B6       net (fanout=1)        0.585   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_137
    SLICE_X0Y39.COUT     Topcyb                0.448   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy<15>
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_lut<13>
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy<15>
    SLICE_X0Y40.CIN      net (fanout=1)        0.082   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy<15>
    SLICE_X0Y40.AMUX     Tcina                 0.210   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_188
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_xor<18>
    SLICE_X3Y39.A4       net (fanout=1)        0.583   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_168
    SLICE_X3Y39.CLK      Tas                   0.373   u_eth_top/u_udp/u_udp_tx/check_buffer<12>
                                                       u_eth_top/u_udp/u_udp_tx/Mmux__n136481
                                                       u_eth_top/u_udp/u_udp_tx/check_buffer_16
    -------------------------------------------------  ---------------------------
    Total                                      7.698ns (3.708ns logic, 3.990ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/u_udp/u_udp_tx/ip_head_35 (FF)
  Destination:          u_eth_top/u_udp/u_udp_tx/check_buffer_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.670ns (Levels of Logic = 8)
  Clock Path Skew:      -0.031ns (0.540 - 0.571)
  Source Clock:         eth_rx_clk rising at 0.000ns
  Destination Clock:    eth_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/u_udp/u_udp_tx/ip_head_35 to u_eth_top/u_udp/u_udp_tx/check_buffer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.AQ       Tcko                  0.525   u_eth_top/u_udp/u_udp_tx/ip_head_42
                                                       u_eth_top/u_udp/u_udp_tx/ip_head_35
    SLICE_X5Y31.B6       net (fanout=43)       0.448   u_eth_top/u_udp/u_udp_tx/ip_head_35
    SLICE_X5Y31.B        Tilo                  0.259   u_eth_top/u_udp/u_udp_tx/ip_head_120
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd53
    SLICE_X4Y33.A6       net (fanout=2)        0.388   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd53
    SLICE_X4Y33.BMUX     Topab                 0.519   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>11
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_lut<0>8
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>_10
    SLICE_X0Y33.B2       net (fanout=1)        1.446   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_95
    SLICE_X0Y33.BMUX     Tilo                  0.298   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_1111
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd79
    SLICE_X0Y33.C5       net (fanout=2)        0.455   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd79
    SLICE_X0Y33.COUT     Topcyc                0.325   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_1111
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_lut<0>10
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy<0>_10
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy<0>11
    SLICE_X0Y34.CQ       Tito_logic            0.763   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_147
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy<0>_14
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_147_rt
    SLICE_X0Y39.C5       net (fanout=1)        0.668   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_147
    SLICE_X0Y39.COUT     Topcyc                0.325   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy<15>
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_lut<14>
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy<15>
    SLICE_X0Y40.CIN      net (fanout=1)        0.082   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy<15>
    SLICE_X0Y40.AMUX     Tcina                 0.210   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_188
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_xor<18>
    SLICE_X3Y39.A4       net (fanout=1)        0.583   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_168
    SLICE_X3Y39.CLK      Tas                   0.373   u_eth_top/u_udp/u_udp_tx/check_buffer<12>
                                                       u_eth_top/u_udp/u_udp_tx/Mmux__n136481
                                                       u_eth_top/u_udp/u_udp_tx/check_buffer_16
    -------------------------------------------------  ---------------------------
    Total                                      7.670ns (3.597ns logic, 4.073ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/u_udp/u_udp_tx/ip_head_35 (FF)
  Destination:          u_eth_top/u_udp/u_udp_tx/check_buffer_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.655ns (Levels of Logic = 8)
  Clock Path Skew:      -0.031ns (0.540 - 0.571)
  Source Clock:         eth_rx_clk rising at 0.000ns
  Destination Clock:    eth_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/u_udp/u_udp_tx/ip_head_35 to u_eth_top/u_udp/u_udp_tx/check_buffer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.AQ       Tcko                  0.525   u_eth_top/u_udp/u_udp_tx/ip_head_42
                                                       u_eth_top/u_udp/u_udp_tx/ip_head_35
    SLICE_X5Y31.B6       net (fanout=43)       0.448   u_eth_top/u_udp/u_udp_tx/ip_head_35
    SLICE_X5Y31.B        Tilo                  0.259   u_eth_top/u_udp/u_udp_tx/ip_head_120
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd53
    SLICE_X4Y33.A6       net (fanout=2)        0.388   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd53
    SLICE_X4Y33.BMUX     Topab                 0.519   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>11
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_lut<0>8
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>_10
    SLICE_X0Y33.B2       net (fanout=1)        1.446   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_95
    SLICE_X0Y33.BMUX     Tilo                  0.298   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_1111
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd79
    SLICE_X0Y33.C5       net (fanout=2)        0.455   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd79
    SLICE_X0Y33.COUT     Topcyc                0.325   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_1111
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_lut<0>10
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy<0>_10
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy<0>11
    SLICE_X0Y34.AQ       Tito_logic            0.684   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_147
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy<0>_14
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_128_rt
    SLICE_X0Y39.A6       net (fanout=1)        0.585   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_128
    SLICE_X0Y39.COUT     Topcya                0.472   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy<15>
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_lut<12>
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy<15>
    SLICE_X0Y40.CIN      net (fanout=1)        0.082   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy<15>
    SLICE_X0Y40.AMUX     Tcina                 0.210   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_188
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_xor<18>
    SLICE_X3Y39.A4       net (fanout=1)        0.583   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_168
    SLICE_X3Y39.CLK      Tas                   0.373   u_eth_top/u_udp/u_udp_tx/check_buffer<12>
                                                       u_eth_top/u_udp/u_udp_tx/Mmux__n136481
                                                       u_eth_top/u_udp/u_udp_tx/check_buffer_16
    -------------------------------------------------  ---------------------------
    Total                                      7.655ns (3.665ns logic, 3.990ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point u_eth_top/u_udp/u_udp_tx/check_buffer_18 (SLICE_X1Y40.B1), 17880 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/u_udp/u_udp_tx/ip_head_35 (FF)
  Destination:          u_eth_top/u_udp/u_udp_tx/check_buffer_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.630ns (Levels of Logic = 8)
  Clock Path Skew:      -0.030ns (0.541 - 0.571)
  Source Clock:         eth_rx_clk rising at 0.000ns
  Destination Clock:    eth_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/u_udp/u_udp_tx/ip_head_35 to u_eth_top/u_udp/u_udp_tx/check_buffer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.AQ       Tcko                  0.525   u_eth_top/u_udp/u_udp_tx/ip_head_42
                                                       u_eth_top/u_udp/u_udp_tx/ip_head_35
    SLICE_X5Y31.B6       net (fanout=43)       0.448   u_eth_top/u_udp/u_udp_tx/ip_head_35
    SLICE_X5Y31.B        Tilo                  0.259   u_eth_top/u_udp/u_udp_tx/ip_head_120
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd53
    SLICE_X4Y33.A6       net (fanout=2)        0.388   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd53
    SLICE_X4Y33.BMUX     Topab                 0.519   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>11
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_lut<0>8
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>_10
    SLICE_X0Y33.B2       net (fanout=1)        1.446   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_95
    SLICE_X0Y33.BMUX     Tilo                  0.298   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_1111
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd79
    SLICE_X0Y33.C5       net (fanout=2)        0.455   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd79
    SLICE_X0Y33.COUT     Topcyc                0.325   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_1111
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_lut<0>10
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy<0>_10
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy<0>11
    SLICE_X0Y34.BQ       Tito_logic            0.751   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_147
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy<0>_14
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_137_rt
    SLICE_X0Y39.B6       net (fanout=1)        0.585   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_137
    SLICE_X0Y39.COUT     Topcyb                0.448   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy<15>
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_lut<13>
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy<15>
    SLICE_X0Y40.CIN      net (fanout=1)        0.082   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy<15>
    SLICE_X0Y40.CMUX     Tcinc                 0.289   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_188
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_xor<18>
    SLICE_X1Y40.B1       net (fanout=1)        0.545   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_188
    SLICE_X1Y40.CLK      Tas                   0.264   u_eth_top/u_udp/u_udp_tx/check_buffer<5>
                                                       u_eth_top/u_udp/u_udp_tx/Mmux__n1364101
                                                       u_eth_top/u_udp/u_udp_tx/check_buffer_18
    -------------------------------------------------  ---------------------------
    Total                                      7.630ns (3.678ns logic, 3.952ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/u_udp/u_udp_tx/ip_head_35 (FF)
  Destination:          u_eth_top/u_udp/u_udp_tx/check_buffer_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.602ns (Levels of Logic = 8)
  Clock Path Skew:      -0.030ns (0.541 - 0.571)
  Source Clock:         eth_rx_clk rising at 0.000ns
  Destination Clock:    eth_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/u_udp/u_udp_tx/ip_head_35 to u_eth_top/u_udp/u_udp_tx/check_buffer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.AQ       Tcko                  0.525   u_eth_top/u_udp/u_udp_tx/ip_head_42
                                                       u_eth_top/u_udp/u_udp_tx/ip_head_35
    SLICE_X5Y31.B6       net (fanout=43)       0.448   u_eth_top/u_udp/u_udp_tx/ip_head_35
    SLICE_X5Y31.B        Tilo                  0.259   u_eth_top/u_udp/u_udp_tx/ip_head_120
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd53
    SLICE_X4Y33.A6       net (fanout=2)        0.388   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd53
    SLICE_X4Y33.BMUX     Topab                 0.519   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>11
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_lut<0>8
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>_10
    SLICE_X0Y33.B2       net (fanout=1)        1.446   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_95
    SLICE_X0Y33.BMUX     Tilo                  0.298   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_1111
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd79
    SLICE_X0Y33.C5       net (fanout=2)        0.455   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd79
    SLICE_X0Y33.COUT     Topcyc                0.325   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_1111
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_lut<0>10
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy<0>_10
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy<0>11
    SLICE_X0Y34.CQ       Tito_logic            0.763   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_147
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy<0>_14
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_147_rt
    SLICE_X0Y39.C5       net (fanout=1)        0.668   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_147
    SLICE_X0Y39.COUT     Topcyc                0.325   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy<15>
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_lut<14>
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy<15>
    SLICE_X0Y40.CIN      net (fanout=1)        0.082   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy<15>
    SLICE_X0Y40.CMUX     Tcinc                 0.289   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_188
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_xor<18>
    SLICE_X1Y40.B1       net (fanout=1)        0.545   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_188
    SLICE_X1Y40.CLK      Tas                   0.264   u_eth_top/u_udp/u_udp_tx/check_buffer<5>
                                                       u_eth_top/u_udp/u_udp_tx/Mmux__n1364101
                                                       u_eth_top/u_udp/u_udp_tx/check_buffer_18
    -------------------------------------------------  ---------------------------
    Total                                      7.602ns (3.567ns logic, 4.035ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/u_udp/u_udp_tx/ip_head_35 (FF)
  Destination:          u_eth_top/u_udp/u_udp_tx/check_buffer_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.587ns (Levels of Logic = 8)
  Clock Path Skew:      -0.030ns (0.541 - 0.571)
  Source Clock:         eth_rx_clk rising at 0.000ns
  Destination Clock:    eth_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/u_udp/u_udp_tx/ip_head_35 to u_eth_top/u_udp/u_udp_tx/check_buffer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.AQ       Tcko                  0.525   u_eth_top/u_udp/u_udp_tx/ip_head_42
                                                       u_eth_top/u_udp/u_udp_tx/ip_head_35
    SLICE_X5Y31.B6       net (fanout=43)       0.448   u_eth_top/u_udp/u_udp_tx/ip_head_35
    SLICE_X5Y31.B        Tilo                  0.259   u_eth_top/u_udp/u_udp_tx/ip_head_120
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd53
    SLICE_X4Y33.A6       net (fanout=2)        0.388   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd53
    SLICE_X4Y33.BMUX     Topab                 0.519   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>11
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_lut<0>8
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>_10
    SLICE_X0Y33.B2       net (fanout=1)        1.446   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_95
    SLICE_X0Y33.BMUX     Tilo                  0.298   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_1111
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd79
    SLICE_X0Y33.C5       net (fanout=2)        0.455   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd79
    SLICE_X0Y33.COUT     Topcyc                0.325   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_1111
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_lut<0>10
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy<0>_10
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy<0>11
    SLICE_X0Y34.AQ       Tito_logic            0.684   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_147
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy<0>_14
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_128_rt
    SLICE_X0Y39.A6       net (fanout=1)        0.585   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_128
    SLICE_X0Y39.COUT     Topcya                0.472   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy<15>
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_lut<12>
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy<15>
    SLICE_X0Y40.CIN      net (fanout=1)        0.082   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy<15>
    SLICE_X0Y40.CMUX     Tcinc                 0.289   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_188
                                                       u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_xor<18>
    SLICE_X1Y40.B1       net (fanout=1)        0.545   u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_188
    SLICE_X1Y40.CLK      Tas                   0.264   u_eth_top/u_udp/u_udp_tx/check_buffer<5>
                                                       u_eth_top/u_udp/u_udp_tx/Mmux__n1364101
                                                       u_eth_top/u_udp/u_udp_tx/check_buffer_18
    -------------------------------------------------  ---------------------------
    Total                                      7.587ns (3.635ns logic, 3.952ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_dv (SLICE_X33Y24.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/IDDR2_rgmii_rx_ctl (FF)
  Destination:          u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_dv (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.036ns (Levels of Logic = 1)
  Clock Path Skew:      -0.616ns (0.329 - 0.945)
  Source Clock:         eth_rx_clk falling at 4.000ns
  Destination Clock:    eth_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/IDDR2_rgmii_rx_ctl to u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_dv
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X18Y18.Q4     Tickq                 1.416   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rxdv_t<0>
                                                       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/IDDR2_rgmii_rx_ctl
    SLICE_X33Y24.C5      net (fanout=1)        1.247   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rxdv_t<1>
    SLICE_X33Y24.CLK     Tas                   0.373   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_dv
                                                       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_dv_rstpot
                                                       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_dv
    -------------------------------------------------  ---------------------------
    Total                                      3.036ns (1.789ns logic, 1.247ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_eth_rxc_pin = PERIOD TIMEGRP "eth_rxc_pin" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10 (SLICE_X8Y57.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10 (FF)
  Destination:          u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         eth_rx_clk rising at 8.000ns
  Destination Clock:    eth_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10 to u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.CQ       Tcko                  0.198   u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<10>
                                                       u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10
    SLICE_X8Y57.CX       net (fanout=1)        0.137   u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<10>
    SLICE_X8Y57.CLK      Tckdi       (-Th)    -0.048   u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<10>
                                                       u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.246ns logic, 0.137ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Paths for end point u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6 (SLICE_X9Y56.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 (FF)
  Destination:          u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         eth_rx_clk rising at 8.000ns
  Destination Clock:    eth_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 to u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y56.CQ       Tcko                  0.200   u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6
    SLICE_X9Y56.CX       net (fanout=1)        0.144   u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<6>
    SLICE_X9Y56.CLK      Tckdi       (-Th)    -0.059   u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<7>
                                                       u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.259ns logic, 0.144ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (SLICE_X10Y49.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination:          u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         eth_rx_clk rising at 8.000ns
  Destination Clock:    eth_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg to u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y49.AQ      Tcko                  0.198   u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X10Y49.AX      net (fanout=2)        0.168   u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X10Y49.CLK     Tckdi       (-Th)    -0.041   u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.239ns logic, 0.168ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eth_rxc_pin = PERIOD TIMEGRP "eth_rxc_pin" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y26.CLKB
  Clock network: eth_rx_clk
--------------------------------------------------------------------------------
Slack: 5.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/clkin_buf_inst/I0
  Logical resource: u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/clkin_buf_inst/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_ibuf
--------------------------------------------------------------------------------
Slack: 5.751ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: eth_txc_OBUF/CLK0
  Logical resource: u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/ODDR2_rgmii_txc/CK0
  Location pin: OLOGIC_X18Y16.CLK0
  Clock network: eth_rx_clk
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock cam_pclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cam_pclk       |   11.738|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_rxc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
eth_rxc        |    7.764|    3.687|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 270088 paths, 0 nets, and 13079 connections

Design statistics:
   Minimum period:  11.738ns{1}   (Maximum frequency:  85.193MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 23 13:54:42 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4646 MB



