module wideexpr_00220(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[0]?~^(-($signed((s0)+((ctrl[2]?(ctrl[7]?(s7)<<(6'sb101011):(5'sb10000)<<(6'sb001001)):+((5'b11101)<<<(s7))))))):($unsigned(s2))==((u1)>=(4'sb0111)));
  assign y1 = $signed((($signed(s4))>>>(s7))<<(s6));
  assign y2 = $signed(1'sb0);
  assign y3 = (((2'sb11)<=(6'sb010111))!=(u3))>>(4'sb0011);
  assign y4 = (ctrl[6]?2'sb00:s7);
  assign y5 = ^((ctrl[6]?(+(s3))<=(6'b001011):{(ctrl[0]?{(((-(s2))^(-(s6)))>>>((-(s6))|(u0)))^~(2'sb01),s1,((-(~&(s1)))<<(u7))>>>((((s2)^~(s5))&($signed(s5)))!=(+($signed(1'b0))))}:((5'sb11011)-({~&(+(4'sb1001))}))+(({2{((ctrl[4]?4'sb1111:6'sb000100))+((s2)>>(4'sb1000))}})-(s2)))}));
  assign y6 = $signed({-((5'sb11010)<<(($signed(6'sb111110))-(3'sb001))),-((($signed({u0,(u3)>>>(~&(2'b10))}))^(s5))+(((s1)^(3'sb101))>>>(!(((-(3'sb110))<<<((2'sb00)<<(2'b10)))<<(((6'b110100)==(2'sb01))^(3'b001)))))),4'sb1110});
  assign y7 = 5'sb11011;
endmodule
