;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 3.7.2018. 15:13:03
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x00301363  JMP	_main
0x0004	0x003002AA  JMP	___GenExcept
0x0008	0x003002AA  JMP	___GenExcept
0x000C	0x003002AA  JMP	___GenExcept
0x0010	0x003002AA  JMP	___GenExcept
0x0014	0x003002AA  JMP	___GenExcept
0x0018	0x003002AA  JMP	___GenExcept
0x001C	0x003002AA  JMP	___GenExcept
0x0020	0x003002AA  JMP	___GenExcept
0x0024	0x003002AA  JMP	___GenExcept
0x0028	0x003002AA  JMP	___GenExcept
0x002C	0x003002AA  JMP	___GenExcept
0x0030	0x003002AA  JMP	___GenExcept
0x0034	0x003002AA  JMP	___GenExcept
0x0038	0x003002AA  JMP	___GenExcept
0x003C	0x003002AA  JMP	___GenExcept
0x0040	0x003002AA  JMP	___GenExcept
0x0044	0x003002AA  JMP	___GenExcept
0x0048	0x003002AA  JMP	___GenExcept
0x004C	0x003002AA  JMP	___GenExcept
0x0050	0x003002AA  JMP	___GenExcept
0x0054	0x003002AA  JMP	___GenExcept
0x0058	0x003002AA  JMP	___GenExcept
0x005C	0x003002AA  JMP	___GenExcept
0x0060	0x003002AA  JMP	___GenExcept
0x0064	0x003002AA  JMP	___GenExcept
0x0068	0x003002AA  JMP	___GenExcept
0x006C	0x003002AA  JMP	___GenExcept
0x0070	0x003002AA  JMP	___GenExcept
0x0074	0x003002AA  JMP	___GenExcept
0x0078	0x003002AA  JMP	___GenExcept
0x007C	0x003002AA  JMP	___GenExcept
0x0080	0x003002AA  JMP	___GenExcept
0x0084	0x003002AA  JMP	___GenExcept
0x0088	0x003002AA  JMP	___GenExcept
0x008C	0x003002AA  JMP	___GenExcept
; end of ____SysVT
_main:
;Click_IR_Grid_FT90x.c, 93 :: 		void main()
0x4D8C	0x65F0FFFC  LDK.L	SP, #65532
0x4D90	0x003413E7  CALL	_ZeroStaticLink
0x4D94	0x0034135F  CALL	__Lib_System_InitialSetUpCLKPMC
0x4D98	0x003413DE  CALL	_InitStaticLink
;Click_IR_Grid_FT90x.c, 95 :: 		systemInit();
0x4D9C	0x003412F3  CALL	_systemInit+0
;Click_IR_Grid_FT90x.c, 96 :: 		applicationInit();
0x4DA0	0x00341348  CALL	_applicationInit+0
;Click_IR_Grid_FT90x.c, 98 :: 		while (1)
L_main13:
;Click_IR_Grid_FT90x.c, 100 :: 		applicationTask();
0x4DA4	0x00341304  CALL	_applicationTask+0
;Click_IR_Grid_FT90x.c, 101 :: 		}
0x4DA8	0x00301369  JMP	L_main13
;Click_IR_Grid_FT90x.c, 102 :: 		}
L_end_main:
L__main_end_loop:
0x4DAC	0x0030136B  JMP	L__main_end_loop
; end of _main
_systemInit:
;Click_IR_Grid_FT90x.c, 45 :: 		void systemInit()
;Click_IR_Grid_FT90x.c, 47 :: 		mikrobus_i2cInit( _MIKROBUS1, &_IRGRID_I2C_CFG[ 0 ] );
0x4BCC	0x64004F70  LDK.L	R0, #__IRGRID_I2C_CFG+0
0x4BD0	0x44104000  MOVE.L	R1, R0
0x4BD4	0x64000000  LDK.L	R0, #0
0x4BD8	0x003412B2  CALL	_mikrobus_i2cInit+0
;Click_IR_Grid_FT90x.c, 48 :: 		mikrobus_logInit( _LOG_USBUART, 115200 );
0x4BDC	0x6411C200  LDK.L	R1, #115200
0x4BE0	0x64000010  LDK.L	R0, #16
0x4BE4	0x003412C1  CALL	_mikrobus_logInit+0
;Click_IR_Grid_FT90x.c, 49 :: 		Delay_ms( 100 );
0x4BE8	0x6DC01300  LPM.L	R28, $+24
0x4BEC	0x44004000  NOP	
L_systemInit0:
0x4BF0	0x45CE4012  SUB.L	R28, R28, #1
0x4BF4	0x5DEE4002  CMP.L	R28, #0
0x4BF8	0x002012FC  JMPC	R30, Z, #0, L_systemInit0
0x4BFC	0x00301301  JMP	$+8
0x4C00	0x0032DCD3  	#3333331
0x4C04	0x44004000  NOP	
0x4C08	0x44004000  NOP	
;Click_IR_Grid_FT90x.c, 50 :: 		}
L_end_systemInit:
0x4C0C	0xA0000000  RETURN	
; end of _systemInit
_mikrobus_i2cInit:
;easyft90x_v7_FT900.c, 222 :: 		T_mikrobus_ret mikrobus_i2cInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;easyft90x_v7_FT900.c, 224 :: 		switch( bus )
0x4AC8	0x003012BB  JMP	L_mikrobus_i2cInit83
; bus end address is: 0 (R0)
;easyft90x_v7_FT900.c, 227 :: 		case _MIKROBUS1 : return _i2cInit_1( cfg );
L_mikrobus_i2cInit85:
0x4ACC	0x4400C000  MOVE.L	R0, R1
; cfg end address is: 4 (R1)
0x4AD0	0x00340F99  CALL	easyft90x_v7_FT900__i2cInit_1+0
0x4AD4	0x003012C0  JMP	L_end_mikrobus_i2cInit
;easyft90x_v7_FT900.c, 230 :: 		case _MIKROBUS2 : return _i2cInit_2( cfg );
L_mikrobus_i2cInit86:
; cfg start address is: 4 (R1)
0x4AD8	0x4400C000  MOVE.L	R0, R1
; cfg end address is: 4 (R1)
0x4ADC	0x00340F91  CALL	easyft90x_v7_FT900__i2cInit_2+0
0x4AE0	0x003012C0  JMP	L_end_mikrobus_i2cInit
;easyft90x_v7_FT900.c, 244 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_i2cInit87:
0x4AE4	0x64000001  LDK.L	R0, #1
0x4AE8	0x003012C0  JMP	L_end_mikrobus_i2cInit
;easyft90x_v7_FT900.c, 245 :: 		}
L_mikrobus_i2cInit83:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x4AEC	0x59E04002  CMP.B	R0, #0
0x4AF0	0x002812B3  JMPC	R30, Z, #1, L_mikrobus_i2cInit85
0x4AF4	0x59E04012  CMP.B	R0, #1
0x4AF8	0x002812B6  JMPC	R30, Z, #1, L_mikrobus_i2cInit86
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0x4AFC	0x003012B9  JMP	L_mikrobus_i2cInit87
;easyft90x_v7_FT900.c, 248 :: 		}
L_end_mikrobus_i2cInit:
0x4B00	0xA0000000  RETURN	
; end of _mikrobus_i2cInit
easyft90x_v7_FT900__i2cInit_1:
;__ef_ft900_i2c.c, 29 :: 		static T_mikrobus_ret _i2cInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__ef_ft900_i2c.c, 31 :: 		I2CM1_Init ( (unsigned char) cfg[0], (unsigned char) cfg[1]);
0x3E64	0x44104040  ADD.L	R1, R0, #4
0x3E68	0xCC208000  LPMI.L	R2, R1, #0
0x3E6C	0xCC100000  LPMI.L	R1, R0, #0
; cfg end address is: 0 (R0)
0x3E70	0x4400D00D  BEXTU.L	R0, R1, #256
0x3E74	0x4411500D  BEXTU.L	R1, R2, #256
0x3E78	0x00340C8C  CALL	_I2CM1_Init+0
;__ef_ft900_i2c.c, 32 :: 		return _MIKROBUS_OK;
0x3E7C	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_i2c.c, 33 :: 		}
L_end__i2cInit_1:
0x3E80	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__i2cInit_1
_I2CM1_Init:
;__Lib_I2C.c, 262 :: 		
; swap start address is: 4 (R1)
; speedMode start address is: 0 (R0)
0x3230	0x95D00008  LINK	LR, #8
0x3234	0x4430500D  BEXTU.L	R3, R0, #256
0x3238	0x4450D00D  BEXTU.L	R5, R1, #256
; swap end address is: 4 (R1)
; speedMode end address is: 0 (R0)
; speedMode start address is: 12 (R3)
; swap start address is: 20 (R5)
;__Lib_I2C.c, 267 :: 		
0x323C	0x642FFFFF  LDK.L	R2, #_I2CM1_Soft_Reset+0
0x3240	0xBC200810  STA.L	_I2CM_Soft_Reset_Ptr+0, R2
;__Lib_I2C.c, 268 :: 		
0x3244	0x64202EC4  LDK.L	R2, #_I2CM1_Set_Slave_Address+0
0x3248	0xBC200814  STA.L	_I2CM_Set_Slave_Address_Ptr+0, R2
;__Lib_I2C.c, 269 :: 		
0x324C	0x64201328  LDK.L	R2, #_I2CM1_Write+0
0x3250	0xBC200818  STA.L	_I2CM_Write_Ptr+0, R2
;__Lib_I2C.c, 270 :: 		
0x3254	0x642FFFFF  LDK.L	R2, #_I2CM1_Write_10Bit+0
0x3258	0xBC20081C  STA.L	_I2CM_Write_10Bit_Ptr+0, R2
;__Lib_I2C.c, 271 :: 		
0x325C	0x642027A8  LDK.L	R2, #_I2CM1_Write_Bytes+0
0x3260	0xBC200820  STA.L	_I2CM_Write_Bytes_Ptr+0, R2
;__Lib_I2C.c, 272 :: 		
0x3264	0x642011A4  LDK.L	R2, #_I2CM1_Read+0
0x3268	0xBC200824  STA.L	_I2CM_Read_Ptr+0, R2
;__Lib_I2C.c, 273 :: 		
0x326C	0x64202620  LDK.L	R2, #_I2CM1_Read_10Bit+0
0x3270	0xBC200828  STA.L	_I2CM_Read_10Bit_Ptr+0, R2
;__Lib_I2C.c, 274 :: 		
0x3274	0x642029F8  LDK.L	R2, #_I2CM1_Read_Bytes+0
0x3278	0xBC20082C  STA.L	_I2CM_Read_Bytes_Ptr+0, R2
;__Lib_I2C.c, 276 :: 		
0x327C	0x00340BF4  CALL	_Get_Peripheral_Clock_kHz+0
0x3280	0x642003E8  LDK.L	R2, #1000
0x3284	0xF4200028  MUL.L	R2, R0, R2
; sysClk start address is: 0 (R0)
0x3288	0x44014000  MOVE.L	R0, R2
;__Lib_I2C.c, 278 :: 		
0x328C	0x64200000  LDK.L	R2, #0
0x3290	0xB820004C  STA.B	__Lib_I2C_I2CM_highSpeedStatus+0, R2
;__Lib_I2C.c, 281 :: 		
0x3294	0xC4210008  LDA.L	R2, CLKCFG+0
0x3298	0x4421629B  BINS.L	R2, R2, #553
0x329C	0xBC210008  STA.L	CLKCFG+0, R2
;__Lib_I2C.c, 290 :: 		
0x32A0	0x59E1C002  CMP.B	R3, #0
0x32A4	0x00200CB1  JMPC	R30, Z, #0, L_I2CM1_Init2
;__Lib_I2C.c, 292 :: 		
0x32A8	0x64200002  LDK.L	R2, #2
0x32AC	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 293 :: 		
0x32B0	0x64200002  LDK.L	R2, #2
0x32B4	0xB1F10001  STI.B	SP, #1, R2
;__Lib_I2C.c, 294 :: 		
0x32B8	0x642186A0  LDK.L	R2, #100000
0x32BC	0xB5F10004  STI.L	SP, #4, R2
;__Lib_I2C.c, 295 :: 		
0x32C0	0x00300CCD  JMP	L_I2CM1_Init3
L_I2CM1_Init2:
;__Lib_I2C.c, 296 :: 		
0x32C4	0x59E1C012  CMP.B	R3, #1
0x32C8	0x00200CBA  JMPC	R30, Z, #0, L_I2CM1_Init4
;__Lib_I2C.c, 298 :: 		
0x32CC	0x64200002  LDK.L	R2, #2
0x32D0	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 299 :: 		
0x32D4	0x64200001  LDK.L	R2, #1
0x32D8	0xB1F10001  STI.B	SP, #1, R2
;__Lib_I2C.c, 300 :: 		
0x32DC	0x64261A80  LDK.L	R2, #400000
0x32E0	0xB5F10004  STI.L	SP, #4, R2
;__Lib_I2C.c, 301 :: 		
0x32E4	0x00300CCD  JMP	L_I2CM1_Init5
L_I2CM1_Init4:
;__Lib_I2C.c, 302 :: 		
0x32E8	0x59E1C022  CMP.B	R3, #2
0x32EC	0x00200CC3  JMPC	R30, Z, #0, L_I2CM1_Init6
;__Lib_I2C.c, 304 :: 		
0x32F0	0x64200002  LDK.L	R2, #2
0x32F4	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 305 :: 		
0x32F8	0x64200001  LDK.L	R2, #1
0x32FC	0xB1F10001  STI.B	SP, #1, R2
;__Lib_I2C.c, 306 :: 		
0x3300	0x6C200CF7  LPM.L	R2, $+220
0x3304	0xB5F10004  STI.L	SP, #4, R2
;__Lib_I2C.c, 307 :: 		
0x3308	0x00300CCD  JMP	L_I2CM1_Init7
L_I2CM1_Init6:
;__Lib_I2C.c, 308 :: 		
0x330C	0x59E1C032  CMP.B	R3, #3
0x3310	0x00200CCD  JMPC	R30, Z, #0, L_I2CM1_Init8
;__Lib_I2C.c, 310 :: 		
0x3314	0x64200002  LDK.L	R2, #2
0x3318	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 311 :: 		
0x331C	0x64200001  LDK.L	R2, #1
0x3320	0xB1F10001  STI.B	SP, #1, R2
;__Lib_I2C.c, 312 :: 		
0x3324	0x6C200CF8  LPM.L	R2, $+188
0x3328	0xB5F10004  STI.L	SP, #4, R2
;__Lib_I2C.c, 314 :: 		
0x332C	0x64200001  LDK.L	R2, #1
0x3330	0xB820004C  STA.B	__Lib_I2C_I2CM_highSpeedStatus+0, R2
;__Lib_I2C.c, 315 :: 		
L_I2CM1_Init8:
L_I2CM1_Init7:
L_I2CM1_Init5:
L_I2CM1_Init3:
;__Lib_I2C.c, 318 :: 		
0x3334	0x59E1C002  CMP.B	R3, #0
0x3338	0x00280CD4  JMPC	R30, Z, #1, L__I2CM1_Init102
0x333C	0x59E1C012  CMP.B	R3, #1
0x3340	0x00280CD4  JMPC	R30, Z, #1, L__I2CM1_Init101
0x3344	0x59E1C022  CMP.B	R3, #2
0x3348	0x00280CD4  JMPC	R30, Z, #1, L__I2CM1_Init100
0x334C	0x00300CE3  JMP	L_I2CM1_Init11
; speedMode end address is: 12 (R3)
L__I2CM1_Init102:
L__I2CM1_Init101:
L__I2CM1_Init100:
;__Lib_I2C.c, 321 :: 		
0x3350	0xAC2F8004  LDI.L	R2, SP, #4
0x3354	0x44414018  ASHL.L	R4, R2, #1
0x3358	0xA83F8001  LDI.B	R3, SP, #1
0x335C	0xA82F8000  LDI.B	R2, SP, #0
0x3360	0x44210030  ADD.L	R2, R2, R3
0x3364	0x4421400C  BEXTS.L	R2, R2, #0
0x3368	0xF4220028  MUL.L	R2, R4, R2
0x336C	0xF4200020  UDIV.L	R2, R0, R2
; sysClk end address is: 0 (R0)
0x3370	0x44214012  SUB.L	R2, R2, #1
;__Lib_I2C.c, 322 :: 		
0x3374	0x4421500D  BEXTU.L	R2, R2, #256
0x3378	0x443147F4  AND.L	R3, R2, #127
;__Lib_I2C.c, 323 :: 		
0x337C	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x3380	0x44214030  ADD.L	R2, R2, #3
0x3384	0xB0218000  STI.B	R2, #0, R3
;__Lib_I2C.c, 324 :: 		
0x3388	0x00300CF3  JMP	L_I2CM1_Init12
L_I2CM1_Init11:
;__Lib_I2C.c, 326 :: 		
; sysClk start address is: 0 (R0)
; speedMode start address is: 12 (R3)
0x338C	0x59E1C032  CMP.B	R3, #3
0x3390	0x00200CF3  JMPC	R30, Z, #0, L_I2CM1_Init13
; speedMode end address is: 12 (R3)
;__Lib_I2C.c, 328 :: 		
0x3394	0xAC2F8004  LDI.L	R2, SP, #4
0x3398	0x44414018  ASHL.L	R4, R2, #1
0x339C	0xA83F8001  LDI.B	R3, SP, #1
0x33A0	0xA82F8000  LDI.B	R2, SP, #0
0x33A4	0x44210030  ADD.L	R2, R2, R3
0x33A8	0x4421400C  BEXTS.L	R2, R2, #0
0x33AC	0xF4220028  MUL.L	R2, R4, R2
0x33B0	0xF4200020  UDIV.L	R2, R0, R2
; sysClk end address is: 0 (R0)
0x33B4	0x44214012  SUB.L	R2, R2, #1
;__Lib_I2C.c, 329 :: 		
0x33B8	0x4421500D  BEXTU.L	R2, R2, #256
0x33BC	0x44314C05  OR.L	R3, R2, #192
;__Lib_I2C.c, 330 :: 		
0x33C0	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x33C4	0x44214030  ADD.L	R2, R2, #3
0x33C8	0xB0218000  STI.B	R2, #0, R3
;__Lib_I2C.c, 331 :: 		
L_I2CM1_Init13:
L_I2CM1_Init12:
;__Lib_I2C.c, 333 :: 		
0x33CC	0x4402D00D  BEXTU.L	R0, R5, #256
; swap end address is: 20 (R5)
0x33D0	0x00340C03  CALL	__Lib_I2C_I2CM1_Pad_Init+0
;__Lib_I2C.c, 334 :: 		
L_end_I2CM1_Init:
0x33D4	0x99D00000  UNLINK	LR
0x33D8	0xA0000000  RETURN	
0x33DC	0x000F4240  	#1000000
0x33E0	0x0033E140  	#3400000
; end of _I2CM1_Init
_Get_Peripheral_Clock_kHz:
;__Lib_Delays.c, 13 :: 		unsigned long Get_Peripheral_Clock_kHz() {
;__Lib_Delays.c, 17 :: 		if (CLKCFG.B31) {
0x2FD0	0xC4010008  LDA.L	R0, CLKCFG+0
0x2FD4	0x440043FD  BEXTU.L	R0, R0, #63
0x2FD8	0x5DE04002  CMP.L	R0, #0
0x2FDC	0x00280C01  JMPC	R30, Z, #1, L_Get_Peripheral_Clock_kHz0
;__Lib_Delays.c, 20 :: 		cpuClockDiv = ((CLKCFG >> 16) & 0x0F);
0x2FE0	0xC4010008  LDA.L	R0, CLKCFG+0
0x2FE4	0x44004109  LSHR.L	R0, R0, #16
0x2FE8	0x441040F4  AND.L	R1, R0, #15
;__Lib_Delays.c, 21 :: 		return (100000  / (1 << cpuClockDiv));
0x2FEC	0x64000001  LDK.L	R0, #1
0x2FF0	0x44100018  ASHL.L	R1, R0, R1
0x2FF4	0x4410C00C  BEXTS.L	R1, R1, #0
0x2FF8	0x640186A0  LDK.L	R0, #100000
0x2FFC	0xF4000012  DIV.L	R0, R0, R1
0x3000	0x00300C02  JMP	L_end_Get_Peripheral_Clock_kHz
;__Lib_Delays.c, 22 :: 		}
L_Get_Peripheral_Clock_kHz0:
;__Lib_Delays.c, 24 :: 		return 100000;
0x3004	0x640186A0  LDK.L	R0, #100000
;__Lib_Delays.c, 26 :: 		}
L_end_Get_Peripheral_Clock_kHz:
0x3008	0xA0000000  RETURN	
; end of _Get_Peripheral_Clock_kHz
__Lib_I2C_I2CM1_Pad_Init:
;__Lib_I2C.c, 230 :: 		
; swap start address is: 0 (R0)
; swap end address is: 0 (R0)
; swap start address is: 0 (R0)
;__Lib_I2C.c, 232 :: 		
0x300C	0x59E04012  CMP.B	R0, #1
0x3010	0x00200C11  JMPC	R30, Z, #0, L___Lib_I2C_I2CM1_Pad_Init0
; swap end address is: 0 (R0)
;__Lib_I2C.c, 235 :: 		
0x3014	0xC4110018  LDA.L	R1, MSC0CFG+0
0x3018	0x4410E3DB  BINS.L	R1, R1, #573
0x301C	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_I2C.c, 238 :: 		
0x3020	0xC4210048  LDA.L	R2, PIN_44_47+0
0x3024	0x6410FFFF  LDK.L	R1, #65535
0x3028	0x44110014  AND.L	R1, R2, R1
0x302C	0xBC110048  STA.L	PIN_44_47+0, R1
;__Lib_I2C.c, 239 :: 		
0x3030	0xC4210048  LDA.L	R2, PIN_44_47+0
0x3034	0x6C100C1A  LPM.L	R1, $+52
0x3038	0x44110015  OR.L	R1, R2, R1
0x303C	0xBC110048  STA.L	PIN_44_47+0, R1
;__Lib_I2C.c, 242 :: 		
0x3040	0x00300C19  JMP	L___Lib_I2C_I2CM1_Pad_Init1
L___Lib_I2C_I2CM1_Pad_Init0:
;__Lib_I2C.c, 246 :: 		
0x3044	0xC4210048  LDA.L	R2, PIN_44_47+0
0x3048	0x641F0000  LDK.L	R1, #-65536
0x304C	0x44110014  AND.L	R1, R2, R1
0x3050	0xBC110048  STA.L	PIN_44_47+0, R1
;__Lib_I2C.c, 247 :: 		
0x3054	0xC4210048  LDA.L	R2, PIN_44_47+0
0x3058	0x64105050  LDK.L	R1, #20560
0x305C	0x44110015  OR.L	R1, R2, R1
0x3060	0xBC110048  STA.L	PIN_44_47+0, R1
;__Lib_I2C.c, 249 :: 		
L___Lib_I2C_I2CM1_Pad_Init1:
;__Lib_I2C.c, 250 :: 		
L_end_I2CM1_Pad_Init:
0x3064	0xA0000000  RETURN	
0x3068	0x50500000  	#1347420160
; end of __Lib_I2C_I2CM1_Pad_Init
easyft90x_v7_FT900__i2cInit_2:
;__ef_ft900_i2c.c, 35 :: 		static T_mikrobus_ret _i2cInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__ef_ft900_i2c.c, 37 :: 		I2CM1_Init ( (unsigned char) cfg[0], (unsigned char) cfg[1]);
0x3E44	0x44104040  ADD.L	R1, R0, #4
0x3E48	0xCC208000  LPMI.L	R2, R1, #0
0x3E4C	0xCC100000  LPMI.L	R1, R0, #0
; cfg end address is: 0 (R0)
0x3E50	0x4400D00D  BEXTU.L	R0, R1, #256
0x3E54	0x4411500D  BEXTU.L	R1, R2, #256
0x3E58	0x00340C8C  CALL	_I2CM1_Init+0
;__ef_ft900_i2c.c, 38 :: 		return _MIKROBUS_OK;
0x3E5C	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_i2c.c, 39 :: 		}
L_end__i2cInit_2:
0x3E60	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__i2cInit_2
_mikrobus_logInit:
;easyft90x_v7_FT900.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;easyft90x_v7_FT900.c, 285 :: 		switch( port )
0x4B04	0x003012CD  JMP	L_mikrobus_logInit88
; port end address is: 0 (R0)
;easyft90x_v7_FT900.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit90:
0x4B08	0x4400C000  MOVE.L	R0, R1
; baud end address is: 4 (R1)
0x4B0C	0x00340DB7  CALL	easyft90x_v7_FT900__log_init1+0
0x4B10	0x003012D4  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit91:
; baud start address is: 4 (R1)
0x4B14	0x4400C000  MOVE.L	R0, R1
; baud end address is: 4 (R1)
0x4B18	0x00340DBC  CALL	easyft90x_v7_FT900__log_init2+0
0x4B1C	0x003012D4  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 306 :: 		case _LOG_USBUART : return _log_initUart( baud );
L_mikrobus_logInit92:
; baud start address is: 4 (R1)
0x4B20	0x4400C000  MOVE.L	R0, R1
; baud end address is: 4 (R1)
0x4B24	0x00340FCC  CALL	easyft90x_v7_FT900__log_initUart+0
0x4B28	0x003012D4  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit93:
0x4B2C	0x64000001  LDK.L	R0, #1
0x4B30	0x003012D4  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 315 :: 		}
L_mikrobus_logInit88:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x4B34	0x59E04002  CMP.B	R0, #0
0x4B38	0x002812C2  JMPC	R30, Z, #1, L_mikrobus_logInit90
0x4B3C	0x59E04012  CMP.B	R0, #1
0x4B40	0x002812C5  JMPC	R30, Z, #1, L_mikrobus_logInit91
0x4B44	0x59E04102  CMP.B	R0, #16
0x4B48	0x002812C8  JMPC	R30, Z, #1, L_mikrobus_logInit92
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x4B4C	0x003012CB  JMP	L_mikrobus_logInit93
;easyft90x_v7_FT900.c, 317 :: 		}
L_end_mikrobus_logInit:
0x4B50	0xA0000000  RETURN	
; end of _mikrobus_logInit
easyft90x_v7_FT900__log_init1:
;__ef_ft900_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ef_ft900_log.c, 25 :: 		UART2_Init(baud);
; baud end address is: 0 (R0)
0x36DC	0x00340C60  CALL	_UART2_Init+0
;__ef_ft900_log.c, 26 :: 		logger = UART2_Write;
0x36E0	0x64102E90  LDK.L	R1, #_UART2_Write+0
0x36E4	0xBC10024C  STA.L	_logger+0, R1
;__ef_ft900_log.c, 27 :: 		return 0;
0x36E8	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 28 :: 		}
L_end__log_init1:
0x36EC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_init1
_UART2_Init:
;__Lib_UART.c, 682 :: 		
; baudRate start address is: 0 (R0)
0x3180	0x95D00004  LINK	LR, #4
; baudRate end address is: 0 (R0)
; baudRate start address is: 0 (R0)
;__Lib_UART.c, 684 :: 		
0x3184	0xC4100108  LDA.L	R1, __Lib_UART_UART2+0
0x3188	0xB5F08000  STI.L	SP, #0, R1
0x318C	0x64400000  LDK.L	R4, #0
0x3190	0x64300000  LDK.L	R3, #0
0x3194	0x64200003  LDK.L	R2, #3
0x3198	0x44104000  MOVE.L	R1, R0
; baudRate end address is: 0 (R0)
0x319C	0xAC0F8000  LDI.L	R0, SP, #0
0x31A0	0x00340BB6  CALL	__Lib_UART_UARTx_Init_Advanced+0
;__Lib_UART.c, 685 :: 		
L_end_UART2_Init:
0x31A4	0x99D00000  UNLINK	LR
0x31A8	0xA0000000  RETURN	
; end of _UART2_Init
__Lib_UART_UARTx_Init_Advanced:
;__Lib_UART.c, 1986 :: 		
; stopBits start address is: 16 (R4)
; parity start address is: 12 (R3)
; dataBits start address is: 8 (R2)
; baudRate start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x2ED8	0x95D0000C  LINK	LR, #12
0x2EDC	0x44B04000  MOVE.L	R11, R0
; stopBits end address is: 16 (R4)
; parity end address is: 12 (R3)
; dataBits end address is: 8 (R2)
; baudRate end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 44 (R11)
; baudRate start address is: 4 (R1)
; dataBits start address is: 8 (R2)
; parity start address is: 12 (R3)
; stopBits start address is: 16 (R4)
;__Lib_UART.c, 1990 :: 		
0x2EE0	0xC4500104  LDA.L	R5, __Lib_UART_UART1+0
0x2EE4	0x5DE58052  CMP.L	R11, R5
0x2EE8	0x00200BC4  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Init_Advanced156
;__Lib_UART.c, 1992 :: 		
0x2EEC	0x645FFFFF  LDK.L	R5, #_UART1_Read+0
0x2EF0	0xBC500834  STA.L	_UART_Rd_Ptr+0, R5
;__Lib_UART.c, 1993 :: 		
0x2EF4	0x64502E70  LDK.L	R5, #_UART1_Write+0
0x2EF8	0xBC500838  STA.L	_UART_Wr_Ptr+0, R5
;__Lib_UART.c, 1994 :: 		
0x2EFC	0x645FFFFF  LDK.L	R5, #_UART1_Data_Ready+0
0x2F00	0xBC50083C  STA.L	_UART_Rdy_Ptr+0, R5
;__Lib_UART.c, 1995 :: 		
0x2F04	0x645FFFFF  LDK.L	R5, #_UART1_Tx_Idle+0
0x2F08	0xBC500840  STA.L	_UART_Tx_Idle_Ptr+0, R5
;__Lib_UART.c, 1996 :: 		
0x2F0C	0x00300BCF  JMP	L___Lib_UART_UARTx_Init_Advanced157
L___Lib_UART_UARTx_Init_Advanced156:
;__Lib_UART.c, 1997 :: 		
0x2F10	0xC4500108  LDA.L	R5, __Lib_UART_UART2+0
0x2F14	0x5DE58052  CMP.L	R11, R5
0x2F18	0x00200BCF  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Init_Advanced158
;__Lib_UART.c, 1999 :: 		
0x2F1C	0x645FFFFF  LDK.L	R5, #_UART2_Read+0
0x2F20	0xBC500834  STA.L	_UART_Rd_Ptr+0, R5
;__Lib_UART.c, 2000 :: 		
0x2F24	0x64502E90  LDK.L	R5, #_UART2_Write+0
0x2F28	0xBC500838  STA.L	_UART_Wr_Ptr+0, R5
;__Lib_UART.c, 2001 :: 		
0x2F2C	0x645FFFFF  LDK.L	R5, #_UART2_Data_Ready+0
0x2F30	0xBC50083C  STA.L	_UART_Rdy_Ptr+0, R5
;__Lib_UART.c, 2002 :: 		
0x2F34	0x645FFFFF  LDK.L	R5, #_UART2_Tx_Idle+0
0x2F38	0xBC500840  STA.L	_UART_Tx_Idle_Ptr+0, R5
;__Lib_UART.c, 2003 :: 		
L___Lib_UART_UARTx_Init_Advanced158:
L___Lib_UART_UARTx_Init_Advanced157:
;__Lib_UART.c, 2005 :: 		
0x2F3C	0xB5F08008  STI.L	SP, #8, R1
; baudRate end address is: 4 (R1)
;__Lib_UART.c, 2006 :: 		
0x2F40	0x00340BF4  CALL	_Get_Peripheral_Clock_kHz+0
0x2F44	0x645003E8  LDK.L	R5, #1000
0x2F48	0xF4500058  MUL.L	R5, R0, R5
0x2F4C	0xB5F28000  STI.L	SP, #0, R5
;__Lib_UART.c, 2007 :: 		
0x2F50	0xB1F10005  STI.B	SP, #5, R2
; dataBits end address is: 8 (R2)
;__Lib_UART.c, 2008 :: 		
0x2F54	0xB1F20004  STI.B	SP, #4, R4
; stopBits end address is: 16 (R4)
;__Lib_UART.c, 2009 :: 		
0x2F58	0xB1F18006  STI.B	SP, #6, R3
; parity end address is: 12 (R3)
;__Lib_UART.c, 2011 :: 		
0x2F5C	0x4405C000  MOVE.L	R0, R11
0x2F60	0x00340859  CALL	__Lib_UART_UARTx_Sys_Init+0
;__Lib_UART.c, 2012 :: 		
0x2F64	0x4405C000  MOVE.L	R0, R11
0x2F68	0x003406EF  CALL	__Lib_UART_UARTx_Soft_Reset+0
;__Lib_UART.c, 2015 :: 		
0x2F6C	0x6410000F  LDK.L	R1, #15
0x2F70	0x4405C000  MOVE.L	R0, R11
0x2F74	0x003407CF  CALL	__Lib_UART_UARTx_Read_ICR+0
0x2F78	0x44507FE4  AND.L	R5, R0, #-2
0x2F7C	0x64200026  LDK.L	R2, #38
0x2F80	0x4412D00D  BEXTU.L	R1, R5, #256
0x2F84	0x4405C000  MOVE.L	R0, R11
0x2F88	0x003406F3  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 2017 :: 		
0x2F8C	0xAC2F8000  LDI.L	R2, SP, #0
0x2F90	0xAC1F8008  LDI.L	R1, SP, #8
0x2F94	0x4405C000  MOVE.L	R0, R11
0x2F98	0x00340588  CALL	__Lib_UART_UARTx_Set_Baud_Rate+0
;__Lib_UART.c, 2018 :: 		
0x2F9C	0xA81F8005  LDI.B	R1, SP, #5
0x2FA0	0x4405C000  MOVE.L	R0, R11
0x2FA4	0x00340432  CALL	__Lib_UART_UARTx_Set_Data_Bits+0
;__Lib_UART.c, 2019 :: 		
0x2FA8	0xA81F8004  LDI.B	R1, SP, #4
0x2FAC	0x4405C000  MOVE.L	R0, R11
0x2FB0	0x00340552  CALL	__Lib_UART_UARTx_Set_Stop_Bits+0
;__Lib_UART.c, 2020 :: 		
0x2FB4	0xA81F8006  LDI.B	R1, SP, #6
0x2FB8	0x4405C000  MOVE.L	R0, R11
0x2FBC	0x0034050C  CALL	__Lib_UART_UARTx_Set_Polarity+0
;__Lib_UART.c, 2021 :: 		
0x2FC0	0x4405C000  MOVE.L	R0, R11
; UARTx end address is: 44 (R11)
0x2FC4	0x0034057F  CALL	__Lib_UART_UARTx_Set_Flow_Control+0
;__Lib_UART.c, 2022 :: 		
L_end_UARTx_Init_Advanced:
0x2FC8	0x99D00000  UNLINK	LR
0x2FCC	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Init_Advanced
__Lib_UART_UARTx_Sys_Init:
;__Lib_UART.c, 843 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 845 :: 		
0x2164	0xC4100104  LDA.L	R1, __Lib_UART_UART1+0
0x2168	0x5DE00012  CMP.L	R0, R1
0x216C	0x00200870  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Sys_Init11
; UARTx end address is: 0 (R0)
;__Lib_UART.c, 848 :: 		
0x2170	0xC4110008  LDA.L	R1, CLKCFG+0
0x2174	0x4410C105  OR.L	R1, R1, #16
0x2178	0xBC110008  STA.L	CLKCFG+0, R1
;__Lib_UART.c, 851 :: 		
0x217C	0xC421004C  LDA.L	R2, PIN_48_51+0
0x2180	0x641F0000  LDK.L	R1, #-65536
0x2184	0x44110014  AND.L	R1, R2, R1
0x2188	0xBC11004C  STA.L	PIN_48_51+0, R1
;__Lib_UART.c, 852 :: 		
0x218C	0xC421004C  LDA.L	R2, PIN_48_51+0
0x2190	0x6410D0D0  LDK.L	R1, #53456
0x2194	0x44110015  OR.L	R1, R2, R1
0x2198	0xBC11004C  STA.L	PIN_48_51+0, R1
;__Lib_UART.c, 856 :: 		
0x219C	0xC4210018  LDA.L	R2, MSC0CFG+0
0x21A0	0x6C100884  LPM.L	R1, $+112
0x21A4	0x44110014  AND.L	R1, R2, R1
0x21A8	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 857 :: 		
0x21AC	0xC4210018  LDA.L	R2, MSC0CFG+0
0x21B0	0x6C100885  LPM.L	R1, $+100
0x21B4	0x44110015  OR.L	R1, R2, R1
0x21B8	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 858 :: 		
0x21BC	0x00300883  JMP	L___Lib_UART_UARTx_Sys_Init12
L___Lib_UART_UARTx_Sys_Init11:
;__Lib_UART.c, 862 :: 		
0x21C0	0xC4110008  LDA.L	R1, CLKCFG+0
0x21C4	0x4410C085  OR.L	R1, R1, #8
0x21C8	0xBC110008  STA.L	CLKCFG+0, R1
;__Lib_UART.c, 865 :: 		
0x21CC	0xC4210050  LDA.L	R2, PIN_52_55+0
0x21D0	0x641F0000  LDK.L	R1, #-65536
0x21D4	0x44110014  AND.L	R1, R2, R1
0x21D8	0xBC110050  STA.L	PIN_52_55+0, R1
;__Lib_UART.c, 866 :: 		
0x21DC	0xC4210050  LDA.L	R2, PIN_52_55+0
0x21E0	0x64109090  LDK.L	R1, #37008
0x21E4	0x44110015  OR.L	R1, R2, R1
0x21E8	0xBC110050  STA.L	PIN_52_55+0, R1
;__Lib_UART.c, 869 :: 		
0x21EC	0xC4210018  LDA.L	R2, MSC0CFG+0
0x21F0	0x6C100884  LPM.L	R1, $+32
0x21F4	0x44110014  AND.L	R1, R2, R1
0x21F8	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 870 :: 		
0x21FC	0xC4210018  LDA.L	R2, MSC0CFG+0
0x2200	0x64150000  LDK.L	R1, #327680
0x2204	0x44110015  OR.L	R1, R2, R1
0x2208	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 871 :: 		
L___Lib_UART_UARTx_Sys_Init12:
;__Lib_UART.c, 872 :: 		
;__Lib_UART.c, 873 :: 		
L_end_UARTx_Sys_Init:
0x220C	0xA0000000  RETURN	
0x2210	0xFF00FFFF  	#-16711681
0x2214	0x00280000  	#2621440
; end of __Lib_UART_UARTx_Sys_Init
__Lib_UART_UARTx_Soft_Reset:
;__Lib_UART.c, 1964 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 1966 :: 		
0x1BBC	0x6420000C  LDK.L	R2, #12
0x1BC0	0x64100000  LDK.L	R1, #0
; UARTx end address is: 0 (R0)
0x1BC4	0x0034009E  CALL	__Lib_UART_UARTx_Write_ICR+0
;__Lib_UART.c, 1967 :: 		
L_end_UARTx_Soft_Reset:
0x1BC8	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Soft_Reset
__Lib_UART_UARTx_Write_ICR:
;__Lib_UART.c, 1590 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0278	0x44504000  MOVE.L	R5, R0
0x027C	0x4460D00D  BEXTU.L	R6, R1, #256
0x0280	0x4471500D  BEXTU.L	R7, R2, #256
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 20 (R5)
; val start address is: 24 (R6)
; addr start address is: 28 (R7)
;__Lib_UART.c, 1592 :: 		
; tmpLCR start address is: 0 (R0)
0x0284	0x64000000  LDK.L	R0, #0
;__Lib_UART.c, 1595 :: 		
0x0288	0x4432C560  ADD.L	R3, R5, #86
0x028C	0xA8318000  LDI.B	R3, R3, #0
0x0290	0x59E1CBF2  CMP.B	R3, #191
0x0294	0x002000B5  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR159
; tmpLCR end address is: 0 (R0)
;__Lib_UART.c, 1597 :: 		
0x0298	0x4442C560  ADD.L	R4, R5, #86
0x029C	0xA8320000  LDI.B	R3, R4, #0
; tmpLCR start address is: 32 (R8)
0x02A0	0x4481D00D  BEXTU.L	R8, R3, #256
;__Lib_UART.c, 1598 :: 		
0x02A4	0x4432C550  ADD.L	R3, R5, #85
0x02A8	0xA8318000  LDI.B	R3, R3, #0
0x02AC	0x4431C7F4  AND.L	R3, R3, #127
0x02B0	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1599 :: 		
0x02B4	0x4432C560  ADD.L	R3, R5, #86
0x02B8	0xA8318000  LDI.B	R3, R3, #0
0x02BC	0x64200027  LDK.L	R2, #39
0x02C0	0x4411D00D  BEXTU.L	R1, R3, #256
0x02C4	0x4402C000  MOVE.L	R0, R5
0x02C8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 32 (R8)
0x02CC	0x4444500D  BEXTU.L	R4, R8, #256
;__Lib_UART.c, 1600 :: 		
0x02D0	0x003000B6  JMP	L___Lib_UART_UARTx_Write_ICR109
L___Lib_UART_UARTx_Write_ICR159:
;__Lib_UART.c, 1595 :: 		
0x02D4	0x4440500D  BEXTU.L	R4, R0, #256
;__Lib_UART.c, 1600 :: 		
L___Lib_UART_UARTx_Write_ICR109:
;__Lib_UART.c, 1603 :: 		
; tmpLCR start address is: 16 (R4)
0x02D8	0x59E3C002  CMP.B	R7, #0
0x02DC	0x002000BA  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR110
;__Lib_UART.c, 1605 :: 		
0x02E0	0x4432C540  ADD.L	R3, R5, #84
0x02E4	0xB0330000  STI.B	R3, #0, R6
;__Lib_UART.c, 1606 :: 		
L___Lib_UART_UARTx_Write_ICR110:
;__Lib_UART.c, 1609 :: 		
0x02E8	0x6420002B  LDK.L	R2, #43
0x02EC	0x4413D00D  BEXTU.L	R1, R7, #256
; addr end address is: 28 (R7)
0x02F0	0x4402C000  MOVE.L	R0, R5
0x02F4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1611 :: 		
0x02F8	0x64200035  LDK.L	R2, #53
0x02FC	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x0300	0x4402C000  MOVE.L	R0, R5
0x0304	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1614 :: 		
0x0308	0x59E24BF2  CMP.B	R4, #191
0x030C	0x002000CC  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR111
;__Lib_UART.c, 1616 :: 		
0x0310	0x4432C560  ADD.L	R3, R5, #86
0x0314	0xB0320000  STI.B	R3, #0, R4
; tmpLCR end address is: 16 (R4)
;__Lib_UART.c, 1617 :: 		
0x0318	0x4432C560  ADD.L	R3, R5, #86
0x031C	0xA8318000  LDI.B	R3, R3, #0
0x0320	0x64200027  LDK.L	R2, #39
0x0324	0x4411D00D  BEXTU.L	R1, R3, #256
0x0328	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x032C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1618 :: 		
L___Lib_UART_UARTx_Write_ICR111:
;__Lib_UART.c, 1620 :: 		
;__Lib_UART.c, 1621 :: 		
L_end_UARTx_Write_ICR:
0x0330	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_ICR
__Lib_UART_UARTx_Write_Reg:
;__Lib_UART.c, 970 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; val start address is: 4 (R1)
; addr start address is: 8 (R2)
;__Lib_UART.c, 972 :: 		
0x0090	0x00300062  JMP	L___Lib_UART_UARTx_Write_Reg35
; addr end address is: 8 (R2)
;__Lib_UART.c, 974 :: 		
L___Lib_UART_UARTx_Write_Reg37:
;__Lib_UART.c, 975 :: 		
0x0094	0x44304040  ADD.L	R3, R0, #4
; UARTx end address is: 0 (R0)
0x0098	0xAC318000  LDI.L	R3, R3, #0
0x009C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 976 :: 		
0x00A0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 977 :: 		
L___Lib_UART_UARTx_Write_Reg38:
;__Lib_UART.c, 978 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00A4	0x443040C0  ADD.L	R3, R0, #12
; UARTx end address is: 0 (R0)
0x00A8	0xAC318000  LDI.L	R3, R3, #0
0x00AC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 979 :: 		
0x00B0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 980 :: 		
L___Lib_UART_UARTx_Write_Reg39:
;__Lib_UART.c, 981 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00B4	0x44304080  ADD.L	R3, R0, #8
; UARTx end address is: 0 (R0)
0x00B8	0xAC318000  LDI.L	R3, R3, #0
0x00BC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 982 :: 		
0x00C0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 983 :: 		
L___Lib_UART_UARTx_Write_Reg40:
;__Lib_UART.c, 984 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00C4	0x44304100  ADD.L	R3, R0, #16
; UARTx end address is: 0 (R0)
0x00C8	0xAC318000  LDI.L	R3, R3, #0
0x00CC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 985 :: 		
0x00D0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 986 :: 		
L___Lib_UART_UARTx_Write_Reg41:
;__Lib_UART.c, 987 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00D4	0x44304180  ADD.L	R3, R0, #24
; UARTx end address is: 0 (R0)
0x00D8	0xAC318000  LDI.L	R3, R3, #0
0x00DC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 988 :: 		
0x00E0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 989 :: 		
L___Lib_UART_UARTx_Write_Reg42:
;__Lib_UART.c, 990 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00E4	0x443041C0  ADD.L	R3, R0, #28
; UARTx end address is: 0 (R0)
0x00E8	0xAC318000  LDI.L	R3, R3, #0
0x00EC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 991 :: 		
0x00F0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 992 :: 		
L___Lib_UART_UARTx_Write_Reg43:
;__Lib_UART.c, 993 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00F4	0x44304200  ADD.L	R3, R0, #32
; UARTx end address is: 0 (R0)
0x00F8	0xAC318000  LDI.L	R3, R3, #0
0x00FC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 994 :: 		
0x0100	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 995 :: 		
L___Lib_UART_UARTx_Write_Reg44:
;__Lib_UART.c, 996 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0104	0x443042C0  ADD.L	R3, R0, #44
; UARTx end address is: 0 (R0)
0x0108	0xAC318000  LDI.L	R3, R3, #0
0x010C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 997 :: 		
0x0110	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 998 :: 		
L___Lib_UART_UARTx_Write_Reg45:
;__Lib_UART.c, 999 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0114	0x44304300  ADD.L	R3, R0, #48
; UARTx end address is: 0 (R0)
0x0118	0xAC318000  LDI.L	R3, R3, #0
0x011C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1000 :: 		
0x0120	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1001 :: 		
L___Lib_UART_UARTx_Write_Reg46:
;__Lib_UART.c, 1002 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0124	0x44304340  ADD.L	R3, R0, #52
; UARTx end address is: 0 (R0)
0x0128	0xAC318000  LDI.L	R3, R3, #0
0x012C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1003 :: 		
0x0130	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1004 :: 		
L___Lib_UART_UARTx_Write_Reg47:
;__Lib_UART.c, 1005 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0134	0x44304380  ADD.L	R3, R0, #56
; UARTx end address is: 0 (R0)
0x0138	0xAC318000  LDI.L	R3, R3, #0
0x013C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1006 :: 		
0x0140	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1007 :: 		
L___Lib_UART_UARTx_Write_Reg48:
;__Lib_UART.c, 1008 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0144	0x443043C0  ADD.L	R3, R0, #60
; UARTx end address is: 0 (R0)
0x0148	0xAC318000  LDI.L	R3, R3, #0
0x014C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1009 :: 		
0x0150	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1010 :: 		
L___Lib_UART_UARTx_Write_Reg49:
;__Lib_UART.c, 1011 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0154	0x44304400  ADD.L	R3, R0, #64
; UARTx end address is: 0 (R0)
0x0158	0xAC318000  LDI.L	R3, R3, #0
0x015C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1012 :: 		
0x0160	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1013 :: 		
L___Lib_UART_UARTx_Write_Reg50:
;__Lib_UART.c, 1014 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0164	0x44304440  ADD.L	R3, R0, #68
; UARTx end address is: 0 (R0)
0x0168	0xAC318000  LDI.L	R3, R3, #0
0x016C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1015 :: 		
0x0170	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1016 :: 		
L___Lib_UART_UARTx_Write_Reg51:
;__Lib_UART.c, 1017 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0174	0x44304500  ADD.L	R3, R0, #80
; UARTx end address is: 0 (R0)
0x0178	0xAC318000  LDI.L	R3, R3, #0
0x017C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1018 :: 		
0x0180	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1019 :: 		
L___Lib_UART_UARTx_Write_Reg52:
;__Lib_UART.c, 1020 :: 		
0x0184	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1022 :: 		
L___Lib_UART_UARTx_Write_Reg35:
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0188	0x59E14212  CMP.B	R2, #33
0x018C	0x00280025  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg37
0x0190	0x59E14232  CMP.B	R2, #35
0x0194	0x00280029  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg38
0x0198	0x59E14222  CMP.B	R2, #34
0x019C	0x0028002D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg39
0x01A0	0x59E14242  CMP.B	R2, #36
0x01A4	0x00280031  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg40
0x01A8	0x59E14262  CMP.B	R2, #38
0x01AC	0x00280035  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg41
0x01B0	0x59E14272  CMP.B	R2, #39
0x01B4	0x00280039  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg42
0x01B8	0x59E14282  CMP.B	R2, #40
0x01BC	0x0028003D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg43
0x01C0	0x59E142B2  CMP.B	R2, #43
0x01C4	0x00280041  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg44
0x01C8	0x59E142C2  CMP.B	R2, #44
0x01CC	0x00280045  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg45
0x01D0	0x59E142D2  CMP.B	R2, #45
0x01D4	0x00280049  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg46
0x01D8	0x59E142E2  CMP.B	R2, #46
0x01DC	0x0028004D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg47
0x01E0	0x59E14302  CMP.B	R2, #48
0x01E4	0x00280051  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg48
0x01E8	0x59E14312  CMP.B	R2, #49
0x01EC	0x00280055  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg49
0x01F0	0x59E14322  CMP.B	R2, #50
0x01F4	0x00280059  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg50
0x01F8	0x59E14352  CMP.B	R2, #53
0x01FC	0x0028005D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg51
; UARTx end address is: 0 (R0)
; val end address is: 4 (R1)
; addr end address is: 8 (R2)
0x0200	0x00300061  JMP	L___Lib_UART_UARTx_Write_Reg52
L___Lib_UART_UARTx_Write_Reg36:
;__Lib_UART.c, 1024 :: 		
;__Lib_UART.c, 1025 :: 		
L_end_UARTx_Write_Reg:
0x0204	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_Reg
__Lib_UART_UARTX_Write_Reg550:
;__Lib_UART.c, 1264 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x1BCC	0x44504000  MOVE.L	R5, R0
0x1BD0	0x4460D00D  BEXTU.L	R6, R1, #256
0x1BD4	0x4471500D  BEXTU.L	R7, R2, #256
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 20 (R5)
; val start address is: 24 (R6)
; addr start address is: 28 (R7)
;__Lib_UART.c, 1266 :: 		
; tmpLCR start address is: 32 (R8)
0x1BD8	0x64800000  LDK.L	R8, #0
; tmpLCR1 start address is: 36 (R9)
0x1BDC	0x64900000  LDK.L	R9, #0
;__Lib_UART.c, 1268 :: 		
0x1BE0	0x003007C1  JMP	L___Lib_UART_UARTX_Write_Reg55082
; addr end address is: 28 (R7)
; tmpLCR1 end address is: 36 (R9)
;__Lib_UART.c, 1270 :: 		
L___Lib_UART_UARTX_Write_Reg55084:
;__Lib_UART.c, 1273 :: 		
0x1BE4	0x4432C560  ADD.L	R3, R5, #86
0x1BE8	0xA8318000  LDI.B	R3, R3, #0
0x1BEC	0x4431C804  AND.L	R3, R3, #128
0x1BF0	0x59E1C802  CMP.B	R3, #128
0x1BF4	0x0020070D  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550160
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1275 :: 		
0x1BF8	0x4442C560  ADD.L	R4, R5, #86
0x1BFC	0xA8320000  LDI.B	R3, R4, #0
; tmpLCR start address is: 28 (R7)
0x1C00	0x4471D00D  BEXTU.L	R7, R3, #256
;__Lib_UART.c, 1276 :: 		
0x1C04	0x4432C550  ADD.L	R3, R5, #85
0x1C08	0xA8318000  LDI.B	R3, R3, #0
0x1C0C	0x4431C7F4  AND.L	R3, R3, #127
0x1C10	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1277 :: 		
0x1C14	0x4432C560  ADD.L	R3, R5, #86
0x1C18	0xA8318000  LDI.B	R3, R3, #0
0x1C1C	0x64200027  LDK.L	R2, #39
0x1C20	0x4411D00D  BEXTU.L	R1, R3, #256
0x1C24	0x4402C000  MOVE.L	R0, R5
0x1C28	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 28 (R7)
0x1C2C	0x4443D00D  BEXTU.L	R4, R7, #256
;__Lib_UART.c, 1278 :: 		
0x1C30	0x0030070E  JMP	L___Lib_UART_UARTX_Write_Reg55085
L___Lib_UART_UARTX_Write_Reg550160:
;__Lib_UART.c, 1273 :: 		
0x1C34	0x4444500D  BEXTU.L	R4, R8, #256
;__Lib_UART.c, 1278 :: 		
L___Lib_UART_UARTX_Write_Reg55085:
;__Lib_UART.c, 1280 :: 		
; tmpLCR start address is: 16 (R4)
0x1C38	0x64200021  LDK.L	R2, #33
0x1C3C	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x1C40	0x4402C000  MOVE.L	R0, R5
0x1C44	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1283 :: 		
0x1C48	0x44324804  AND.L	R3, R4, #128
0x1C4C	0x59E1C802  CMP.B	R3, #128
0x1C50	0x0020071D  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55086
;__Lib_UART.c, 1285 :: 		
0x1C54	0x4432C560  ADD.L	R3, R5, #86
0x1C58	0xB0320000  STI.B	R3, #0, R4
; tmpLCR end address is: 16 (R4)
;__Lib_UART.c, 1286 :: 		
0x1C5C	0x4432C560  ADD.L	R3, R5, #86
0x1C60	0xA8318000  LDI.B	R3, R3, #0
0x1C64	0x64200027  LDK.L	R2, #39
0x1C68	0x4411D00D  BEXTU.L	R1, R3, #256
0x1C6C	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x1C70	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1287 :: 		
L___Lib_UART_UARTX_Write_Reg55086:
;__Lib_UART.c, 1288 :: 		
0x1C74	0x003007CE  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1291 :: 		
L___Lib_UART_UARTX_Write_Reg55087:
;__Lib_UART.c, 1295 :: 		
; tmpLCR start address is: 32 (R8)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
0x1C78	0x4432C560  ADD.L	R3, R5, #86
0x1C7C	0xA8318000  LDI.B	R3, R3, #0
0x1C80	0x4431C804  AND.L	R3, R3, #128
0x1C84	0x59E1C802  CMP.B	R3, #128
0x1C88	0x00200731  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550161
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1297 :: 		
0x1C8C	0x4442C560  ADD.L	R4, R5, #86
0x1C90	0xA8720000  LDI.B	R7, R4, #0
; tmpLCR start address is: 28 (R7)
;__Lib_UART.c, 1298 :: 		
0x1C94	0x4432C550  ADD.L	R3, R5, #85
0x1C98	0xA8318000  LDI.B	R3, R3, #0
0x1C9C	0x4431C7F4  AND.L	R3, R3, #127
0x1CA0	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1299 :: 		
0x1CA4	0x4432C560  ADD.L	R3, R5, #86
0x1CA8	0xA8318000  LDI.B	R3, R3, #0
0x1CAC	0x64200027  LDK.L	R2, #39
0x1CB0	0x4411D00D  BEXTU.L	R1, R3, #256
0x1CB4	0x4402C000  MOVE.L	R0, R5
0x1CB8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 28 (R7)
0x1CBC	0x4443D00D  BEXTU.L	R4, R7, #256
;__Lib_UART.c, 1300 :: 		
0x1CC0	0x00300732  JMP	L___Lib_UART_UARTX_Write_Reg55088
L___Lib_UART_UARTX_Write_Reg550161:
;__Lib_UART.c, 1295 :: 		
0x1CC4	0x4444500D  BEXTU.L	R4, R8, #256
;__Lib_UART.c, 1300 :: 		
L___Lib_UART_UARTX_Write_Reg55088:
;__Lib_UART.c, 1303 :: 		
; tmpLCR start address is: 16 (R4)
0x1CC8	0x4432C540  ADD.L	R3, R5, #84
0x1CCC	0xA8318000  LDI.B	R3, R3, #0
0x1CD0	0x4431C804  AND.L	R3, R3, #128
0x1CD4	0x59E1C802  CMP.B	R3, #128
0x1CD8	0x00200742  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55089
;__Lib_UART.c, 1306 :: 		
0x1CDC	0x6420002B  LDK.L	R2, #43
0x1CE0	0x64100000  LDK.L	R1, #0
0x1CE4	0x4402C000  MOVE.L	R0, R5
0x1CE8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1308 :: 		
0x1CEC	0x4432C540  ADD.L	R3, R5, #84
0x1CF0	0xA8318000  LDI.B	R3, R3, #0
0x1CF4	0x4431C7F4  AND.L	R3, R3, #127
0x1CF8	0x64200035  LDK.L	R2, #53
0x1CFC	0x4411D00D  BEXTU.L	R1, R3, #256
0x1D00	0x4402C000  MOVE.L	R0, R5
0x1D04	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1309 :: 		
L___Lib_UART_UARTX_Write_Reg55089:
;__Lib_UART.c, 1312 :: 		
0x1D08	0x64200024  LDK.L	R2, #36
0x1D0C	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x1D10	0x4402C000  MOVE.L	R0, R5
0x1D14	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1315 :: 		
0x1D18	0x4432C540  ADD.L	R3, R5, #84
0x1D1C	0xA8318000  LDI.B	R3, R3, #0
0x1D20	0x4431C804  AND.L	R3, R3, #128
0x1D24	0x59E1C802  CMP.B	R3, #128
0x1D28	0x00200756  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55090
;__Lib_UART.c, 1317 :: 		
0x1D2C	0x6420002B  LDK.L	R2, #43
0x1D30	0x64100000  LDK.L	R1, #0
0x1D34	0x4402C000  MOVE.L	R0, R5
0x1D38	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1318 :: 		
0x1D3C	0x4432C540  ADD.L	R3, R5, #84
0x1D40	0xA8318000  LDI.B	R3, R3, #0
0x1D44	0x4431C805  OR.L	R3, R3, #128
0x1D48	0x64200035  LDK.L	R2, #53
0x1D4C	0x4411D00D  BEXTU.L	R1, R3, #256
0x1D50	0x4402C000  MOVE.L	R0, R5
0x1D54	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1319 :: 		
L___Lib_UART_UARTX_Write_Reg55090:
;__Lib_UART.c, 1322 :: 		
0x1D58	0x44324804  AND.L	R3, R4, #128
0x1D5C	0x59E1C802  CMP.B	R3, #128
0x1D60	0x00200761  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55091
;__Lib_UART.c, 1324 :: 		
0x1D64	0x4432C560  ADD.L	R3, R5, #86
0x1D68	0xB0320000  STI.B	R3, #0, R4
; tmpLCR end address is: 16 (R4)
;__Lib_UART.c, 1325 :: 		
0x1D6C	0x4432C560  ADD.L	R3, R5, #86
0x1D70	0xA8318000  LDI.B	R3, R3, #0
0x1D74	0x64200027  LDK.L	R2, #39
0x1D78	0x4411D00D  BEXTU.L	R1, R3, #256
0x1D7C	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x1D80	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1326 :: 		
L___Lib_UART_UARTX_Write_Reg55091:
;__Lib_UART.c, 1327 :: 		
0x1D84	0x003007CE  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1330 :: 		
L___Lib_UART_UARTX_Write_Reg55092:
;__Lib_UART.c, 1331 :: 		
; tmpLCR1 start address is: 36 (R9)
; tmpLCR start address is: 32 (R8)
; addr start address is: 28 (R7)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
L___Lib_UART_UARTX_Write_Reg55093:
;__Lib_UART.c, 1332 :: 		
L___Lib_UART_UARTX_Write_Reg55094:
;__Lib_UART.c, 1336 :: 		
0x1D88	0x4432C560  ADD.L	R3, R5, #86
0x1D8C	0xA8318000  LDI.B	R3, R3, #0
0x1D90	0x59E1CBF2  CMP.B	R3, #191
0x1D94	0x00200773  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550162
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1338 :: 		
0x1D98	0x4442C560  ADD.L	R4, R5, #86
0x1D9C	0xA8820000  LDI.B	R8, R4, #0
; tmpLCR start address is: 32 (R8)
;__Lib_UART.c, 1339 :: 		
0x1DA0	0x4432C550  ADD.L	R3, R5, #85
0x1DA4	0xA8318000  LDI.B	R3, R3, #0
0x1DA8	0x4431C7F4  AND.L	R3, R3, #127
0x1DAC	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1340 :: 		
0x1DB0	0x4432C560  ADD.L	R3, R5, #86
0x1DB4	0xA8318000  LDI.B	R3, R3, #0
0x1DB8	0x64200027  LDK.L	R2, #39
0x1DBC	0x4411D00D  BEXTU.L	R1, R3, #256
0x1DC0	0x4402C000  MOVE.L	R0, R5
0x1DC4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1341 :: 		
0x1DC8	0x00300773  JMP	L___Lib_UART_UARTX_Write_Reg55095
L___Lib_UART_UARTX_Write_Reg550162:
;__Lib_UART.c, 1336 :: 		
;__Lib_UART.c, 1341 :: 		
L___Lib_UART_UARTX_Write_Reg55095:
;__Lib_UART.c, 1344 :: 		
; tmpLCR start address is: 32 (R8)
0x1DCC	0x59E3C262  CMP.B	R7, #38
0x1DD0	0x0020078B  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550164
;__Lib_UART.c, 1347 :: 		
0x1DD4	0x4432C560  ADD.L	R3, R5, #86
0x1DD8	0xA8318000  LDI.B	R3, R3, #0
0x1DDC	0x4431C804  AND.L	R3, R3, #128
0x1DE0	0x59E1C002  CMP.B	R3, #0
0x1DE4	0x00200789  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550163
; tmpLCR1 end address is: 36 (R9)
;__Lib_UART.c, 1349 :: 		
0x1DE8	0x4442C560  ADD.L	R4, R5, #86
0x1DEC	0xA8320000  LDI.B	R3, R4, #0
; tmpLCR1 start address is: 36 (R9)
0x1DF0	0x4491D00D  BEXTU.L	R9, R3, #256
;__Lib_UART.c, 1350 :: 		
0x1DF4	0x4432C550  ADD.L	R3, R5, #85
0x1DF8	0xA8318000  LDI.B	R3, R3, #0
0x1DFC	0x4431C805  OR.L	R3, R3, #128
0x1E00	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1351 :: 		
0x1E04	0x4432C560  ADD.L	R3, R5, #86
0x1E08	0xA8318000  LDI.B	R3, R3, #0
0x1E0C	0x64200027  LDK.L	R2, #39
0x1E10	0x4411D00D  BEXTU.L	R1, R3, #256
0x1E14	0x4402C000  MOVE.L	R0, R5
0x1E18	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR1 end address is: 36 (R9)
0x1E1C	0x4444D00D  BEXTU.L	R4, R9, #256
;__Lib_UART.c, 1352 :: 		
0x1E20	0x0030078A  JMP	L___Lib_UART_UARTX_Write_Reg55097
L___Lib_UART_UARTX_Write_Reg550163:
;__Lib_UART.c, 1347 :: 		
0x1E24	0x4444D00D  BEXTU.L	R4, R9, #256
;__Lib_UART.c, 1352 :: 		
L___Lib_UART_UARTX_Write_Reg55097:
;__Lib_UART.c, 1353 :: 		
; tmpLCR1 start address is: 16 (R4)
; tmpLCR1 end address is: 16 (R4)
0x1E28	0x0030078C  JMP	L___Lib_UART_UARTX_Write_Reg55096
L___Lib_UART_UARTX_Write_Reg550164:
;__Lib_UART.c, 1344 :: 		
0x1E2C	0x4444D00D  BEXTU.L	R4, R9, #256
;__Lib_UART.c, 1353 :: 		
L___Lib_UART_UARTX_Write_Reg55096:
;__Lib_UART.c, 1356 :: 		
; tmpLCR1 start address is: 16 (R4)
0x1E30	0x4433D00D  BEXTU.L	R3, R7, #256
0x1E34	0x4421D00D  BEXTU.L	R2, R3, #256
0x1E38	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x1E3C	0x4402C000  MOVE.L	R0, R5
0x1E40	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1358 :: 		
0x1E44	0x59E3C262  CMP.B	R7, #38
0x1E48	0x0020079E  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55098
; addr end address is: 28 (R7)
;__Lib_UART.c, 1360 :: 		
0x1E4C	0x44324804  AND.L	R3, R4, #128
0x1E50	0x59E1C002  CMP.B	R3, #0
0x1E54	0x0020079E  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55099
;__Lib_UART.c, 1362 :: 		
0x1E58	0x4432C560  ADD.L	R3, R5, #86
0x1E5C	0xB0320000  STI.B	R3, #0, R4
; tmpLCR1 end address is: 16 (R4)
;__Lib_UART.c, 1363 :: 		
0x1E60	0x4432C560  ADD.L	R3, R5, #86
0x1E64	0xA8318000  LDI.B	R3, R3, #0
0x1E68	0x64200027  LDK.L	R2, #39
0x1E6C	0x4411D00D  BEXTU.L	R1, R3, #256
0x1E70	0x4402C000  MOVE.L	R0, R5
0x1E74	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1364 :: 		
L___Lib_UART_UARTX_Write_Reg55099:
;__Lib_UART.c, 1365 :: 		
L___Lib_UART_UARTX_Write_Reg55098:
;__Lib_UART.c, 1368 :: 		
0x1E78	0x59E44BF2  CMP.B	R8, #191
0x1E7C	0x002007A8  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550100
;__Lib_UART.c, 1370 :: 		
0x1E80	0x4432C560  ADD.L	R3, R5, #86
0x1E84	0xB0340000  STI.B	R3, #0, R8
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1371 :: 		
0x1E88	0x4432C560  ADD.L	R3, R5, #86
0x1E8C	0xA8318000  LDI.B	R3, R3, #0
0x1E90	0x64200027  LDK.L	R2, #39
0x1E94	0x4411D00D  BEXTU.L	R1, R3, #256
0x1E98	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x1E9C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1372 :: 		
L___Lib_UART_UARTX_Write_Reg550100:
;__Lib_UART.c, 1373 :: 		
0x1EA0	0x003007CE  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1376 :: 		
L___Lib_UART_UARTX_Write_Reg550101:
;__Lib_UART.c, 1381 :: 		
; addr start address is: 28 (R7)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
0x1EA4	0x4432C560  ADD.L	R3, R5, #86
0x1EA8	0xB0330000  STI.B	R3, #0, R6
; val end address is: 24 (R6)
;__Lib_UART.c, 1382 :: 		
0x1EAC	0x4443D00D  BEXTU.L	R4, R7, #256
; addr end address is: 28 (R7)
0x1EB0	0x4432C560  ADD.L	R3, R5, #86
0x1EB4	0xA8318000  LDI.B	R3, R3, #0
0x1EB8	0x4422500D  BEXTU.L	R2, R4, #256
0x1EBC	0x4411D00D  BEXTU.L	R1, R3, #256
0x1EC0	0x4402C000  MOVE.L	R0, R5
0x1EC4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1384 :: 		
0x1EC8	0x4432C560  ADD.L	R3, R5, #86
0x1ECC	0xA8318000  LDI.B	R3, R3, #0
0x1ED0	0x59E1CBF2  CMP.B	R3, #191
0x1ED4	0x002007BB  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550102
;__Lib_UART.c, 1386 :: 		
0x1ED8	0x4442C550  ADD.L	R4, R5, #85
; UARTx end address is: 20 (R5)
0x1EDC	0xA8320000  LDI.B	R3, R4, #0
0x1EE0	0x4431C805  OR.L	R3, R3, #128
0x1EE4	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1387 :: 		
0x1EE8	0x003007BF  JMP	L___Lib_UART_UARTX_Write_Reg550103
L___Lib_UART_UARTX_Write_Reg550102:
;__Lib_UART.c, 1390 :: 		
; UARTx start address is: 20 (R5)
0x1EEC	0x4442C550  ADD.L	R4, R5, #85
0x1EF0	0x4432C560  ADD.L	R3, R5, #86
; UARTx end address is: 20 (R5)
0x1EF4	0xA8318000  LDI.B	R3, R3, #0
0x1EF8	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1391 :: 		
L___Lib_UART_UARTX_Write_Reg550103:
;__Lib_UART.c, 1392 :: 		
0x1EFC	0x003007CE  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1395 :: 		
L___Lib_UART_UARTX_Write_Reg550104:
;__Lib_UART.c, 1397 :: 		
0x1F00	0x003007CE  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1398 :: 		
L___Lib_UART_UARTX_Write_Reg55082:
; tmpLCR1 start address is: 36 (R9)
; tmpLCR start address is: 32 (R8)
; addr start address is: 28 (R7)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
0x1F04	0x59E3C212  CMP.B	R7, #33
0x1F08	0x002806F9  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55084
0x1F0C	0x59E3C242  CMP.B	R7, #36
0x1F10	0x0028071E  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55087
0x1F14	0x59E3C262  CMP.B	R7, #38
0x1F18	0x00280762  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55092
0x1F1C	0x59E3C282  CMP.B	R7, #40
0x1F20	0x00280762  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55093
0x1F24	0x59E3C2B2  CMP.B	R7, #43
0x1F28	0x00280762  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55094
; tmpLCR end address is: 32 (R8)
; tmpLCR1 end address is: 36 (R9)
0x1F2C	0x59E3C272  CMP.B	R7, #39
0x1F30	0x002807A9  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg550101
; UARTx end address is: 20 (R5)
; val end address is: 24 (R6)
; addr end address is: 28 (R7)
0x1F34	0x003007C0  JMP	L___Lib_UART_UARTX_Write_Reg550104
L___Lib_UART_UARTX_Write_Reg55083:
;__Lib_UART.c, 1400 :: 		
;__Lib_UART.c, 1401 :: 		
L_end_UARTX_Write_Reg550:
0x1F38	0xA0000000  RETURN	
; end of __Lib_UART_UARTX_Write_Reg550
__Lib_UART_UARTx_Read_ICR:
;__Lib_UART.c, 1530 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x1F3C	0x44404000  MOVE.L	R4, R0
0x1F40	0x4460D00D  BEXTU.L	R6, R1, #256
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; addr start address is: 24 (R6)
;__Lib_UART.c, 1532 :: 		
; tmpLCR start address is: 20 (R5)
0x1F44	0x64500000  LDK.L	R5, #0
;__Lib_UART.c, 1535 :: 		
0x1F48	0x44224560  ADD.L	R2, R4, #86
0x1F4C	0xA8210000  LDI.B	R2, R2, #0
0x1F50	0x59E14BF2  CMP.B	R2, #191
0x1F54	0x002007E3  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR165
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1537 :: 		
0x1F58	0x44324560  ADD.L	R3, R4, #86
0x1F5C	0xA8518000  LDI.B	R5, R3, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1538 :: 		
0x1F60	0x44224550  ADD.L	R2, R4, #85
0x1F64	0xA8210000  LDI.B	R2, R2, #0
0x1F68	0x442147F4  AND.L	R2, R2, #127
0x1F6C	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1539 :: 		
0x1F70	0x44224560  ADD.L	R2, R4, #86
0x1F74	0xA8210000  LDI.B	R2, R2, #0
0x1F78	0x4411500D  BEXTU.L	R1, R2, #256
0x1F7C	0x64200027  LDK.L	R2, #39
0x1F80	0x44024000  MOVE.L	R0, R4
0x1F84	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1540 :: 		
0x1F88	0x003007E3  JMP	L___Lib_UART_UARTx_Read_ICR105
L___Lib_UART_UARTx_Read_ICR165:
;__Lib_UART.c, 1535 :: 		
;__Lib_UART.c, 1540 :: 		
L___Lib_UART_UARTx_Read_ICR105:
;__Lib_UART.c, 1544 :: 		
; tmpLCR start address is: 20 (R5)
0x1F8C	0x59E34002  CMP.B	R6, #0
0x1F90	0x002007F2  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR106
; addr end address is: 24 (R6)
;__Lib_UART.c, 1547 :: 		
0x1F94	0x6420002B  LDK.L	R2, #43
0x1F98	0x64100000  LDK.L	R1, #0
0x1F9C	0x44024000  MOVE.L	R0, R4
0x1FA0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1549 :: 		
0x1FA4	0x44224540  ADD.L	R2, R4, #84
0x1FA8	0xA8210000  LDI.B	R2, R2, #0
0x1FAC	0x4411500D  BEXTU.L	R1, R2, #256
0x1FB0	0x64200035  LDK.L	R2, #53
0x1FB4	0x44024000  MOVE.L	R0, R4
0x1FB8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1550 :: 		
0x1FBC	0x44224540  ADD.L	R2, R4, #84
0x1FC0	0xA8610000  LDI.B	R6, R2, #0
; regVal start address is: 24 (R6)
;__Lib_UART.c, 1551 :: 		
; regVal end address is: 24 (R6)
0x1FC4	0x00300816  JMP	L___Lib_UART_UARTx_Read_ICR107
L___Lib_UART_UARTx_Read_ICR106:
;__Lib_UART.c, 1555 :: 		
; addr start address is: 24 (R6)
0x1FC8	0x6420002B  LDK.L	R2, #43
0x1FCC	0x64100000  LDK.L	R1, #0
0x1FD0	0x44024000  MOVE.L	R0, R4
0x1FD4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1556 :: 		
0x1FD8	0x44324540  ADD.L	R3, R4, #84
0x1FDC	0xA8218000  LDI.B	R2, R3, #0
0x1FE0	0x44214405  OR.L	R2, R2, #64
0x1FE4	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1557 :: 		
0x1FE8	0x44224540  ADD.L	R2, R4, #84
0x1FEC	0xA8210000  LDI.B	R2, R2, #0
0x1FF0	0x4411500D  BEXTU.L	R1, R2, #256
0x1FF4	0x64200035  LDK.L	R2, #53
0x1FF8	0x44024000  MOVE.L	R0, R4
0x1FFC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1559 :: 		
0x2000	0x6420002B  LDK.L	R2, #43
0x2004	0x4413500D  BEXTU.L	R1, R6, #256
; addr end address is: 24 (R6)
0x2008	0x44024000  MOVE.L	R0, R4
0x200C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1561 :: 		
0x2010	0x64100035  LDK.L	R1, #53
0x2014	0x44024000  MOVE.L	R0, R4
0x2018	0x00340233  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 24 (R6)
0x201C	0x4460500D  BEXTU.L	R6, R0, #256
;__Lib_UART.c, 1563 :: 		
0x2020	0x6420002B  LDK.L	R2, #43
0x2024	0x64100000  LDK.L	R1, #0
0x2028	0x44024000  MOVE.L	R0, R4
0x202C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1564 :: 		
0x2030	0x44324540  ADD.L	R3, R4, #84
0x2034	0xA8218000  LDI.B	R2, R3, #0
0x2038	0x44217BF4  AND.L	R2, R2, #-65
0x203C	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1565 :: 		
0x2040	0x44224540  ADD.L	R2, R4, #84
0x2044	0xA8210000  LDI.B	R2, R2, #0
0x2048	0x4411500D  BEXTU.L	R1, R2, #256
0x204C	0x64200035  LDK.L	R2, #53
0x2050	0x44024000  MOVE.L	R0, R4
0x2054	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; regVal end address is: 24 (R6)
;__Lib_UART.c, 1566 :: 		
L___Lib_UART_UARTx_Read_ICR107:
;__Lib_UART.c, 1569 :: 		
; regVal start address is: 24 (R6)
0x2058	0x59E2CBF2  CMP.B	R5, #191
0x205C	0x00200820  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR108
;__Lib_UART.c, 1571 :: 		
0x2060	0x44224560  ADD.L	R2, R4, #86
0x2064	0xB0228000  STI.B	R2, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1572 :: 		
0x2068	0x44224560  ADD.L	R2, R4, #86
0x206C	0xA8210000  LDI.B	R2, R2, #0
0x2070	0x4411500D  BEXTU.L	R1, R2, #256
0x2074	0x64200027  LDK.L	R2, #39
0x2078	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x207C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1573 :: 		
L___Lib_UART_UARTx_Read_ICR108:
;__Lib_UART.c, 1575 :: 		
0x2080	0x4403500D  BEXTU.L	R0, R6, #256
; regVal end address is: 24 (R6)
;__Lib_UART.c, 1576 :: 		
L_end_UARTx_Read_ICR:
0x2084	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read_ICR
__Lib_UART_UARTx_Read_Reg:
;__Lib_UART.c, 888 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; addr start address is: 4 (R1)
;__Lib_UART.c, 890 :: 		
; regVal start address is: 8 (R2)
0x08CC	0x64200000  LDK.L	R2, #0
;__Lib_UART.c, 892 :: 		
0x08D0	0x00300282  JMP	L___Lib_UART_UARTx_Read_Reg13
; addr end address is: 4 (R1)
; regVal end address is: 8 (R2)
;__Lib_UART.c, 894 :: 		
L___Lib_UART_UARTx_Read_Reg15:
;__Lib_UART.c, 895 :: 		
0x08D4	0xAC200000  LDI.L	R2, R0, #0
; UARTx end address is: 0 (R0)
0x08D8	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 896 :: 		
; regVal end address is: 0 (R0)
0x08DC	0x003002A9  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 897 :: 		
L___Lib_UART_UARTx_Read_Reg16:
;__Lib_UART.c, 898 :: 		
; UARTx start address is: 0 (R0)
0x08E0	0x442040C0  ADD.L	R2, R0, #12
; UARTx end address is: 0 (R0)
0x08E4	0xAC210000  LDI.L	R2, R2, #0
0x08E8	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 899 :: 		
; regVal end address is: 0 (R0)
0x08EC	0x003002A9  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 900 :: 		
L___Lib_UART_UARTx_Read_Reg17:
;__Lib_UART.c, 901 :: 		
; UARTx start address is: 0 (R0)
0x08F0	0x44204080  ADD.L	R2, R0, #8
; UARTx end address is: 0 (R0)
0x08F4	0xAC210000  LDI.L	R2, R2, #0
0x08F8	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 902 :: 		
; regVal end address is: 0 (R0)
0x08FC	0x003002A9  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 903 :: 		
L___Lib_UART_UARTx_Read_Reg18:
;__Lib_UART.c, 904 :: 		
; UARTx start address is: 0 (R0)
0x0900	0x44204100  ADD.L	R2, R0, #16
; UARTx end address is: 0 (R0)
0x0904	0xAC210000  LDI.L	R2, R2, #0
0x0908	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 905 :: 		
; regVal end address is: 0 (R0)
0x090C	0x003002A9  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 906 :: 		
L___Lib_UART_UARTx_Read_Reg19:
;__Lib_UART.c, 907 :: 		
; UARTx start address is: 0 (R0)
0x0910	0x44204140  ADD.L	R2, R0, #20
; UARTx end address is: 0 (R0)
0x0914	0xAC210000  LDI.L	R2, R2, #0
0x0918	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 908 :: 		
; regVal end address is: 0 (R0)
0x091C	0x003002A9  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 909 :: 		
L___Lib_UART_UARTx_Read_Reg20:
;__Lib_UART.c, 910 :: 		
; UARTx start address is: 0 (R0)
0x0920	0x442041C0  ADD.L	R2, R0, #28
; UARTx end address is: 0 (R0)
0x0924	0xAC210000  LDI.L	R2, R2, #0
0x0928	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 911 :: 		
; regVal end address is: 0 (R0)
0x092C	0x003002A9  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 912 :: 		
L___Lib_UART_UARTx_Read_Reg21:
;__Lib_UART.c, 913 :: 		
; UARTx start address is: 0 (R0)
0x0930	0x44204200  ADD.L	R2, R0, #32
; UARTx end address is: 0 (R0)
0x0934	0xAC210000  LDI.L	R2, R2, #0
0x0938	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 914 :: 		
; regVal end address is: 0 (R0)
0x093C	0x003002A9  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 915 :: 		
L___Lib_UART_UARTx_Read_Reg22:
;__Lib_UART.c, 916 :: 		
; UARTx start address is: 0 (R0)
0x0940	0x44204240  ADD.L	R2, R0, #36
; UARTx end address is: 0 (R0)
0x0944	0xAC210000  LDI.L	R2, R2, #0
0x0948	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 917 :: 		
; regVal end address is: 0 (R0)
0x094C	0x003002A9  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 918 :: 		
L___Lib_UART_UARTx_Read_Reg23:
;__Lib_UART.c, 919 :: 		
; UARTx start address is: 0 (R0)
0x0950	0x44204280  ADD.L	R2, R0, #40
; UARTx end address is: 0 (R0)
0x0954	0xAC210000  LDI.L	R2, R2, #0
0x0958	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 920 :: 		
; regVal end address is: 0 (R0)
0x095C	0x003002A9  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 921 :: 		
L___Lib_UART_UARTx_Read_Reg24:
;__Lib_UART.c, 922 :: 		
; UARTx start address is: 0 (R0)
0x0960	0x442042C0  ADD.L	R2, R0, #44
; UARTx end address is: 0 (R0)
0x0964	0xAC210000  LDI.L	R2, R2, #0
0x0968	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 923 :: 		
; regVal end address is: 0 (R0)
0x096C	0x003002A9  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 924 :: 		
L___Lib_UART_UARTx_Read_Reg25:
;__Lib_UART.c, 925 :: 		
; UARTx start address is: 0 (R0)
0x0970	0x44204300  ADD.L	R2, R0, #48
; UARTx end address is: 0 (R0)
0x0974	0xAC210000  LDI.L	R2, R2, #0
0x0978	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 926 :: 		
; regVal end address is: 0 (R0)
0x097C	0x003002A9  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 927 :: 		
L___Lib_UART_UARTx_Read_Reg26:
;__Lib_UART.c, 928 :: 		
; UARTx start address is: 0 (R0)
0x0980	0x44204340  ADD.L	R2, R0, #52
; UARTx end address is: 0 (R0)
0x0984	0xAC210000  LDI.L	R2, R2, #0
0x0988	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 929 :: 		
; regVal end address is: 0 (R0)
0x098C	0x003002A9  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 930 :: 		
L___Lib_UART_UARTx_Read_Reg27:
;__Lib_UART.c, 931 :: 		
; UARTx start address is: 0 (R0)
0x0990	0x44204380  ADD.L	R2, R0, #56
; UARTx end address is: 0 (R0)
0x0994	0xAC210000  LDI.L	R2, R2, #0
0x0998	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 932 :: 		
; regVal end address is: 0 (R0)
0x099C	0x003002A9  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 933 :: 		
L___Lib_UART_UARTx_Read_Reg28:
;__Lib_UART.c, 934 :: 		
; UARTx start address is: 0 (R0)
0x09A0	0x442043C0  ADD.L	R2, R0, #60
; UARTx end address is: 0 (R0)
0x09A4	0xAC210000  LDI.L	R2, R2, #0
0x09A8	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 935 :: 		
; regVal end address is: 0 (R0)
0x09AC	0x003002A9  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 936 :: 		
L___Lib_UART_UARTx_Read_Reg29:
;__Lib_UART.c, 937 :: 		
; UARTx start address is: 0 (R0)
0x09B0	0x44204400  ADD.L	R2, R0, #64
; UARTx end address is: 0 (R0)
0x09B4	0xAC210000  LDI.L	R2, R2, #0
0x09B8	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 938 :: 		
; regVal end address is: 0 (R0)
0x09BC	0x003002A9  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 939 :: 		
L___Lib_UART_UARTx_Read_Reg30:
;__Lib_UART.c, 940 :: 		
; UARTx start address is: 0 (R0)
0x09C0	0x44204440  ADD.L	R2, R0, #68
; UARTx end address is: 0 (R0)
0x09C4	0xAC210000  LDI.L	R2, R2, #0
0x09C8	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 941 :: 		
; regVal end address is: 0 (R0)
0x09CC	0x003002A9  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 942 :: 		
L___Lib_UART_UARTx_Read_Reg31:
;__Lib_UART.c, 943 :: 		
; UARTx start address is: 0 (R0)
0x09D0	0x442044C0  ADD.L	R2, R0, #76
; UARTx end address is: 0 (R0)
0x09D4	0xAC210000  LDI.L	R2, R2, #0
0x09D8	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 944 :: 		
; regVal end address is: 0 (R0)
0x09DC	0x003002A9  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 945 :: 		
L___Lib_UART_UARTx_Read_Reg32:
;__Lib_UART.c, 946 :: 		
; UARTx start address is: 0 (R0)
0x09E0	0x44204480  ADD.L	R2, R0, #72
; UARTx end address is: 0 (R0)
0x09E4	0xAC210000  LDI.L	R2, R2, #0
0x09E8	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 947 :: 		
; regVal end address is: 0 (R0)
0x09EC	0x003002A9  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 948 :: 		
L___Lib_UART_UARTx_Read_Reg33:
;__Lib_UART.c, 949 :: 		
; UARTx start address is: 0 (R0)
0x09F0	0x44204500  ADD.L	R2, R0, #80
; UARTx end address is: 0 (R0)
0x09F4	0xAC210000  LDI.L	R2, R2, #0
0x09F8	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 950 :: 		
; regVal end address is: 0 (R0)
0x09FC	0x003002A9  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 951 :: 		
L___Lib_UART_UARTx_Read_Reg34:
;__Lib_UART.c, 952 :: 		
; regVal start address is: 8 (R2)
0x0A00	0x4401500D  BEXTU.L	R0, R2, #256
0x0A04	0x003002A9  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 954 :: 		
L___Lib_UART_UARTx_Read_Reg13:
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0A08	0x59E0C202  CMP.B	R1, #32
0x0A0C	0x00280235  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg15
0x0A10	0x59E0C232  CMP.B	R1, #35
0x0A14	0x00280238  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg16
0x0A18	0x59E0C222  CMP.B	R1, #34
0x0A1C	0x0028023C  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg17
0x0A20	0x59E0C242  CMP.B	R1, #36
0x0A24	0x00280240  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg18
0x0A28	0x59E0C252  CMP.B	R1, #37
0x0A2C	0x00280244  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg19
0x0A30	0x59E0C272  CMP.B	R1, #39
0x0A34	0x00280248  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg20
0x0A38	0x59E0C282  CMP.B	R1, #40
0x0A3C	0x0028024C  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg21
0x0A40	0x59E0C292  CMP.B	R1, #41
0x0A44	0x00280250  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg22
0x0A48	0x59E0C2A2  CMP.B	R1, #42
0x0A4C	0x00280254  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg23
0x0A50	0x59E0C2B2  CMP.B	R1, #43
0x0A54	0x00280258  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg24
0x0A58	0x59E0C2C2  CMP.B	R1, #44
0x0A5C	0x0028025C  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg25
0x0A60	0x59E0C2D2  CMP.B	R1, #45
0x0A64	0x00280260  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg26
0x0A68	0x59E0C2E2  CMP.B	R1, #46
0x0A6C	0x00280264  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg27
0x0A70	0x59E0C302  CMP.B	R1, #48
0x0A74	0x00280268  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg28
0x0A78	0x59E0C312  CMP.B	R1, #49
0x0A7C	0x0028026C  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg29
0x0A80	0x59E0C322  CMP.B	R1, #50
0x0A84	0x00280270  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg30
0x0A88	0x59E0C342  CMP.B	R1, #52
0x0A8C	0x00280274  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg31
0x0A90	0x59E0C332  CMP.B	R1, #51
0x0A94	0x00280278  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg32
0x0A98	0x59E0C352  CMP.B	R1, #53
0x0A9C	0x0028027C  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg33
; UARTx end address is: 0 (R0)
; addr end address is: 4 (R1)
0x0AA0	0x00300280  JMP	L___Lib_UART_UARTx_Read_Reg34
; regVal end address is: 8 (R2)
L___Lib_UART_UARTx_Read_Reg14:
;__Lib_UART.c, 955 :: 		
; regVal start address is: 0 (R0)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 956 :: 		
L_end_UARTx_Read_Reg:
0x0AA4	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read_Reg
__Lib_UART_UARTx_Set_Baud_Rate:
;__Lib_UART.c, 1636 :: 		
; clk_freq start address is: 8 (R2)
; baudrate start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x1620	0x44704000  MOVE.L	R7, R0
0x1624	0x4480C000  MOVE.L	R8, R1
0x1628	0x44914000  MOVE.L	R9, R2
; clk_freq end address is: 8 (R2)
; baudrate end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; baudrate start address is: 32 (R8)
; clk_freq start address is: 36 (R9)
;__Lib_UART.c, 1642 :: 		
0x162C	0x64100028  LDK.L	R1, #40
0x1630	0x4403C000  MOVE.L	R0, R7
0x1634	0x003402AC  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1638	0x44304804  AND.L	R3, R0, #128
0x163C	0x59E1C002  CMP.B	R3, #0
0x1640	0x0028059A  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Baud_Rate112
;__Lib_UART.c, 1644 :: 		
0x1644	0x64100001  LDK.L	R1, #1
0x1648	0x4403C000  MOVE.L	R0, R7
0x164C	0x003407CF  CALL	__Lib_UART_UARTx_Read_ICR+0
0x1650	0x4430500D  BEXTU.L	R3, R0, #256
0x1654	0x44A1C039  LSHR.L	R10, R3, #3
0x1658	0x44A5500D  BEXTU.L	R10, R10, #256
0x165C	0x44A541F4  AND.L	R10, R10, #31
0x1660	0x44A5500D  BEXTU.L	R10, R10, #256
; prescaler start address is: 40 (R10)
;__Lib_UART.c, 1645 :: 		
; prescaler end address is: 40 (R10)
0x1664	0x0030059B  JMP	L___Lib_UART_UARTx_Set_Baud_Rate113
L___Lib_UART_UARTx_Set_Baud_Rate112:
;__Lib_UART.c, 1648 :: 		
; prescaler start address is: 40 (R10)
0x1668	0x64A00001  LDK.L	R10, #1
; prescaler end address is: 40 (R10)
;__Lib_UART.c, 1649 :: 		
L___Lib_UART_UARTx_Set_Baud_Rate113:
;__Lib_UART.c, 1652 :: 		
; prescaler start address is: 40 (R10)
0x166C	0x64100002  LDK.L	R1, #2
0x1670	0x4403C000  MOVE.L	R0, R7
0x1674	0x003407CF  CALL	__Lib_UART_UARTx_Read_ICR+0
0x1678	0x443040F4  AND.L	R3, R0, #15
; sample_clock start address is: 0 (R0)
0x167C	0x4401D00D  BEXTU.L	R0, R3, #256
;__Lib_UART.c, 1653 :: 		
0x1680	0x59E1C032  CMP.B	R3, #3
0x1684	0x01A805A4  JMPC	R30, A, #1, L___Lib_UART_UARTx_Set_Baud_Rate171
;__Lib_UART.c, 1655 :: 		
0x1688	0x64000010  LDK.L	R0, #16
; sample_clock end address is: 0 (R0)
;__Lib_UART.c, 1656 :: 		
0x168C	0x003005A4  JMP	L___Lib_UART_UARTx_Set_Baud_Rate114
L___Lib_UART_UARTx_Set_Baud_Rate171:
;__Lib_UART.c, 1653 :: 		
;__Lib_UART.c, 1656 :: 		
L___Lib_UART_UARTx_Set_Baud_Rate114:
;__Lib_UART.c, 1659 :: 		
; sample_clock start address is: 0 (R0)
0x1690	0x4430500D  BEXTU.L	R3, R0, #256
; sample_clock end address is: 0 (R0)
0x1694	0xF4418088  MUL.L	R4, R3, R8
; baudrate end address is: 32 (R8)
0x1698	0x4435500D  BEXTU.L	R3, R10, #256
; prescaler end address is: 40 (R10)
0x169C	0xF4320038  MUL.L	R3, R4, R3
0x16A0	0xF4348030  UDIV.L	R3, R9, R3
; clk_freq end address is: 36 (R9)
; divisior start address is: 32 (R8)
0x16A4	0x4481C00D  BEXTU.L	R8, R3, #0
;__Lib_UART.c, 1660 :: 		
0x16A8	0x4431C00D  BEXTU.L	R3, R3, #0
0x16AC	0x4431C089  LSHR.L	R3, R3, #8
0x16B0	0x4431C00D  BEXTU.L	R3, R3, #0
0x16B4	0x4431CFF4  AND.L	R3, R3, #255
0x16B8	0x4411D00D  BEXTU.L	R1, R3, #256
0x16BC	0x4403C000  MOVE.L	R0, R7
0x16C0	0x00340416  CALL	__Lib_UART_UARTx_Write_RegDLM+0
;__Lib_UART.c, 1661 :: 		
0x16C4	0x44344FF4  AND.L	R3, R8, #255
; divisior end address is: 32 (R8)
0x16C8	0x4411D00D  BEXTU.L	R1, R3, #256
0x16CC	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x16D0	0x00340082  CALL	__Lib_UART_UARTx_Write_RegDLL+0
;__Lib_UART.c, 1663 :: 		
L_end_UARTx_Set_Baud_Rate:
0x16D4	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Baud_Rate
__Lib_UART_UARTX_Read_Reg550:
;__Lib_UART.c, 1043 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0AB0	0x44404000  MOVE.L	R4, R0
0x0AB4	0x4450D00D  BEXTU.L	R5, R1, #256
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; addr start address is: 20 (R5)
;__Lib_UART.c, 1045 :: 		
; tmpLCR start address is: 24 (R6)
0x0AB8	0x64600000  LDK.L	R6, #0
; regVal start address is: 0 (R0)
0x0ABC	0x64000000  LDK.L	R0, #0
;__Lib_UART.c, 1047 :: 		
0x0AC0	0x003003DB  JMP	L___Lib_UART_UARTX_Read_Reg55053
; addr end address is: 20 (R5)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 1049 :: 		
L___Lib_UART_UARTX_Read_Reg55055:
;__Lib_UART.c, 1052 :: 		
0x0AC4	0x44224560  ADD.L	R2, R4, #86
0x0AC8	0xA8210000  LDI.B	R2, R2, #0
0x0ACC	0x44214804  AND.L	R2, R2, #128
0x0AD0	0x59E14802  CMP.B	R2, #128
0x0AD4	0x002002C5  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550166
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1054 :: 		
0x0AD8	0x44324560  ADD.L	R3, R4, #86
0x0ADC	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 20 (R5)
0x0AE0	0x4451500D  BEXTU.L	R5, R2, #256
;__Lib_UART.c, 1055 :: 		
0x0AE4	0x44224550  ADD.L	R2, R4, #85
0x0AE8	0xA8210000  LDI.B	R2, R2, #0
0x0AEC	0x442147F4  AND.L	R2, R2, #127
0x0AF0	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1056 :: 		
0x0AF4	0x44224560  ADD.L	R2, R4, #86
0x0AF8	0xA8210000  LDI.B	R2, R2, #0
0x0AFC	0x4411500D  BEXTU.L	R1, R2, #256
0x0B00	0x64200027  LDK.L	R2, #39
0x0B04	0x44024000  MOVE.L	R0, R4
0x0B08	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
0x0B0C	0x4432D00D  BEXTU.L	R3, R5, #256
;__Lib_UART.c, 1057 :: 		
0x0B10	0x003002C6  JMP	L___Lib_UART_UARTX_Read_Reg55056
L___Lib_UART_UARTX_Read_Reg550166:
;__Lib_UART.c, 1052 :: 		
0x0B14	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_UART.c, 1057 :: 		
L___Lib_UART_UARTX_Read_Reg55056:
;__Lib_UART.c, 1060 :: 		
; tmpLCR start address is: 12 (R3)
0x0B18	0x64100020  LDK.L	R1, #32
0x0B1C	0x44024000  MOVE.L	R0, R4
0x0B20	0x00340233  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x0B24	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1063 :: 		
0x0B28	0x4421C804  AND.L	R2, R3, #128
0x0B2C	0x59E14802  CMP.B	R2, #128
0x0B30	0x002002D5  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55057
;__Lib_UART.c, 1065 :: 		
0x0B34	0x44224560  ADD.L	R2, R4, #86
0x0B38	0xB0218000  STI.B	R2, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1066 :: 		
0x0B3C	0x44224560  ADD.L	R2, R4, #86
0x0B40	0xA8210000  LDI.B	R2, R2, #0
0x0B44	0x4411500D  BEXTU.L	R1, R2, #256
0x0B48	0x64200027  LDK.L	R2, #39
0x0B4C	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0B50	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1067 :: 		
L___Lib_UART_UARTX_Read_Reg55057:
;__Lib_UART.c, 1068 :: 		
0x0B54	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
0x0B58	0x003003EC  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1071 :: 		
L___Lib_UART_UARTX_Read_Reg55058:
;__Lib_UART.c, 1074 :: 		
; tmpLCR start address is: 24 (R6)
; UARTx start address is: 16 (R4)
0x0B5C	0x44224560  ADD.L	R2, R4, #86
0x0B60	0xA8210000  LDI.B	R2, R2, #0
0x0B64	0x44214804  AND.L	R2, R2, #128
0x0B68	0x59E14802  CMP.B	R2, #128
0x0B6C	0x002002E9  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550167
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1076 :: 		
0x0B70	0x44324560  ADD.L	R3, R4, #86
0x0B74	0xA8518000  LDI.B	R5, R3, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1077 :: 		
0x0B78	0x44224550  ADD.L	R2, R4, #85
0x0B7C	0xA8210000  LDI.B	R2, R2, #0
0x0B80	0x442147F4  AND.L	R2, R2, #127
0x0B84	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1078 :: 		
0x0B88	0x44224560  ADD.L	R2, R4, #86
0x0B8C	0xA8210000  LDI.B	R2, R2, #0
0x0B90	0x4411500D  BEXTU.L	R1, R2, #256
0x0B94	0x64200027  LDK.L	R2, #39
0x0B98	0x44024000  MOVE.L	R0, R4
0x0B9C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1079 :: 		
0x0BA0	0x003002EA  JMP	L___Lib_UART_UARTX_Read_Reg55059
L___Lib_UART_UARTX_Read_Reg550167:
;__Lib_UART.c, 1074 :: 		
0x0BA4	0x4453500D  BEXTU.L	R5, R6, #256
;__Lib_UART.c, 1079 :: 		
L___Lib_UART_UARTX_Read_Reg55059:
;__Lib_UART.c, 1082 :: 		
; tmpLCR start address is: 20 (R5)
0x0BA8	0x44224540  ADD.L	R2, R4, #84
0x0BAC	0xA8210000  LDI.B	R2, R2, #0
0x0BB0	0x44214804  AND.L	R2, R2, #128
0x0BB4	0x59E14802  CMP.B	R2, #128
0x0BB8	0x002002FA  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55060
;__Lib_UART.c, 1085 :: 		
0x0BBC	0x6420002B  LDK.L	R2, #43
0x0BC0	0x64100000  LDK.L	R1, #0
0x0BC4	0x44024000  MOVE.L	R0, R4
0x0BC8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1088 :: 		
0x0BCC	0x44224540  ADD.L	R2, R4, #84
0x0BD0	0xA8210000  LDI.B	R2, R2, #0
0x0BD4	0x442147F4  AND.L	R2, R2, #127
0x0BD8	0x4411500D  BEXTU.L	R1, R2, #256
0x0BDC	0x64200035  LDK.L	R2, #53
0x0BE0	0x44024000  MOVE.L	R0, R4
0x0BE4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1089 :: 		
L___Lib_UART_UARTX_Read_Reg55060:
;__Lib_UART.c, 1092 :: 		
0x0BE8	0x64100024  LDK.L	R1, #36
0x0BEC	0x44024000  MOVE.L	R0, R4
0x0BF0	0x00340233  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 24 (R6)
0x0BF4	0x4460500D  BEXTU.L	R6, R0, #256
;__Lib_UART.c, 1094 :: 		
0x0BF8	0x44224540  ADD.L	R2, R4, #84
0x0BFC	0xA8210000  LDI.B	R2, R2, #0
0x0C00	0x44214804  AND.L	R2, R2, #128
0x0C04	0x59E14802  CMP.B	R2, #128
0x0C08	0x0020030E  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55061
;__Lib_UART.c, 1097 :: 		
0x0C0C	0x6420002B  LDK.L	R2, #43
0x0C10	0x64100000  LDK.L	R1, #0
0x0C14	0x44024000  MOVE.L	R0, R4
0x0C18	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1100 :: 		
0x0C1C	0x44224540  ADD.L	R2, R4, #84
0x0C20	0xA8210000  LDI.B	R2, R2, #0
0x0C24	0x44214805  OR.L	R2, R2, #128
0x0C28	0x4411500D  BEXTU.L	R1, R2, #256
0x0C2C	0x64200035  LDK.L	R2, #53
0x0C30	0x44024000  MOVE.L	R0, R4
0x0C34	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1101 :: 		
L___Lib_UART_UARTX_Read_Reg55061:
;__Lib_UART.c, 1104 :: 		
0x0C38	0x4422C804  AND.L	R2, R5, #128
0x0C3C	0x59E14802  CMP.B	R2, #128
0x0C40	0x00200319  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55062
;__Lib_UART.c, 1106 :: 		
0x0C44	0x44224560  ADD.L	R2, R4, #86
0x0C48	0xB0228000  STI.B	R2, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1107 :: 		
0x0C4C	0x44224560  ADD.L	R2, R4, #86
0x0C50	0xA8210000  LDI.B	R2, R2, #0
0x0C54	0x4411500D  BEXTU.L	R1, R2, #256
0x0C58	0x64200027  LDK.L	R2, #39
0x0C5C	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0C60	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1108 :: 		
L___Lib_UART_UARTX_Read_Reg55062:
;__Lib_UART.c, 1109 :: 		
0x0C64	0x4403500D  BEXTU.L	R0, R6, #256
; regVal end address is: 24 (R6)
0x0C68	0x003003EC  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1112 :: 		
L___Lib_UART_UARTX_Read_Reg55063:
;__Lib_UART.c, 1113 :: 		
; tmpLCR start address is: 24 (R6)
; addr start address is: 20 (R5)
; UARTx start address is: 16 (R4)
L___Lib_UART_UARTX_Read_Reg55064:
;__Lib_UART.c, 1114 :: 		
L___Lib_UART_UARTX_Read_Reg55065:
;__Lib_UART.c, 1118 :: 		
0x0C6C	0x44224560  ADD.L	R2, R4, #86
0x0C70	0xA8210000  LDI.B	R2, R2, #0
0x0C74	0x59E14BF2  CMP.B	R2, #191
0x0C78	0x0020032E  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550168
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1120 :: 		
0x0C7C	0x44324560  ADD.L	R3, R4, #86
0x0C80	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 24 (R6)
0x0C84	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_UART.c, 1121 :: 		
0x0C88	0x44224550  ADD.L	R2, R4, #85
0x0C8C	0xA8210000  LDI.B	R2, R2, #0
0x0C90	0x442147F4  AND.L	R2, R2, #127
0x0C94	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1122 :: 		
0x0C98	0x44224560  ADD.L	R2, R4, #86
0x0C9C	0xA8210000  LDI.B	R2, R2, #0
0x0CA0	0x4411500D  BEXTU.L	R1, R2, #256
0x0CA4	0x64200027  LDK.L	R2, #39
0x0CA8	0x44024000  MOVE.L	R0, R4
0x0CAC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 24 (R6)
0x0CB0	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_UART.c, 1123 :: 		
0x0CB4	0x0030032F  JMP	L___Lib_UART_UARTX_Read_Reg55066
L___Lib_UART_UARTX_Read_Reg550168:
;__Lib_UART.c, 1118 :: 		
0x0CB8	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_UART.c, 1123 :: 		
L___Lib_UART_UARTX_Read_Reg55066:
;__Lib_UART.c, 1126 :: 		
; tmpLCR start address is: 12 (R3)
0x0CBC	0x4422D00D  BEXTU.L	R2, R5, #256
; addr end address is: 20 (R5)
0x0CC0	0x4411500D  BEXTU.L	R1, R2, #256
0x0CC4	0x44024000  MOVE.L	R0, R4
0x0CC8	0x00340233  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x0CCC	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1129 :: 		
0x0CD0	0x59E1CBF2  CMP.B	R3, #191
0x0CD4	0x0020033E  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55067
;__Lib_UART.c, 1131 :: 		
0x0CD8	0x44224560  ADD.L	R2, R4, #86
0x0CDC	0xB0218000  STI.B	R2, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1132 :: 		
0x0CE0	0x44224560  ADD.L	R2, R4, #86
0x0CE4	0xA8210000  LDI.B	R2, R2, #0
0x0CE8	0x4411500D  BEXTU.L	R1, R2, #256
0x0CEC	0x64200027  LDK.L	R2, #39
0x0CF0	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0CF4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1133 :: 		
L___Lib_UART_UARTX_Read_Reg55067:
;__Lib_UART.c, 1134 :: 		
0x0CF8	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
0x0CFC	0x003003EC  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1137 :: 		
L___Lib_UART_UARTX_Read_Reg55068:
;__Lib_UART.c, 1145 :: 		
; UARTx start address is: 16 (R4)
0x0D00	0x44224560  ADD.L	R2, R4, #86
0x0D04	0xA8210000  LDI.B	R2, R2, #0
0x0D08	0x4411500D  BEXTU.L	R1, R2, #256
0x0D0C	0x64200027  LDK.L	R2, #39
0x0D10	0x44024000  MOVE.L	R0, R4
0x0D14	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1146 :: 		
0x0D18	0x44224560  ADD.L	R2, R4, #86
0x0D1C	0xA8210000  LDI.B	R2, R2, #0
0x0D20	0x59E14BF2  CMP.B	R2, #191
0x0D24	0x0020034F  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55069
;__Lib_UART.c, 1148 :: 		
0x0D28	0x44324550  ADD.L	R3, R4, #85
0x0D2C	0xA8218000  LDI.B	R2, R3, #0
0x0D30	0x44214805  OR.L	R2, R2, #128
0x0D34	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1149 :: 		
0x0D38	0x00300353  JMP	L___Lib_UART_UARTX_Read_Reg55070
L___Lib_UART_UARTX_Read_Reg55069:
;__Lib_UART.c, 1152 :: 		
0x0D3C	0x44324550  ADD.L	R3, R4, #85
0x0D40	0x44224560  ADD.L	R2, R4, #86
0x0D44	0xA8210000  LDI.B	R2, R2, #0
0x0D48	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1153 :: 		
L___Lib_UART_UARTX_Read_Reg55070:
;__Lib_UART.c, 1155 :: 		
0x0D4C	0x44224550  ADD.L	R2, R4, #85
; UARTx end address is: 16 (R4)
0x0D50	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 1156 :: 		
; regVal end address is: 0 (R0)
0x0D54	0x003003EC  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1159 :: 		
L___Lib_UART_UARTX_Read_Reg55071:
;__Lib_UART.c, 1166 :: 		
; tmpLCR start address is: 24 (R6)
; addr start address is: 20 (R5)
; UARTx start address is: 16 (R4)
0x0D58	0x44224560  ADD.L	R2, R4, #86
0x0D5C	0xA8210000  LDI.B	R2, R2, #0
0x0D60	0x59E14BF2  CMP.B	R2, #191
0x0D64	0x00200367  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550169
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1168 :: 		
0x0D68	0x44324560  ADD.L	R3, R4, #86
0x0D6C	0xA8618000  LDI.B	R6, R3, #0
; tmpLCR start address is: 24 (R6)
;__Lib_UART.c, 1169 :: 		
0x0D70	0x44224550  ADD.L	R2, R4, #85
0x0D74	0xA8210000  LDI.B	R2, R2, #0
0x0D78	0x442147F4  AND.L	R2, R2, #127
0x0D7C	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1170 :: 		
0x0D80	0x44224560  ADD.L	R2, R4, #86
0x0D84	0xA8210000  LDI.B	R2, R2, #0
0x0D88	0x4411500D  BEXTU.L	R1, R2, #256
0x0D8C	0x64200027  LDK.L	R2, #39
0x0D90	0x44024000  MOVE.L	R0, R4
0x0D94	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1171 :: 		
0x0D98	0x00300367  JMP	L___Lib_UART_UARTX_Read_Reg55072
L___Lib_UART_UARTX_Read_Reg550169:
;__Lib_UART.c, 1166 :: 		
;__Lib_UART.c, 1171 :: 		
L___Lib_UART_UARTX_Read_Reg55072:
;__Lib_UART.c, 1174 :: 		
; tmpLCR start address is: 24 (R6)
0x0D9C	0x44224540  ADD.L	R2, R4, #84
0x0DA0	0xA8210000  LDI.B	R2, R2, #0
0x0DA4	0x44214804  AND.L	R2, R2, #128
0x0DA8	0x59E14802  CMP.B	R2, #128
0x0DAC	0x00200377  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55073
;__Lib_UART.c, 1177 :: 		
0x0DB0	0x6420002B  LDK.L	R2, #43
0x0DB4	0x64100000  LDK.L	R1, #0
0x0DB8	0x44024000  MOVE.L	R0, R4
0x0DBC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1179 :: 		
0x0DC0	0x44224540  ADD.L	R2, R4, #84
0x0DC4	0xA8210000  LDI.B	R2, R2, #0
0x0DC8	0x442147F4  AND.L	R2, R2, #127
0x0DCC	0x4411500D  BEXTU.L	R1, R2, #256
0x0DD0	0x64200035  LDK.L	R2, #53
0x0DD4	0x44024000  MOVE.L	R0, R4
0x0DD8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1180 :: 		
L___Lib_UART_UARTX_Read_Reg55073:
;__Lib_UART.c, 1183 :: 		
0x0DDC	0x4422D00D  BEXTU.L	R2, R5, #256
; addr end address is: 20 (R5)
0x0DE0	0x4411500D  BEXTU.L	R1, R2, #256
0x0DE4	0x44024000  MOVE.L	R0, R4
0x0DE8	0x00340233  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x0DEC	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1186 :: 		
0x0DF0	0x44224540  ADD.L	R2, R4, #84
0x0DF4	0xA8210000  LDI.B	R2, R2, #0
0x0DF8	0x44214804  AND.L	R2, R2, #128
0x0DFC	0x59E14802  CMP.B	R2, #128
0x0E00	0x0020038C  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55074
;__Lib_UART.c, 1188 :: 		
0x0E04	0x6420002B  LDK.L	R2, #43
0x0E08	0x64100000  LDK.L	R1, #0
0x0E0C	0x44024000  MOVE.L	R0, R4
0x0E10	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1189 :: 		
0x0E14	0x44224540  ADD.L	R2, R4, #84
0x0E18	0xA8210000  LDI.B	R2, R2, #0
0x0E1C	0x44214805  OR.L	R2, R2, #128
0x0E20	0x4411500D  BEXTU.L	R1, R2, #256
0x0E24	0x64200035  LDK.L	R2, #53
0x0E28	0x44024000  MOVE.L	R0, R4
0x0E2C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1190 :: 		
L___Lib_UART_UARTX_Read_Reg55074:
;__Lib_UART.c, 1193 :: 		
0x0E30	0x59E34BF2  CMP.B	R6, #191
0x0E34	0x00200396  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55075
;__Lib_UART.c, 1195 :: 		
0x0E38	0x44224560  ADD.L	R2, R4, #86
0x0E3C	0xB0230000  STI.B	R2, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1196 :: 		
0x0E40	0x44224560  ADD.L	R2, R4, #86
0x0E44	0xA8210000  LDI.B	R2, R2, #0
0x0E48	0x4411500D  BEXTU.L	R1, R2, #256
0x0E4C	0x64200027  LDK.L	R2, #39
0x0E50	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0E54	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1197 :: 		
L___Lib_UART_UARTX_Read_Reg55075:
;__Lib_UART.c, 1198 :: 		
0x0E58	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
0x0E5C	0x003003EC  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1201 :: 		
L___Lib_UART_UARTX_Read_Reg55076:
;__Lib_UART.c, 1208 :: 		
; tmpLCR start address is: 24 (R6)
; UARTx start address is: 16 (R4)
0x0E60	0x44224560  ADD.L	R2, R4, #86
0x0E64	0xA8210000  LDI.B	R2, R2, #0
0x0E68	0x59E14BF2  CMP.B	R2, #191
0x0E6C	0x002003A9  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550170
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1210 :: 		
0x0E70	0x44324560  ADD.L	R3, R4, #86
0x0E74	0xA8518000  LDI.B	R5, R3, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1211 :: 		
0x0E78	0x44224550  ADD.L	R2, R4, #85
0x0E7C	0xA8210000  LDI.B	R2, R2, #0
0x0E80	0x442147F4  AND.L	R2, R2, #127
0x0E84	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1212 :: 		
0x0E88	0x44224560  ADD.L	R2, R4, #86
0x0E8C	0xA8210000  LDI.B	R2, R2, #0
0x0E90	0x4411500D  BEXTU.L	R1, R2, #256
0x0E94	0x64200027  LDK.L	R2, #39
0x0E98	0x44024000  MOVE.L	R0, R4
0x0E9C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1213 :: 		
0x0EA0	0x003003AA  JMP	L___Lib_UART_UARTX_Read_Reg55077
L___Lib_UART_UARTX_Read_Reg550170:
;__Lib_UART.c, 1208 :: 		
0x0EA4	0x4453500D  BEXTU.L	R5, R6, #256
;__Lib_UART.c, 1213 :: 		
L___Lib_UART_UARTX_Read_Reg55077:
;__Lib_UART.c, 1215 :: 		
; tmpLCR start address is: 20 (R5)
0x0EA8	0x44224540  ADD.L	R2, R4, #84
0x0EAC	0xA8210000  LDI.B	R2, R2, #0
0x0EB0	0x44214404  AND.L	R2, R2, #64
0x0EB4	0x59E14402  CMP.B	R2, #64
0x0EB8	0x002003BA  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55078
;__Lib_UART.c, 1218 :: 		
0x0EBC	0x6420002B  LDK.L	R2, #43
0x0EC0	0x64100000  LDK.L	R1, #0
0x0EC4	0x44024000  MOVE.L	R0, R4
0x0EC8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1220 :: 		
0x0ECC	0x44224540  ADD.L	R2, R4, #84
0x0ED0	0xA8210000  LDI.B	R2, R2, #0
0x0ED4	0x44217BF4  AND.L	R2, R2, #-65
0x0ED8	0x4411500D  BEXTU.L	R1, R2, #256
0x0EDC	0x64200035  LDK.L	R2, #53
0x0EE0	0x44024000  MOVE.L	R0, R4
0x0EE4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1221 :: 		
L___Lib_UART_UARTX_Read_Reg55078:
;__Lib_UART.c, 1224 :: 		
0x0EE8	0x64100029  LDK.L	R1, #41
0x0EEC	0x44024000  MOVE.L	R0, R4
0x0EF0	0x00340233  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 24 (R6)
0x0EF4	0x4460500D  BEXTU.L	R6, R0, #256
;__Lib_UART.c, 1226 :: 		
0x0EF8	0x44224540  ADD.L	R2, R4, #84
0x0EFC	0xA8210000  LDI.B	R2, R2, #0
0x0F00	0x44214404  AND.L	R2, R2, #64
0x0F04	0x59E14402  CMP.B	R2, #64
0x0F08	0x002003CE  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55079
;__Lib_UART.c, 1229 :: 		
0x0F0C	0x6420002B  LDK.L	R2, #43
0x0F10	0x64100000  LDK.L	R1, #0
0x0F14	0x44024000  MOVE.L	R0, R4
0x0F18	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1231 :: 		
0x0F1C	0x44224540  ADD.L	R2, R4, #84
0x0F20	0xA8210000  LDI.B	R2, R2, #0
0x0F24	0x44214405  OR.L	R2, R2, #64
0x0F28	0x4411500D  BEXTU.L	R1, R2, #256
0x0F2C	0x64200035  LDK.L	R2, #53
0x0F30	0x44024000  MOVE.L	R0, R4
0x0F34	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1232 :: 		
L___Lib_UART_UARTX_Read_Reg55079:
;__Lib_UART.c, 1235 :: 		
0x0F38	0x59E2CBF2  CMP.B	R5, #191
0x0F3C	0x002003D8  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55080
;__Lib_UART.c, 1237 :: 		
0x0F40	0x44224560  ADD.L	R2, R4, #86
0x0F44	0xB0228000  STI.B	R2, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1238 :: 		
0x0F48	0x44224560  ADD.L	R2, R4, #86
0x0F4C	0xA8210000  LDI.B	R2, R2, #0
0x0F50	0x4411500D  BEXTU.L	R1, R2, #256
0x0F54	0x64200027  LDK.L	R2, #39
0x0F58	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0F5C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1239 :: 		
L___Lib_UART_UARTX_Read_Reg55080:
;__Lib_UART.c, 1240 :: 		
0x0F60	0x4403500D  BEXTU.L	R0, R6, #256
; regVal end address is: 24 (R6)
0x0F64	0x003003EC  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1243 :: 		
L___Lib_UART_UARTX_Read_Reg55081:
;__Lib_UART.c, 1244 :: 		
; regVal start address is: 0 (R0)
0x0F68	0x003003EC  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1245 :: 		
L___Lib_UART_UARTX_Read_Reg55053:
; tmpLCR start address is: 24 (R6)
; addr start address is: 20 (R5)
; UARTx start address is: 16 (R4)
0x0F6C	0x59E2C202  CMP.B	R5, #32
0x0F70	0x002802B1  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55055
0x0F74	0x59E2C242  CMP.B	R5, #36
0x0F78	0x002802D7  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55058
0x0F7C	0x59E2C252  CMP.B	R5, #37
0x0F80	0x0028031B  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55063
0x0F84	0x59E2C2A2  CMP.B	R5, #42
0x0F88	0x0028031B  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55064
0x0F8C	0x59E2C2B2  CMP.B	R5, #43
0x0F90	0x0028031B  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55065
0x0F94	0x59E2C272  CMP.B	R5, #39
0x0F98	0x00280340  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55068
0x0F9C	0x59E2C282  CMP.B	R5, #40
0x0FA0	0x00280356  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55071
0x0FA4	0x59E2C292  CMP.B	R5, #41
0x0FA8	0x00280398  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55076
; UARTx end address is: 16 (R4)
; addr end address is: 20 (R5)
; tmpLCR end address is: 24 (R6)
0x0FAC	0x003003DA  JMP	L___Lib_UART_UARTX_Read_Reg55081
; regVal end address is: 0 (R0)
L___Lib_UART_UARTX_Read_Reg55054:
;__Lib_UART.c, 1247 :: 		
; regVal start address is: 0 (R0)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 1248 :: 		
L_end_UARTX_Read_Reg550:
0x0FB0	0xA0000000  RETURN	
; end of __Lib_UART_UARTX_Read_Reg550
__Lib_UART_UARTx_Write_RegDLM:
;__Lib_UART.c, 1500 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x1058	0x44404000  MOVE.L	R4, R0
0x105C	0x4450D00D  BEXTU.L	R5, R1, #256
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; val start address is: 20 (R5)
;__Lib_UART.c, 1505 :: 		
0x1060	0x44324560  ADD.L	R3, R4, #86
0x1064	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 24 (R6)
0x1068	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_UART.c, 1506 :: 		
0x106C	0x44224550  ADD.L	R2, R4, #85
0x1070	0xA8210000  LDI.B	R2, R2, #0
0x1074	0x44214805  OR.L	R2, R2, #128
0x1078	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1507 :: 		
0x107C	0x44224560  ADD.L	R2, R4, #86
0x1080	0xA8210000  LDI.B	R2, R2, #0
0x1084	0x4411500D  BEXTU.L	R1, R2, #256
0x1088	0x64200027  LDK.L	R2, #39
0x108C	0x44024000  MOVE.L	R0, R4
0x1090	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1509 :: 		
0x1094	0x64200022  LDK.L	R2, #34
0x1098	0x4412D00D  BEXTU.L	R1, R5, #256
; val end address is: 20 (R5)
0x109C	0x44024000  MOVE.L	R0, R4
0x10A0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1511 :: 		
0x10A4	0x44224560  ADD.L	R2, R4, #86
0x10A8	0xB0230000  STI.B	R2, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1512 :: 		
0x10AC	0x44224560  ADD.L	R2, R4, #86
0x10B0	0xA8210000  LDI.B	R2, R2, #0
0x10B4	0x4411500D  BEXTU.L	R1, R2, #256
0x10B8	0x64200027  LDK.L	R2, #39
0x10BC	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x10C0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1514 :: 		
;__Lib_UART.c, 1515 :: 		
L_end_UARTx_Write_RegDLM:
0x10C4	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_RegDLM
__Lib_UART_UARTx_Write_RegDLL:
;__Lib_UART.c, 1443 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0208	0x44404000  MOVE.L	R4, R0
0x020C	0x4450D00D  BEXTU.L	R5, R1, #256
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; val start address is: 20 (R5)
;__Lib_UART.c, 1448 :: 		
0x0210	0x44324560  ADD.L	R3, R4, #86
0x0214	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 24 (R6)
0x0218	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_UART.c, 1449 :: 		
0x021C	0x44224550  ADD.L	R2, R4, #85
0x0220	0xA8210000  LDI.B	R2, R2, #0
0x0224	0x44214805  OR.L	R2, R2, #128
0x0228	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1450 :: 		
0x022C	0x44224560  ADD.L	R2, R4, #86
0x0230	0xA8210000  LDI.B	R2, R2, #0
0x0234	0x4411500D  BEXTU.L	R1, R2, #256
0x0238	0x64200027  LDK.L	R2, #39
0x023C	0x44024000  MOVE.L	R0, R4
0x0240	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1452 :: 		
0x0244	0x64200023  LDK.L	R2, #35
0x0248	0x4412D00D  BEXTU.L	R1, R5, #256
; val end address is: 20 (R5)
0x024C	0x44024000  MOVE.L	R0, R4
0x0250	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1454 :: 		
0x0254	0x44224560  ADD.L	R2, R4, #86
0x0258	0xB0230000  STI.B	R2, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1455 :: 		
0x025C	0x44224560  ADD.L	R2, R4, #86
0x0260	0xA8210000  LDI.B	R2, R2, #0
0x0264	0x4411500D  BEXTU.L	R1, R2, #256
0x0268	0x64200027  LDK.L	R2, #39
0x026C	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0270	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1457 :: 		
;__Lib_UART.c, 1458 :: 		
L_end_UARTx_Write_RegDLL:
0x0274	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_RegDLL
__Lib_UART_UARTx_Set_Data_Bits:
;__Lib_UART.c, 1676 :: 		
; bits start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x10C8	0x44704000  MOVE.L	R7, R0
; bits end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; bits start address is: 4 (R1)
;__Lib_UART.c, 1678 :: 		
0x10CC	0x0030045F  JMP	L___Lib_UART_UARTx_Set_Data_Bits115
; bits end address is: 4 (R1)
;__Lib_UART.c, 1680 :: 		
L___Lib_UART_UARTx_Set_Data_Bits117:
;__Lib_UART.c, 1682 :: 		
0x10D0	0x64100027  LDK.L	R1, #39
0x10D4	0x4403C000  MOVE.L	R0, R7
0x10D8	0x003402AC  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x10DC	0x44207FC4  AND.L	R2, R0, #-4
0x10E0	0x4411500D  BEXTU.L	R1, R2, #256
0x10E4	0x64200027  LDK.L	R2, #39
0x10E8	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x10EC	0x003406F3  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1683 :: 		
0x10F0	0x00300468  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1685 :: 		
L___Lib_UART_UARTx_Set_Data_Bits118:
;__Lib_UART.c, 1687 :: 		
; UARTx start address is: 28 (R7)
0x10F4	0x64100027  LDK.L	R1, #39
0x10F8	0x4403C000  MOVE.L	R0, R7
0x10FC	0x003402AC  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1100	0x44207FD4  AND.L	R2, R0, #-3
0x1104	0x4421400C  BEXTS.L	R2, R2, #0
0x1108	0x44214015  OR.L	R2, R2, #1
0x110C	0x4411500D  BEXTU.L	R1, R2, #256
0x1110	0x64200027  LDK.L	R2, #39
0x1114	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1118	0x003406F3  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1688 :: 		
0x111C	0x00300468  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1690 :: 		
L___Lib_UART_UARTx_Set_Data_Bits119:
;__Lib_UART.c, 1692 :: 		
; UARTx start address is: 28 (R7)
0x1120	0x64100027  LDK.L	R1, #39
0x1124	0x4403C000  MOVE.L	R0, R7
0x1128	0x003402AC  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x112C	0x44207FE4  AND.L	R2, R0, #-2
0x1130	0x4421400C  BEXTS.L	R2, R2, #0
0x1134	0x44214025  OR.L	R2, R2, #2
0x1138	0x4411500D  BEXTU.L	R1, R2, #256
0x113C	0x64200027  LDK.L	R2, #39
0x1140	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1144	0x003406F3  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1693 :: 		
0x1148	0x00300468  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1695 :: 		
L___Lib_UART_UARTx_Set_Data_Bits120:
;__Lib_UART.c, 1697 :: 		
; UARTx start address is: 28 (R7)
0x114C	0x64100027  LDK.L	R1, #39
0x1150	0x4403C000  MOVE.L	R0, R7
0x1154	0x003402AC  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1158	0x44204025  OR.L	R2, R0, #2
0x115C	0x4421500D  BEXTU.L	R2, R2, #256
0x1160	0x44214015  OR.L	R2, R2, #1
0x1164	0x4411500D  BEXTU.L	R1, R2, #256
0x1168	0x64200027  LDK.L	R2, #39
0x116C	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1170	0x003406F3  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1698 :: 		
0x1174	0x00300468  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1700 :: 		
L___Lib_UART_UARTx_Set_Data_Bits121:
;__Lib_UART.c, 1701 :: 		
0x1178	0x00300468  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1702 :: 		
L___Lib_UART_UARTx_Set_Data_Bits115:
; bits start address is: 4 (R1)
; UARTx start address is: 28 (R7)
0x117C	0x59E0C002  CMP.B	R1, #0
0x1180	0x00280434  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits117
0x1184	0x59E0C012  CMP.B	R1, #1
0x1188	0x0028043D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits118
0x118C	0x59E0C022  CMP.B	R1, #2
0x1190	0x00280448  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits119
0x1194	0x59E0C032  CMP.B	R1, #3
0x1198	0x00280453  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits120
; UARTx end address is: 28 (R7)
; bits end address is: 4 (R1)
0x119C	0x0030045E  JMP	L___Lib_UART_UARTx_Set_Data_Bits121
L___Lib_UART_UARTx_Set_Data_Bits116:
;__Lib_UART.c, 1704 :: 		
;__Lib_UART.c, 1705 :: 		
L_end_UARTx_Set_Data_Bits:
0x11A0	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Data_Bits
__Lib_UART_UARTx_Set_Stop_Bits:
;__Lib_UART.c, 1718 :: 		
; stop start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x1548	0x44704000  MOVE.L	R7, R0
; stop end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; stop start address is: 4 (R1)
;__Lib_UART.c, 1720 :: 		
0x154C	0x59E0C002  CMP.B	R1, #0
0x1550	0x0020055E  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Set_Stop_Bits122
; stop end address is: 4 (R1)
;__Lib_UART.c, 1722 :: 		
0x1554	0x64100027  LDK.L	R1, #39
0x1558	0x4403C000  MOVE.L	R0, R7
0x155C	0x003402AC  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1560	0x44207FB4  AND.L	R2, R0, #-5
0x1564	0x4411500D  BEXTU.L	R1, R2, #256
0x1568	0x64200027  LDK.L	R2, #39
0x156C	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1570	0x003406F3  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1723 :: 		
0x1574	0x00300566  JMP	L___Lib_UART_UARTx_Set_Stop_Bits123
L___Lib_UART_UARTx_Set_Stop_Bits122:
;__Lib_UART.c, 1726 :: 		
; UARTx start address is: 28 (R7)
0x1578	0x64100027  LDK.L	R1, #39
0x157C	0x4403C000  MOVE.L	R0, R7
0x1580	0x003402AC  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1584	0x44204045  OR.L	R2, R0, #4
0x1588	0x4411500D  BEXTU.L	R1, R2, #256
0x158C	0x64200027  LDK.L	R2, #39
0x1590	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1594	0x003406F3  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1727 :: 		
L___Lib_UART_UARTx_Set_Stop_Bits123:
;__Lib_UART.c, 1729 :: 		
;__Lib_UART.c, 1730 :: 		
L_end_UARTx_Set_Stop_Bits:
0x1598	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Stop_Bits
__Lib_UART_UARTx_Set_Polarity:
;__Lib_UART.c, 1743 :: 		
; parity start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x1430	0x44704000  MOVE.L	R7, R0
; parity end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; parity start address is: 4 (R1)
;__Lib_UART.c, 1745 :: 		
0x1434	0x00300547  JMP	L___Lib_UART_UARTx_Set_Polarity124
; parity end address is: 4 (R1)
;__Lib_UART.c, 1747 :: 		
L___Lib_UART_UARTx_Set_Polarity126:
;__Lib_UART.c, 1749 :: 		
0x1438	0x64100027  LDK.L	R1, #39
0x143C	0x4403C000  MOVE.L	R0, R7
0x1440	0x003402AC  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1444	0x44207F74  AND.L	R2, R0, #-9
0x1448	0x4411500D  BEXTU.L	R1, R2, #256
0x144C	0x64200027  LDK.L	R2, #39
0x1450	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1454	0x003406F3  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1750 :: 		
0x1458	0x00300551  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1752 :: 		
L___Lib_UART_UARTx_Set_Polarity127:
;__Lib_UART.c, 1754 :: 		
; UARTx start address is: 28 (R7)
0x145C	0x64100027  LDK.L	R1, #39
0x1460	0x4403C000  MOVE.L	R0, R7
0x1464	0x003402AC  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1468	0x44204085  OR.L	R2, R0, #8
0x146C	0x4421500D  BEXTU.L	R2, R2, #256
0x1470	0x44217EF4  AND.L	R2, R2, #-17
0x1474	0x4411500D  BEXTU.L	R1, R2, #256
0x1478	0x64200027  LDK.L	R2, #39
0x147C	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1480	0x003406F3  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1755 :: 		
0x1484	0x00300551  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1757 :: 		
L___Lib_UART_UARTx_Set_Polarity128:
;__Lib_UART.c, 1759 :: 		
; UARTx start address is: 28 (R7)
0x1488	0x64100027  LDK.L	R1, #39
0x148C	0x4403C000  MOVE.L	R0, R7
0x1490	0x003402AC  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1494	0x44204085  OR.L	R2, R0, #8
0x1498	0x4421500D  BEXTU.L	R2, R2, #256
0x149C	0x44214105  OR.L	R2, R2, #16
0x14A0	0x4411500D  BEXTU.L	R1, R2, #256
0x14A4	0x64200027  LDK.L	R2, #39
0x14A8	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x14AC	0x003406F3  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1760 :: 		
0x14B0	0x00300551  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1762 :: 		
L___Lib_UART_UARTx_Set_Polarity129:
;__Lib_UART.c, 1764 :: 		
; UARTx start address is: 28 (R7)
0x14B4	0x64100027  LDK.L	R1, #39
0x14B8	0x4403C000  MOVE.L	R0, R7
0x14BC	0x003402AC  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x14C0	0x44204085  OR.L	R2, R0, #8
0x14C4	0x4421500D  BEXTU.L	R2, R2, #256
0x14C8	0x44214205  OR.L	R2, R2, #32
0x14CC	0x4421500D  BEXTU.L	R2, R2, #256
0x14D0	0x44217EF4  AND.L	R2, R2, #-17
0x14D4	0x4411500D  BEXTU.L	R1, R2, #256
0x14D8	0x64200027  LDK.L	R2, #39
0x14DC	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x14E0	0x003406F3  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1765 :: 		
0x14E4	0x00300551  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1767 :: 		
L___Lib_UART_UARTx_Set_Polarity130:
;__Lib_UART.c, 1769 :: 		
; UARTx start address is: 28 (R7)
0x14E8	0x64100027  LDK.L	R1, #39
0x14EC	0x4403C000  MOVE.L	R0, R7
0x14F0	0x003402AC  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x14F4	0x44204085  OR.L	R2, R0, #8
0x14F8	0x4421500D  BEXTU.L	R2, R2, #256
0x14FC	0x44214205  OR.L	R2, R2, #32
0x1500	0x4421500D  BEXTU.L	R2, R2, #256
0x1504	0x44214105  OR.L	R2, R2, #16
0x1508	0x4411500D  BEXTU.L	R1, R2, #256
0x150C	0x64200027  LDK.L	R2, #39
0x1510	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1514	0x003406F3  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1770 :: 		
0x1518	0x00300551  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1772 :: 		
L___Lib_UART_UARTx_Set_Polarity124:
; parity start address is: 4 (R1)
; UARTx start address is: 28 (R7)
0x151C	0x59E0C002  CMP.B	R1, #0
0x1520	0x0028050E  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity126
0x1524	0x59E0C012  CMP.B	R1, #1
0x1528	0x00280517  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity127
0x152C	0x59E0C022  CMP.B	R1, #2
0x1530	0x00280522  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity128
0x1534	0x59E0C032  CMP.B	R1, #3
0x1538	0x0028052D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity129
0x153C	0x59E0C042  CMP.B	R1, #4
0x1540	0x0028053A  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity130
; UARTx end address is: 28 (R7)
; parity end address is: 4 (R1)
L___Lib_UART_UARTx_Set_Polarity125:
;__Lib_UART.c, 1774 :: 		
;__Lib_UART.c, 1775 :: 		
L_end_UARTx_Set_Polarity:
0x1544	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Polarity
__Lib_UART_UARTx_Set_Flow_Control:
;__Lib_UART.c, 1792 :: 		
; UARTx start address is: 0 (R0)
0x15FC	0x44704000  MOVE.L	R7, R0
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
;__Lib_UART.c, 1797 :: 		
0x1600	0x64100028  LDK.L	R1, #40
0x1604	0x4403C000  MOVE.L	R0, R7
0x1608	0x003402AC  CALL	__Lib_UART_UARTX_Read_Reg550+0
;__Lib_UART.c, 1798 :: 		
0x160C	0x44104DF4  AND.L	R1, R0, #223
;__Lib_UART.c, 1799 :: 		
0x1610	0x64200028  LDK.L	R2, #40
0x1614	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1618	0x003406F3  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1800 :: 		
L_end_UARTx_Set_Flow_Control:
0x161C	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Flow_Control
easyft90x_v7_FT900__log_init2:
;__ef_ft900_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ef_ft900_log.c, 32 :: 		UART2_Init(baud);
; baud end address is: 0 (R0)
0x36F0	0x00340C60  CALL	_UART2_Init+0
;__ef_ft900_log.c, 33 :: 		logger = UART2_Write;
0x36F4	0x64102E90  LDK.L	R1, #_UART2_Write+0
0x36F8	0xBC10024C  STA.L	_logger+0, R1
;__ef_ft900_log.c, 34 :: 		return 0;
0x36FC	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 35 :: 		}
L_end__log_init2:
0x3700	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_init2
easyft90x_v7_FT900__log_initUart:
;__ef_ft900_log.c, 37 :: 		static T_mikrobus_ret _log_initUart(uint32_t baud)
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ef_ft900_log.c, 39 :: 		UART1_Init(baud);
; baud end address is: 0 (R0)
0x3F30	0x00340D47  CALL	_UART1_Init+0
;__ef_ft900_log.c, 40 :: 		logger = UART1_Write;
0x3F34	0x64102E70  LDK.L	R1, #_UART1_Write+0
0x3F38	0xBC10024C  STA.L	_logger+0, R1
;__ef_ft900_log.c, 41 :: 		return 0;
0x3F3C	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 42 :: 		}
L_end__log_initUart:
0x3F40	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_initUart
_UART1_Init:
;__Lib_UART.c, 624 :: 		
; baudRate start address is: 0 (R0)
0x351C	0x95D00004  LINK	LR, #4
; baudRate end address is: 0 (R0)
; baudRate start address is: 0 (R0)
;__Lib_UART.c, 626 :: 		
0x3520	0xC4100104  LDA.L	R1, __Lib_UART_UART1+0
0x3524	0xB5F08000  STI.L	SP, #0, R1
0x3528	0x64400000  LDK.L	R4, #0
0x352C	0x64300000  LDK.L	R3, #0
0x3530	0x64200003  LDK.L	R2, #3
0x3534	0x44104000  MOVE.L	R1, R0
; baudRate end address is: 0 (R0)
0x3538	0xAC0F8000  LDI.L	R0, SP, #0
0x353C	0x00340BB6  CALL	__Lib_UART_UARTx_Init_Advanced+0
;__Lib_UART.c, 627 :: 		
L_end_UART1_Init:
0x3540	0x99D00000  UNLINK	LR
0x3544	0xA0000000  RETURN	
; end of _UART1_Init
_applicationInit:
;Click_IR_Grid_FT90x.c, 52 :: 		void applicationInit()
;Click_IR_Grid_FT90x.c, 54 :: 		irgrid_i2cDriverInit( (T_IRGRID_P)&_MIKROBUS1_GPIO, (T_IRGRID_P)&_MIKROBUS1_I2C, 0x50, 0x60);
0x4D20	0x64300060  LDK.L	R3, #96
0x4D24	0x64200050  LDK.L	R2, #80
0x4D28	0x64104F64  LDK.L	R1, #__MIKROBUS1_I2C+0
0x4D2C	0x64004E6C  LDK.L	R0, #__MIKROBUS1_GPIO+0
0x4D30	0x00341289  CALL	_irgrid_i2cDriverInit+0
;Click_IR_Grid_FT90x.c, 55 :: 		Delay_ms( 100 );
0x4D34	0x6DC01353  LPM.L	R28, $+24
0x4D38	0x44004000  NOP	
L_applicationInit2:
0x4D3C	0x45CE4012  SUB.L	R28, R28, #1
0x4D40	0x5DEE4002  CMP.L	R28, #0
0x4D44	0x0020134F  JMPC	R30, Z, #0, L_applicationInit2
0x4D48	0x00301354  JMP	$+8
0x4D4C	0x0032DCD3  	#3333331
0x4D50	0x44004000  NOP	
0x4D54	0x44004000  NOP	
;Click_IR_Grid_FT90x.c, 56 :: 		irgrid_deviceInit( 16 );
0x4D58	0x64000010  LDK.L	R0, #16
0x4D5C	0x0034126C  CALL	_irgrid_deviceInit+0
;Click_IR_Grid_FT90x.c, 58 :: 		mikrobus_logWrite( "IR GRID INITIALIZED", _LOG_LINE);
0x4D60	0x6400000E  LDK.L	R0, #?lstr1_Click_IR_Grid_FT90x+0
0x4D64	0x64100002  LDK.L	R1, #2
0x4D68	0x0034116B  CALL	_mikrobus_logWrite+0
;Click_IR_Grid_FT90x.c, 59 :: 		mikrobus_logWrite( "IR GRID TEMPERATURE MESUREMENT",_LOG_LINE);
0x4D6C	0x64000022  LDK.L	R0, #?lstr2_Click_IR_Grid_FT90x+0
0x4D70	0x64100002  LDK.L	R1, #2
0x4D74	0x0034116B  CALL	_mikrobus_logWrite+0
;Click_IR_Grid_FT90x.c, 60 :: 		}
L_end_applicationInit:
0x4D78	0xA0000000  RETURN	
; end of _applicationInit
_irgrid_i2cDriverInit:
;__irgrid_Driver.c, 573 :: 		void irgrid_i2cDriverInit(T_IRGRID_P gpioObj, T_IRGRID_P i2cObj, uint8_t slave_eeprom, uint8_t slave)
; slave start address is: 12 (R3)
; slave_eeprom start address is: 8 (R2)
; i2cObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x4A24	0x95D00004  LINK	LR, #4
0x4A28	0xB1F10000  STI.B	SP, #0, R2
0x4A2C	0x44204000  MOVE.L	R2, R0
0x4A30	0xA80F8000  LDI.B	R0, SP, #0
; slave end address is: 12 (R3)
; slave_eeprom end address is: 8 (R2)
; i2cObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 8 (R2)
; i2cObj start address is: 4 (R1)
; slave_eeprom start address is: 0 (R0)
; slave start address is: 12 (R3)
;__irgrid_Driver.c, 575 :: 		_slaveEEPROM = slave_eeprom;
0x4A34	0xB8000367  STA.B	__irgrid_Driver__slaveEEPROM+0, R0
; slave_eeprom end address is: 0 (R0)
;__irgrid_Driver.c, 576 :: 		_slaveRAM = slave;
0x4A38	0xB8300366  STA.B	__irgrid_Driver__slaveRAM+0, R3
; slave end address is: 12 (R3)
;__irgrid_Driver.c, 577 :: 		hal_i2cMap( (T_HAL_P)i2cObj );
0x4A3C	0x4400C000  MOVE.L	R0, R1
; i2cObj end address is: 4 (R1)
0x4A40	0x00341035  CALL	__irgrid_Driver_hal_i2cMap+0
;__irgrid_Driver.c, 578 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x4A44	0x44014000  MOVE.L	R0, R2
; gpioObj end address is: 8 (R2)
0x4A48	0x00341034  CALL	__irgrid_Driver_hal_gpioMap+0
;__irgrid_Driver.c, 582 :: 		}
L_end_irgrid_i2cDriverInit:
0x4A4C	0x99D00000  UNLINK	LR
0x4A50	0xA0000000  RETURN	
; end of _irgrid_i2cDriverInit
__irgrid_Driver_hal_i2cMap:
;__hal_ft90x.c, 87 :: 		static void hal_i2cMap(T_HAL_P i2cObj)
; i2cObj start address is: 0 (R0)
; i2cObj end address is: 0 (R0)
; i2cObj start address is: 0 (R0)
;__hal_ft90x.c, 91 :: 		fp_i2cStart    = tmp->i2cStart;
0x40D4	0xCC100000  LPMI.L	R1, R0, #0
0x40D8	0xBC100368  STA.L	__irgrid_Driver_fp_i2cStart+0, R1
;__hal_ft90x.c, 92 :: 		fp_i2cWrite    = tmp->i2cWrite;
0x40DC	0x44104040  ADD.L	R1, R0, #4
0x40E0	0xCC108000  LPMI.L	R1, R1, #0
0x40E4	0xBC1003F0  STA.L	__irgrid_Driver_fp_i2cWrite+0, R1
;__hal_ft90x.c, 93 :: 		fp_i2cRead     = tmp->i2cRead;
0x40E8	0x44104080  ADD.L	R1, R0, #8
; i2cObj end address is: 0 (R0)
0x40EC	0xCC108000  LPMI.L	R1, R1, #0
0x40F0	0xBC10036C  STA.L	__irgrid_Driver_fp_i2cRead+0, R1
;__hal_ft90x.c, 94 :: 		}
L_end_hal_i2cMap:
0x40F4	0xA0000000  RETURN	
; end of __irgrid_Driver_hal_i2cMap
__irgrid_Driver_hal_gpioMap:
;__irgrid_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
;__irgrid_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x40D0	0xA0000000  RETURN	
; end of __irgrid_Driver_hal_gpioMap
_irgrid_deviceInit:
;__irgrid_Driver.c, 608 :: 		uint8_t irgrid_deviceInit(uint8_t refrate)
; refrate start address is: 0 (R0)
0x49B0	0x95D00004  LINK	LR, #4
; refrate end address is: 0 (R0)
; refrate start address is: 0 (R0)
;__irgrid_Driver.c, 612 :: 		i = 0;
0x49B4	0x64100000  LDK.L	R1, #0
0x49B8	0xB1F08000  STI.B	SP, #0, R1
;__irgrid_Driver.c, 613 :: 		_refresh_rate = refrate;
0x49BC	0xB800004D  STA.B	__irgrid_Driver__refresh_rate+0, R0
; refrate end address is: 0 (R0)
;__irgrid_Driver.c, 615 :: 		do
L_irgrid_deviceInit57:
;__irgrid_Driver.c, 617 :: 		_get_eeprom();
0x49C0	0x0034103E  CALL	__irgrid_Driver__get_eeprom+0
;__irgrid_Driver.c, 618 :: 		_set_trim();
0x49C4	0x00340FD1  CALL	__irgrid_Driver__set_trim+0
;__irgrid_Driver.c, 619 :: 		_set_cgf();
0x49C8	0x00340FEA  CALL	__irgrid_Driver__set_cgf+0
;__irgrid_Driver.c, 621 :: 		if (i++ > 16)
0x49CC	0xA82F8000  LDI.B	R2, SP, #0
0x49D0	0xA81F8000  LDI.B	R1, SP, #0
0x49D4	0x4410C010  ADD.L	R1, R1, #1
0x49D8	0xB1F08000  STI.B	SP, #0, R1
0x49DC	0x59E14102  CMP.B	R2, #16
0x49E0	0x01A0127B  JMPC	R30, A, #0, L_irgrid_deviceInit60
;__irgrid_Driver.c, 623 :: 		return 1;
0x49E4	0x64000001  LDK.L	R0, #1
0x49E8	0x00301283  JMP	L_end_irgrid_deviceInit
;__irgrid_Driver.c, 624 :: 		}
L_irgrid_deviceInit60:
;__irgrid_Driver.c, 626 :: 		} while (!((_get_cfg() & 0x0400) >> 10));
0x49EC	0x00340C6B  CALL	__irgrid_Driver__get_cfg+0
0x49F0	0x64100400  LDK.L	R1, #1024
0x49F4	0x44100014  AND.L	R1, R0, R1
0x49F8	0x4410C00D  BEXTU.L	R1, R1, #0
0x49FC	0x4410C0A9  LSHR.L	R1, R1, #10
0x4A00	0x5BE0C002  CMP.S	R1, #0
0x4A04	0x00281270  JMPC	R30, Z, #1, L_irgrid_deviceInit57
;__irgrid_Driver.c, 628 :: 		return 0;
0x4A08	0x64000000  LDK.L	R0, #0
;__irgrid_Driver.c, 629 :: 		}
L_end_irgrid_deviceInit:
0x4A0C	0x99D00000  UNLINK	LR
0x4A10	0xA0000000  RETURN	
; end of _irgrid_deviceInit
__irgrid_Driver__get_eeprom:
;__irgrid_Driver.c, 323 :: 		static void _get_eeprom()
0x40F8	0x95D00004  LINK	LR, #4
;__irgrid_Driver.c, 327 :: 		writeReg = 0;
0x40FC	0x64000000  LDK.L	R0, #0
0x4100	0xB1F00000  STI.B	SP, #0, R0
;__irgrid_Driver.c, 329 :: 		hal_i2cStart();
0x4104	0x00340D52  CALL	__irgrid_Driver_hal_i2cStart+0
;__irgrid_Driver.c, 330 :: 		hal_i2cWrite( _slaveEEPROM, &writeReg, 1, END_MODE_RESTART );
0x4108	0x441FC000  ADD.L	R1, SP, #0
0x410C	0xC0000367  LDA.B	R0, __irgrid_Driver__slaveEEPROM+0
0x4110	0x64300001  LDK.L	R3, #1
0x4114	0x64200001  LDK.L	R2, #1
0x4118	0x00340D57  CALL	__irgrid_Driver_hal_i2cWrite+0
;__irgrid_Driver.c, 331 :: 		hal_i2cRead( _slaveEEPROM, _eeprom_data, 256, END_MODE_STOP );
0x411C	0xC0000367  LDA.B	R0, __irgrid_Driver__slaveEEPROM+0
0x4120	0x64300000  LDK.L	R3, #0
0x4124	0x64200100  LDK.L	R2, #256
0x4128	0x64100250  LDK.L	R1, #__irgrid_Driver__eeprom_data+0
0x412C	0x00340C43  CALL	__irgrid_Driver_hal_i2cRead+0
;__irgrid_Driver.c, 332 :: 		}
L_end__get_eeprom:
0x4130	0x99D00000  UNLINK	LR
0x4134	0xA0000000  RETURN	
; end of __irgrid_Driver__get_eeprom
__irgrid_Driver_hal_i2cStart:
;__hal_ft90x.c, 96 :: 		static int hal_i2cStart()
;__hal_ft90x.c, 98 :: 		int res = 0;
; res start address is: 4 (R1)
0x3548	0x64100000  LDK.L	R1, #0
;__hal_ft90x.c, 99 :: 		startF = 1;
0x354C	0x64000001  LDK.L	R0, #1
0x3550	0xB8000041  STA.B	__irgrid_Driver_startF+0, R0
;__hal_ft90x.c, 100 :: 		return res;
0x3554	0x4400C00C  BEXTS.L	R0, R1, #0
; res end address is: 4 (R1)
;__hal_ft90x.c, 101 :: 		}
L_end_hal_i2cStart:
0x3558	0xA0000000  RETURN	
; end of __irgrid_Driver_hal_i2cStart
__irgrid_Driver_hal_i2cWrite:
;__hal_ft90x.c, 103 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x355C	0x95D00010  LINK	LR, #16
0x3560	0xB3F10008  STI.S	SP, #8, R2
0x3564	0xB1F1800C  STI.B	SP, #12, R3
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
;__hal_ft90x.c, 105 :: 		int res = 0;
0x3568	0x64400000  LDK.L	R4, #0
0x356C	0xB3F20004  STI.S	SP, #4, R4
;__hal_ft90x.c, 106 :: 		uint8_t *ptr = pBuf;
0x3570	0xB5F08000  STI.L	SP, #0, R1
; pBuf end address is: 4 (R1)
;__hal_ft90x.c, 107 :: 		if( startF ) {
0x3574	0xC0400041  LDA.B	R4, __irgrid_Driver_startF+0
0x3578	0x59E24002  CMP.B	R4, #0
0x357C	0x00280D64  JMPC	R30, Z, #1, L___irgrid_Driver_hal_i2cWrite0
;__hal_ft90x.c, 108 :: 		fp_i2cStart(slaveAddress);
; slaveAddress end address is: 0 (R0)
0x3580	0xC4600368  LDA.L	R6, __irgrid_Driver_fp_i2cStart+0
0x3584	0x08340060  CALLI	R6
;__hal_ft90x.c, 109 :: 		startF = 0;
0x3588	0x64400000  LDK.L	R4, #0
0x358C	0xB8400041  STA.B	__irgrid_Driver_startF+0, R4
;__hal_ft90x.c, 110 :: 		}
L___irgrid_Driver_hal_i2cWrite0:
;__hal_ft90x.c, 111 :: 		res |= fp_i2cWrite(ptr, nBytes);
0x3590	0xAA1F8008  LDI.S	R1, SP, #8
0x3594	0xAC0F8000  LDI.L	R0, SP, #0
0x3598	0xC46003F0  LDA.L	R6, __irgrid_Driver_fp_i2cWrite+0
0x359C	0x08340060  CALLI	R6
0x35A0	0xAA4F8004  LDI.S	R4, SP, #4
0x35A4	0x4442400C  BEXTS.L	R4, R4, #0
0x35A8	0x44420005  OR.L	R4, R4, R0
0x35AC	0xB3F20004  STI.S	SP, #4, R4
;__hal_ft90x.c, 112 :: 		if( endMode == END_MODE_RESTART ) {
0x35B0	0xA84F800C  LDI.B	R4, SP, #12
0x35B4	0x59E24012  CMP.B	R4, #1
0x35B8	0x00200D71  JMPC	R30, Z, #0, L___irgrid_Driver_hal_i2cWrite1
;__hal_ft90x.c, 113 :: 		startF = 1;
0x35BC	0x64400001  LDK.L	R4, #1
0x35C0	0xB8400041  STA.B	__irgrid_Driver_startF+0, R4
;__hal_ft90x.c, 114 :: 		}
L___irgrid_Driver_hal_i2cWrite1:
;__hal_ft90x.c, 115 :: 		return res;
0x35C4	0xAA0F8004  LDI.S	R0, SP, #4
;__hal_ft90x.c, 116 :: 		}
L_end_hal_i2cWrite:
0x35C8	0x99D00000  UNLINK	LR
0x35CC	0xA0000000  RETURN	
; end of __irgrid_Driver_hal_i2cWrite
_I2CM1_Set_Slave_Address:
;__Lib_I2C.c, 361 :: 		
; slaveAddress start address is: 0 (R0)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
;__Lib_I2C.c, 363 :: 		
0x2EC4	0x4410500D  BEXTU.L	R1, R0, #256
; slaveAddress end address is: 0 (R0)
0x2EC8	0x4420C018  ASHL.L	R2, R1, #1
0x2ECC	0xC4100050  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x2ED0	0xB0110000  STI.B	R1, #0, R2
;__Lib_I2C.c, 364 :: 		
L_end_I2CM1_Set_Slave_Address:
0x2ED4	0xA0000000  RETURN	
; end of _I2CM1_Set_Slave_Address
_UART1_Write:
;__Lib_UART.c, 638 :: 		
; dataOut start address is: 0 (R0)
0x2E70	0x95D00004  LINK	LR, #4
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_UART.c, 640 :: 		
0x2E74	0xC4100104  LDA.L	R1, __Lib_UART_UART1+0
0x2E78	0xB5F08000  STI.L	SP, #0, R1
; dataOut end address is: 0 (R0)
0x2E7C	0x4410500D  BEXTU.L	R1, R0, #256
0x2E80	0xAC0F8000  LDI.L	R0, SP, #0
0x2E84	0x003404BC  CALL	__Lib_UART_UARTx_Write+0
;__Lib_UART.c, 641 :: 		
L_end_UART1_Write:
0x2E88	0x99D00000  UNLINK	LR
0x2E8C	0xA0000000  RETURN	
; end of _UART1_Write
__Lib_UART_UARTx_Write:
;__Lib_UART.c, 1822 :: 		
; value start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; value end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; value start address is: 4 (R1)
0x12F0	0x44804000  MOVE.L	R8, R0
; UARTx end address is: 0 (R0)
; value end address is: 4 (R1)
0x12F4	0x4470D00D  BEXTU.L	R7, R1, #256
;__Lib_UART.c, 1825 :: 		
L___Lib_UART_UARTx_Write133:
; value start address is: 28 (R7)
; UARTx start address is: 32 (R8)
0x12F8	0x64100029  LDK.L	R1, #41
0x12FC	0x44044000  MOVE.L	R0, R8
0x1300	0x003402AC  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1304	0x44204604  AND.L	R2, R0, #96
0x1308	0x59E14602  CMP.B	R2, #96
0x130C	0x002804C5  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write134
0x1310	0x003004BE  JMP	L___Lib_UART_UARTx_Write133
L___Lib_UART_UARTx_Write134:
;__Lib_UART.c, 1828 :: 		
0x1314	0x64200021  LDK.L	R2, #33
0x1318	0x4413D00D  BEXTU.L	R1, R7, #256
; value end address is: 28 (R7)
0x131C	0x44044000  MOVE.L	R0, R8
; UARTx end address is: 32 (R8)
0x1320	0x003406F3  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1830 :: 		
;__Lib_UART.c, 1831 :: 		
L_end_UARTx_Write:
0x1324	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write
_UART2_Write:
;__Lib_UART.c, 696 :: 		
; dataOut start address is: 0 (R0)
0x2E90	0x95D00004  LINK	LR, #4
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_UART.c, 698 :: 		
0x2E94	0xC4100108  LDA.L	R1, __Lib_UART_UART2+0
0x2E98	0xB5F08000  STI.L	SP, #0, R1
; dataOut end address is: 0 (R0)
0x2E9C	0x4410500D  BEXTU.L	R1, R0, #256
0x2EA0	0xAC0F8000  LDI.L	R0, SP, #0
0x2EA4	0x003404BC  CALL	__Lib_UART_UARTx_Write+0
;__Lib_UART.c, 699 :: 		
L_end_UART2_Write:
0x2EA8	0x99D00000  UNLINK	LR
0x2EAC	0xA0000000  RETURN	
; end of _UART2_Write
easyft90x_v7_FT900__setAN_1:
;__ef_ft900_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIO_PIN9_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2EB0	0xC4110084  LDA.L	R1, GPIO_PIN9_bit+0
0x2EB4	0x45E04293  LDL.L	R30, R0, #BitPos(GPIO_PIN9_bit+0)
0x2EB8	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2EBC	0xBC110084  STA.L	GPIO_PIN9_bit+0, R1
L_end__setAN_1:
0x2EC0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setAN_1
easyft90x_v7_FT900__setRST_1:
;__ef_ft900_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIO_PIN1_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x306C	0xC4110084  LDA.L	R1, GPIO_PIN1_bit+0
0x3070	0x45E04213  LDL.L	R30, R0, #BitPos(GPIO_PIN1_bit+0)
0x3074	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x3078	0xBC110084  STA.L	GPIO_PIN1_bit+0, R1
L_end__setRST_1:
0x307C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRST_1
easyft90x_v7_FT900__setCS_1:
;__ef_ft900_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIO_PIN28_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x30D0	0xC4110084  LDA.L	R1, GPIO_PIN28_bit+0
0x30D4	0x45E043C3  LDL.L	R30, R0, #BitPos(GPIO_PIN28_bit+0)
0x30D8	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x30DC	0xBC110084  STA.L	GPIO_PIN28_bit+0, R1
L_end__setCS_1:
0x30E0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setCS_1
easyft90x_v7_FT900__setSCK_1:
;__ef_ft900_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIO_PIN27_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x30E4	0xC4110084  LDA.L	R1, GPIO_PIN27_bit+0
0x30E8	0x45E043B3  LDL.L	R30, R0, #BitPos(GPIO_PIN27_bit+0)
0x30EC	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x30F0	0xBC110084  STA.L	GPIO_PIN27_bit+0, R1
L_end__setSCK_1:
0x30F4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCK_1
easyft90x_v7_FT900__setMISO_1:
;__ef_ft900_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIO_PIN30_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x30F8	0xC4110084  LDA.L	R1, GPIO_PIN30_bit+0
0x30FC	0x45E043E3  LDL.L	R30, R0, #BitPos(GPIO_PIN30_bit+0)
0x3100	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x3104	0xBC110084  STA.L	GPIO_PIN30_bit+0, R1
L_end__setMISO_1:
0x3108	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMISO_1
easyft90x_v7_FT900__setMOSI_1:
;__ef_ft900_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIO_PIN29_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x30BC	0xC4110084  LDA.L	R1, GPIO_PIN29_bit+0
0x30C0	0x45E043D3  LDL.L	R30, R0, #BitPos(GPIO_PIN29_bit+0)
0x30C4	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x30C8	0xBC110084  STA.L	GPIO_PIN29_bit+0, R1
L_end__setMOSI_1:
0x30CC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMOSI_1
easyft90x_v7_FT900__setPWM_1:
;__ef_ft900_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIO_PIN56_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x3080	0xC4110088  LDA.L	R1, GPIO_PIN56_bit+0
0x3084	0x45E04383  LDL.L	R30, R0, #BitPos(GPIO_PIN56_bit+0)
0x3088	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x308C	0xBC110088  STA.L	GPIO_PIN56_bit+0, R1
L_end__setPWM_1:
0x3090	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setPWM_1
easyft90x_v7_FT900__setINT_1:
;__ef_ft900_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIO_PIN3_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x3094	0xC4110084  LDA.L	R1, GPIO_PIN3_bit+0
0x3098	0x45E04233  LDL.L	R30, R0, #BitPos(GPIO_PIN3_bit+0)
0x309C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x30A0	0xBC110084  STA.L	GPIO_PIN3_bit+0, R1
L_end__setINT_1:
0x30A4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setINT_1
easyft90x_v7_FT900__setRX_1:
;__ef_ft900_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIO_PIN53_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x30A8	0xC4110088  LDA.L	R1, GPIO_PIN53_bit+0
0x30AC	0x45E04353  LDL.L	R30, R0, #BitPos(GPIO_PIN53_bit+0)
0x30B0	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x30B4	0xBC110088  STA.L	GPIO_PIN53_bit+0, R1
L_end__setRX_1:
0x30B8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRX_1
easyft90x_v7_FT900__setTX_1:
;__ef_ft900_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIO_PIN52_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2290	0xC4110088  LDA.L	R1, GPIO_PIN52_bit+0
0x2294	0x45E04343  LDL.L	R30, R0, #BitPos(GPIO_PIN52_bit+0)
0x2298	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x229C	0xBC110088  STA.L	GPIO_PIN52_bit+0, R1
L_end__setTX_1:
0x22A0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setTX_1
easyft90x_v7_FT900__setSCL_1:
;__ef_ft900_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIO_PIN44_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x227C	0xC4110088  LDA.L	R1, GPIO_PIN44_bit+0
0x2280	0x45E042C3  LDL.L	R30, R0, #BitPos(GPIO_PIN44_bit+0)
0x2284	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2288	0xBC110088  STA.L	GPIO_PIN44_bit+0, R1
L_end__setSCL_1:
0x228C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCL_1
easyft90x_v7_FT900__setSDA_1:
;__ef_ft900_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIO_PIN45_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x22A4	0xC4110088  LDA.L	R1, GPIO_PIN45_bit+0
0x22A8	0x45E042D3  LDL.L	R30, R0, #BitPos(GPIO_PIN45_bit+0)
0x22AC	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x22B0	0xBC110088  STA.L	GPIO_PIN45_bit+0, R1
L_end__setSDA_1:
0x22B4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSDA_1
easyft90x_v7_FT900__setAN_2:
;__ef_ft900_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIO_PIN54_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x22CC	0xC4110088  LDA.L	R1, GPIO_PIN54_bit+0
0x22D0	0x45E04363  LDL.L	R30, R0, #BitPos(GPIO_PIN54_bit+0)
0x22D4	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x22D8	0xBC110088  STA.L	GPIO_PIN54_bit+0, R1
L_end__setAN_2:
0x22DC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setAN_2
easyft90x_v7_FT900__setRST_2:
;__ef_ft900_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIO_PIN4_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x22B8	0xC4110084  LDA.L	R1, GPIO_PIN4_bit+0
0x22BC	0x45E04243  LDL.L	R30, R0, #BitPos(GPIO_PIN4_bit+0)
0x22C0	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x22C4	0xBC110084  STA.L	GPIO_PIN4_bit+0, R1
L_end__setRST_2:
0x22C8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRST_2
easyft90x_v7_FT900__setCS_2:
;__ef_ft900_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIO_PIN61_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x222C	0xC4110088  LDA.L	R1, GPIO_PIN61_bit+0
0x2230	0x45E043D3  LDL.L	R30, R0, #BitPos(GPIO_PIN61_bit+0)
0x2234	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2238	0xBC110088  STA.L	GPIO_PIN61_bit+0, R1
L_end__setCS_2:
0x223C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setCS_2
easyft90x_v7_FT900__setSCK_2:
;__ef_ft900_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIO_PIN27_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2218	0xC4110084  LDA.L	R1, GPIO_PIN27_bit+0
0x221C	0x45E043B3  LDL.L	R30, R0, #BitPos(GPIO_PIN27_bit+0)
0x2220	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2224	0xBC110084  STA.L	GPIO_PIN27_bit+0, R1
L_end__setSCK_2:
0x2228	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCK_2
easyft90x_v7_FT900__setMISO_2:
;__ef_ft900_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIO_PIN30_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2268	0xC4110084  LDA.L	R1, GPIO_PIN30_bit+0
0x226C	0x45E043E3  LDL.L	R30, R0, #BitPos(GPIO_PIN30_bit+0)
0x2270	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2274	0xBC110084  STA.L	GPIO_PIN30_bit+0, R1
L_end__setMISO_2:
0x2278	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMISO_2
easyft90x_v7_FT900__setMOSI_2:
;__ef_ft900_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIO_PIN29_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2254	0xC4110084  LDA.L	R1, GPIO_PIN29_bit+0
0x2258	0x45E043D3  LDL.L	R30, R0, #BitPos(GPIO_PIN29_bit+0)
0x225C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2260	0xBC110084  STA.L	GPIO_PIN29_bit+0, R1
L_end__setMOSI_2:
0x2264	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMOSI_2
easyft90x_v7_FT900__setPWM_2:
;__ef_ft900_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIO_PIN57_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2240	0xC4110088  LDA.L	R1, GPIO_PIN57_bit+0
0x2244	0x45E04393  LDL.L	R30, R0, #BitPos(GPIO_PIN57_bit+0)
0x2248	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x224C	0xBC110088  STA.L	GPIO_PIN57_bit+0, R1
L_end__setPWM_2:
0x2250	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setPWM_2
easyft90x_v7_FT900__setINT_2:
;__ef_ft900_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIO_PIN5_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2E20	0xC4110084  LDA.L	R1, GPIO_PIN5_bit+0
0x2E24	0x45E04253  LDL.L	R30, R0, #BitPos(GPIO_PIN5_bit+0)
0x2E28	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2E2C	0xBC110084  STA.L	GPIO_PIN5_bit+0, R1
L_end__setINT_2:
0x2E30	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setINT_2
easyft90x_v7_FT900__setRX_2:
;__ef_ft900_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIO_PIN53_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2E0C	0xC4110088  LDA.L	R1, GPIO_PIN53_bit+0
0x2E10	0x45E04353  LDL.L	R30, R0, #BitPos(GPIO_PIN53_bit+0)
0x2E14	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2E18	0xBC110088  STA.L	GPIO_PIN53_bit+0, R1
L_end__setRX_2:
0x2E1C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRX_2
easyft90x_v7_FT900__setTX_2:
;__ef_ft900_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIO_PIN52_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2E34	0xC4110088  LDA.L	R1, GPIO_PIN52_bit+0
0x2E38	0x45E04343  LDL.L	R30, R0, #BitPos(GPIO_PIN52_bit+0)
0x2E3C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2E40	0xBC110088  STA.L	GPIO_PIN52_bit+0, R1
L_end__setTX_2:
0x2E44	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setTX_2
easyft90x_v7_FT900__setSCL_2:
;__ef_ft900_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIO_PIN44_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2E5C	0xC4110088  LDA.L	R1, GPIO_PIN44_bit+0
0x2E60	0x45E042C3  LDL.L	R30, R0, #BitPos(GPIO_PIN44_bit+0)
0x2E64	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2E68	0xBC110088  STA.L	GPIO_PIN44_bit+0, R1
L_end__setSCL_2:
0x2E6C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCL_2
easyft90x_v7_FT900__setSDA_2:
;__ef_ft900_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIO_PIN45_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2E48	0xC4110088  LDA.L	R1, GPIO_PIN45_bit+0
0x2E4C	0x45E042D3  LDL.L	R30, R0, #BitPos(GPIO_PIN45_bit+0)
0x2E50	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2E54	0xBC110088  STA.L	GPIO_PIN45_bit+0, R1
L_end__setSDA_2:
0x2E58	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSDA_2
_I2CM1_Write_Bytes:
;__Lib_I2C.c, 545 :: 		
; numBytesToSend start address is: 4 (R1)
0x27A8	0x95D00008  LINK	LR, #8
0x27AC	0xB5F00004  STI.L	SP, #4, R0
0x27B0	0x4440C00D  BEXTU.L	R4, R1, #0
; numBytesToSend end address is: 4 (R1)
; numBytesToSend start address is: 16 (R4)
;__Lib_I2C.c, 551 :: 		
0x27B4	0x64200000  LDK.L	R2, #0
0x27B8	0xB3F10002  STI.S	SP, #2, R2
;__Lib_I2C.c, 552 :: 		
0x27BC	0x64200000  LDK.L	R2, #0
0x27C0	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 554 :: 		
0x27C4	0x5BE24012  CMP.S	R4, #1
0x27C8	0x002009F9  JMPC	R30, Z, #0, L_I2CM1_Write_Bytes34
; numBytesToSend end address is: 16 (R4)
;__Lib_I2C.c, 557 :: 		
0x27CC	0xAC2F8004  LDI.L	R2, SP, #4
0x27D0	0xA8210000  LDI.B	R2, R2, #0
0x27D4	0x4401500D  BEXTU.L	R0, R2, #256
0x27D8	0x003404CA  CALL	_I2CM1_Write+0
0x27DC	0xB1F00000  STI.B	SP, #0, R0
;__Lib_I2C.c, 558 :: 		
0x27E0	0x00300A7B  JMP	L_I2CM1_Write_Bytes35
L_I2CM1_Write_Bytes34:
;__Lib_I2C.c, 559 :: 		
; numBytesToSend start address is: 16 (R4)
0x27E4	0x5BE24012  CMP.S	R4, #1
0x27E8	0x01A00A7B  JMPC	R30, A, #0, L_I2CM1_Write_Bytes36
;__Lib_I2C.c, 561 :: 		
0x27EC	0xC020004C  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x27F0	0x59E14012  CMP.B	R2, #1
0x27F4	0x00200A13  JMPC	R30, Z, #0, L__I2CM1_Write_Bytes107
;__Lib_I2C.c, 563 :: 		
0x27F8	0xC4300050  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x27FC	0xA8218000  LDI.B	R2, R3, #0
; slaveAddress start address is: 4 (R1)
0x2800	0x4411500D  BEXTU.L	R1, R2, #256
;__Lib_I2C.c, 567 :: 		
0x2804	0x64200009  LDK.L	R2, #9
0x2808	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 568 :: 		
0x280C	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2810	0x44314010  ADD.L	R3, R2, #1
0x2814	0x64200011  LDK.L	R2, #17
0x2818	0xB0310000  STI.B	R3, #0, R2
; slaveAddress end address is: 4 (R1)
; numBytesToSend end address is: 16 (R4)
0x281C	0x4402400D  BEXTU.L	R0, R4, #0
;__Lib_I2C.c, 571 :: 		
L_I2CM1_Write_Bytes38:
; slaveAddress start address is: 4 (R1)
; numBytesToSend start address is: 0 (R0)
0x2820	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2824	0x44214010  ADD.L	R2, R2, #1
0x2828	0xA8210000  LDI.B	R2, R2, #0
0x282C	0x44214014  AND.L	R2, R2, #1
0x2830	0x59E14002  CMP.B	R2, #0
0x2834	0x00280A0F  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes39
0x2838	0x00300A08  JMP	L_I2CM1_Write_Bytes38
L_I2CM1_Write_Bytes39:
;__Lib_I2C.c, 574 :: 		
0x283C	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2840	0xB0208000  STI.B	R2, #0, R1
; slaveAddress end address is: 4 (R1)
; numBytesToSend end address is: 0 (R0)
0x2844	0x4410400D  BEXTU.L	R1, R0, #0
;__Lib_I2C.c, 575 :: 		
0x2848	0x00300A14  JMP	L_I2CM1_Write_Bytes37
L__I2CM1_Write_Bytes107:
;__Lib_I2C.c, 561 :: 		
0x284C	0x4412400D  BEXTU.L	R1, R4, #0
;__Lib_I2C.c, 575 :: 		
L_I2CM1_Write_Bytes37:
;__Lib_I2C.c, 578 :: 		
; numBytesToSend start address is: 4 (R1)
0x2850	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2854	0x44314020  ADD.L	R3, R2, #2
0x2858	0xAC2F8004  LDI.L	R2, SP, #4
0x285C	0xA8210000  LDI.B	R2, R2, #0
0x2860	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 581 :: 		
0x2864	0xC4300050  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x2868	0xA8218000  LDI.B	R2, R3, #0
0x286C	0x44214FE4  AND.L	R2, R2, #254
0x2870	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 586 :: 		
0x2874	0xC020004C  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x2878	0x59E14002  CMP.B	R2, #0
0x287C	0x00200A2A  JMPC	R30, Z, #0, L__I2CM1_Write_Bytes108
; numBytesToSend end address is: 4 (R1)
0x2880	0x4440C00D  BEXTU.L	R4, R1, #0
;__Lib_I2C.c, 588 :: 		
L_I2CM1_Write_Bytes41:
; numBytesToSend start address is: 16 (R4)
0x2884	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2888	0x44214010  ADD.L	R2, R2, #1
0x288C	0xA8210000  LDI.B	R2, R2, #0
0x2890	0x44214404  AND.L	R2, R2, #64
0x2894	0x59E14002  CMP.B	R2, #0
0x2898	0x00280A28  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes42
0x289C	0x00300A21  JMP	L_I2CM1_Write_Bytes41
L_I2CM1_Write_Bytes42:
;__Lib_I2C.c, 589 :: 		
0x28A0	0x4412400D  BEXTU.L	R1, R4, #0
0x28A4	0x00300A2A  JMP	L_I2CM1_Write_Bytes40
; numBytesToSend end address is: 16 (R4)
L__I2CM1_Write_Bytes108:
;__Lib_I2C.c, 586 :: 		
;__Lib_I2C.c, 589 :: 		
L_I2CM1_Write_Bytes40:
;__Lib_I2C.c, 592 :: 		
; numBytesToSend start address is: 4 (R1)
0x28A8	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x28AC	0x44314010  ADD.L	R3, R2, #1
0x28B0	0x64200003  LDK.L	R2, #3
0x28B4	0xB0310000  STI.B	R3, #0, R2
; numBytesToSend end address is: 4 (R1)
0x28B8	0x4400C00D  BEXTU.L	R0, R1, #0
;__Lib_I2C.c, 594 :: 		
L_I2CM1_Write_Bytes43:
;__Lib_I2C.c, 597 :: 		
; numBytesToSend start address is: 0 (R0)
0x28BC	0x4410400D  BEXTU.L	R1, R0, #0
; numBytesToSend end address is: 0 (R0)
L_I2CM1_Write_Bytes45:
; numBytesToSend start address is: 4 (R1)
0x28C0	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x28C4	0x44214010  ADD.L	R2, R2, #1
0x28C8	0xA8210000  LDI.B	R2, R2, #0
0x28CC	0x44214014  AND.L	R2, R2, #1
0x28D0	0x59E14002  CMP.B	R2, #0
0x28D4	0x00280A37  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes46
0x28D8	0x00300A30  JMP	L_I2CM1_Write_Bytes45
L_I2CM1_Write_Bytes46:
;__Lib_I2C.c, 600 :: 		
0x28DC	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x28E0	0x44214010  ADD.L	R2, R2, #1
0x28E4	0xA8210000  LDI.B	R2, R2, #0
0x28E8	0x44214024  AND.L	R2, R2, #2
0x28EC	0x59E14002  CMP.B	R2, #0
0x28F0	0x00280A4D  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes47
; numBytesToSend end address is: 4 (R1)
;__Lib_I2C.c, 602 :: 		
0x28F4	0x64200001  LDK.L	R2, #1
0x28F8	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 604 :: 		
0x28FC	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2900	0x44214010  ADD.L	R2, R2, #1
0x2904	0xA8210000  LDI.B	R2, R2, #0
0x2908	0x44214104  AND.L	R2, R2, #16
0x290C	0x59E14002  CMP.B	R2, #0
0x2910	0x00280A48  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes48
;__Lib_I2C.c, 606 :: 		
0x2914	0x64200002  LDK.L	R2, #2
0x2918	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 607 :: 		
0x291C	0x00300A4C  JMP	L_I2CM1_Write_Bytes49
L_I2CM1_Write_Bytes48:
;__Lib_I2C.c, 610 :: 		
0x2920	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2924	0x44314010  ADD.L	R3, R2, #1
0x2928	0x64200005  LDK.L	R2, #5
0x292C	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 611 :: 		
L_I2CM1_Write_Bytes49:
;__Lib_I2C.c, 612 :: 		
0x2930	0x00300A7B  JMP	L_I2CM1_Write_Bytes44
;__Lib_I2C.c, 613 :: 		
L_I2CM1_Write_Bytes47:
;__Lib_I2C.c, 616 :: 		
; numBytesToSend start address is: 4 (R1)
0x2934	0xAA2F8002  LDI.S	R2, SP, #2
0x2938	0x44314010  ADD.L	R3, R2, #1
0x293C	0xB3F18002  STI.S	SP, #2, R3
;__Lib_I2C.c, 617 :: 		
0x2940	0x4420C012  SUB.L	R2, R1, #1
0x2944	0x5BE18022  CMP.S	R3, R2
0x2948	0x00200A6E  JMPC	R30, Z, #0, L_I2CM1_Write_Bytes50
; numBytesToSend end address is: 4 (R1)
;__Lib_I2C.c, 620 :: 		
0x294C	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2950	0x44414020  ADD.L	R4, R2, #2
0x2954	0xAA3F8002  LDI.S	R3, SP, #2
0x2958	0xAC2F8004  LDI.L	R2, SP, #4
0x295C	0x44210030  ADD.L	R2, R2, R3
0x2960	0xA8210000  LDI.B	R2, R2, #0
0x2964	0xB0410000  STI.B	R4, #0, R2
;__Lib_I2C.c, 623 :: 		
0x2968	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x296C	0x44314010  ADD.L	R3, R2, #1
0x2970	0x64200005  LDK.L	R2, #5
0x2974	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 626 :: 		
L_I2CM1_Write_Bytes51:
0x2978	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x297C	0x44214010  ADD.L	R2, R2, #1
0x2980	0xA8210000  LDI.B	R2, R2, #0
0x2984	0x44214014  AND.L	R2, R2, #1
0x2988	0x59E14002  CMP.B	R2, #0
0x298C	0x00280A65  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes52
0x2990	0x00300A5E  JMP	L_I2CM1_Write_Bytes51
L_I2CM1_Write_Bytes52:
;__Lib_I2C.c, 629 :: 		
0x2994	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2998	0x44214010  ADD.L	R2, R2, #1
0x299C	0xA8210000  LDI.B	R2, R2, #0
0x29A0	0x44214024  AND.L	R2, R2, #2
0x29A4	0x59E14002  CMP.B	R2, #0
0x29A8	0x00280A6D  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes53
;__Lib_I2C.c, 631 :: 		
0x29AC	0x64200001  LDK.L	R2, #1
0x29B0	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 632 :: 		
L_I2CM1_Write_Bytes53:
;__Lib_I2C.c, 633 :: 		
0x29B4	0x00300A7B  JMP	L_I2CM1_Write_Bytes44
;__Lib_I2C.c, 634 :: 		
L_I2CM1_Write_Bytes50:
;__Lib_I2C.c, 638 :: 		
; numBytesToSend start address is: 4 (R1)
0x29B8	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x29BC	0x44414020  ADD.L	R4, R2, #2
0x29C0	0xAA3F8002  LDI.S	R3, SP, #2
0x29C4	0xAC2F8004  LDI.L	R2, SP, #4
0x29C8	0x44210030  ADD.L	R2, R2, R3
0x29CC	0xA8210000  LDI.B	R2, R2, #0
0x29D0	0xB0410000  STI.B	R4, #0, R2
;__Lib_I2C.c, 640 :: 		
0x29D4	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x29D8	0x44314010  ADD.L	R3, R2, #1
0x29DC	0x64200001  LDK.L	R2, #1
0x29E0	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 642 :: 		
0x29E4	0x4400C00D  BEXTU.L	R0, R1, #0
; numBytesToSend end address is: 4 (R1)
0x29E8	0x00300A2F  JMP	L_I2CM1_Write_Bytes43
L_I2CM1_Write_Bytes44:
;__Lib_I2C.c, 643 :: 		
L_I2CM1_Write_Bytes36:
L_I2CM1_Write_Bytes35:
;__Lib_I2C.c, 645 :: 		
0x29EC	0xA80F8000  LDI.B	R0, SP, #0
;__Lib_I2C.c, 646 :: 		
L_end_I2CM1_Write_Bytes:
0x29F0	0x99D00000  UNLINK	LR
0x29F4	0xA0000000  RETURN	
; end of _I2CM1_Write_Bytes
_I2CM1_Write:
;__Lib_I2C.c, 382 :: 		
; dataOut start address is: 0 (R0)
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_I2C.c, 387 :: 		
; retVal start address is: 12 (R3)
0x1328	0x64300000  LDK.L	R3, #0
;__Lib_I2C.c, 390 :: 		
0x132C	0xC010004C  LDA.B	R1, __Lib_I2C_I2CM_highSpeedStatus+0
0x1330	0x59E0C012  CMP.B	R1, #1
0x1334	0x002004E4  JMPC	R30, Z, #0, L__I2CM1_Write103
;__Lib_I2C.c, 392 :: 		
0x1338	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x133C	0xA8110000  LDI.B	R1, R2, #0
; slaveAddress start address is: 16 (R4)
0x1340	0x4440D00D  BEXTU.L	R4, R1, #256
;__Lib_I2C.c, 396 :: 		
0x1344	0x64100009  LDK.L	R1, #9
0x1348	0xB0208000  STI.B	R2, #0, R1
;__Lib_I2C.c, 397 :: 		
0x134C	0xC4100050  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1350	0x4420C010  ADD.L	R2, R1, #1
0x1354	0x64100011  LDK.L	R1, #17
0x1358	0xB0208000  STI.B	R2, #0, R1
; slaveAddress end address is: 16 (R4)
; retVal end address is: 12 (R3)
; dataOut end address is: 0 (R0)
0x135C	0x4422500D  BEXTU.L	R2, R4, #256
;__Lib_I2C.c, 400 :: 		
L_I2CM1_Write15:
; slaveAddress start address is: 8 (R2)
; retVal start address is: 12 (R3)
; dataOut start address is: 0 (R0)
0x1360	0xC4100050  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1364	0x4410C010  ADD.L	R1, R1, #1
0x1368	0xA8108000  LDI.B	R1, R1, #0
0x136C	0x4410C014  AND.L	R1, R1, #1
0x1370	0x59E0C002  CMP.B	R1, #0
0x1374	0x002804DF  JMPC	R30, Z, #1, L_I2CM1_Write16
0x1378	0x003004D8  JMP	L_I2CM1_Write15
L_I2CM1_Write16:
;__Lib_I2C.c, 403 :: 		
0x137C	0xC4100050  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1380	0xB0110000  STI.B	R1, #0, R2
; slaveAddress end address is: 8 (R2)
; retVal end address is: 12 (R3)
; dataOut end address is: 0 (R0)
0x1384	0x4420500D  BEXTU.L	R2, R0, #256
0x1388	0x4401D00D  BEXTU.L	R0, R3, #256
;__Lib_I2C.c, 404 :: 		
0x138C	0x003004E6  JMP	L_I2CM1_Write14
L__I2CM1_Write103:
;__Lib_I2C.c, 390 :: 		
0x1390	0x4420500D  BEXTU.L	R2, R0, #256
0x1394	0x4401D00D  BEXTU.L	R0, R3, #256
;__Lib_I2C.c, 404 :: 		
L_I2CM1_Write14:
;__Lib_I2C.c, 407 :: 		
; retVal start address is: 0 (R0)
; dataOut start address is: 8 (R2)
0x1398	0xC4100050  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x139C	0x4410C020  ADD.L	R1, R1, #2
0x13A0	0xB0110000  STI.B	R1, #0, R2
; dataOut end address is: 8 (R2)
;__Lib_I2C.c, 410 :: 		
0x13A4	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x13A8	0xA8110000  LDI.B	R1, R2, #0
0x13AC	0x4410CFE4  AND.L	R1, R1, #254
0x13B0	0xB0208000  STI.B	R2, #0, R1
;__Lib_I2C.c, 415 :: 		
0x13B4	0xC010004C  LDA.B	R1, __Lib_I2C_I2CM_highSpeedStatus+0
0x13B8	0x59E0C002  CMP.B	R1, #0
0x13BC	0x002004F8  JMPC	R30, Z, #0, L__I2CM1_Write104
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 417 :: 		
L_I2CM1_Write18:
; retVal start address is: 0 (R0)
0x13C0	0xC4100050  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x13C4	0x4410C010  ADD.L	R1, R1, #1
0x13C8	0xA8108000  LDI.B	R1, R1, #0
0x13CC	0x4410C404  AND.L	R1, R1, #64
0x13D0	0x59E0C002  CMP.B	R1, #0
0x13D4	0x002804F7  JMPC	R30, Z, #1, L_I2CM1_Write19
0x13D8	0x003004F0  JMP	L_I2CM1_Write18
L_I2CM1_Write19:
;__Lib_I2C.c, 418 :: 		
0x13DC	0x003004F8  JMP	L_I2CM1_Write17
; retVal end address is: 0 (R0)
L__I2CM1_Write104:
;__Lib_I2C.c, 415 :: 		
;__Lib_I2C.c, 418 :: 		
L_I2CM1_Write17:
;__Lib_I2C.c, 421 :: 		
; retVal start address is: 0 (R0)
0x13E0	0xC4100050  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x13E4	0x4420C010  ADD.L	R2, R1, #1
0x13E8	0x64100007  LDK.L	R1, #7
0x13EC	0xB0208000  STI.B	R2, #0, R1
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 424 :: 		
L_I2CM1_Write20:
; retVal start address is: 0 (R0)
0x13F0	0xC4100050  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x13F4	0x4410C010  ADD.L	R1, R1, #1
0x13F8	0xA8108000  LDI.B	R1, R1, #0
0x13FC	0x4410C014  AND.L	R1, R1, #1
0x1400	0x59E0C002  CMP.B	R1, #0
0x1404	0x00280503  JMPC	R30, Z, #1, L_I2CM1_Write21
0x1408	0x003004FC  JMP	L_I2CM1_Write20
L_I2CM1_Write21:
;__Lib_I2C.c, 427 :: 		
0x140C	0xC4100050  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1410	0x4410C010  ADD.L	R1, R1, #1
0x1414	0xA8108000  LDI.B	R1, R1, #0
0x1418	0x4410C024  AND.L	R1, R1, #2
0x141C	0x59E0C002  CMP.B	R1, #0
0x1420	0x0028050B  JMPC	R30, Z, #1, L__I2CM1_Write105
;__Lib_I2C.c, 429 :: 		
0x1424	0x64000001  LDK.L	R0, #1
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 430 :: 		
0x1428	0x0030050B  JMP	L_I2CM1_Write22
L__I2CM1_Write105:
;__Lib_I2C.c, 427 :: 		
;__Lib_I2C.c, 430 :: 		
L_I2CM1_Write22:
;__Lib_I2C.c, 431 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 432 :: 		
L_end_I2CM1_Write:
0x142C	0xA0000000  RETURN	
; end of _I2CM1_Write
_I2CM1_Read_10Bit:
;__Lib_I2C.c, 729 :: 		
; address10Bit start address is: 4 (R1)
0x2620	0x95D00008  LINK	LR, #8
0x2624	0xB5F00004  STI.L	SP, #4, R0
0x2628	0x4440C00D  BEXTU.L	R4, R1, #0
; address10Bit end address is: 4 (R1)
; address10Bit start address is: 16 (R4)
;__Lib_I2C.c, 734 :: 		
0x262C	0x64200000  LDK.L	R2, #0
0x2630	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 736 :: 		
0x2634	0xC020004C  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x2638	0x59E14012  CMP.B	R2, #1
0x263C	0x002009A4  JMPC	R30, Z, #0, L__I2CM1_Read_10Bit109
;__Lib_I2C.c, 738 :: 		
0x2640	0xC4300050  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x2644	0xA8218000  LDI.B	R2, R3, #0
; slaveAddress start address is: 4 (R1)
0x2648	0x4411500D  BEXTU.L	R1, R2, #256
;__Lib_I2C.c, 742 :: 		
0x264C	0x64200009  LDK.L	R2, #9
0x2650	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 743 :: 		
0x2654	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2658	0x44314010  ADD.L	R3, R2, #1
0x265C	0x64200011  LDK.L	R2, #17
0x2660	0xB0310000  STI.B	R3, #0, R2
; address10Bit end address is: 16 (R4)
; slaveAddress end address is: 4 (R1)
0x2664	0x4402400D  BEXTU.L	R0, R4, #0
;__Lib_I2C.c, 746 :: 		
L_I2CM1_Read_10Bit66:
; slaveAddress start address is: 4 (R1)
; address10Bit start address is: 0 (R0)
0x2668	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x266C	0x44214010  ADD.L	R2, R2, #1
0x2670	0xA8210000  LDI.B	R2, R2, #0
0x2674	0x44214014  AND.L	R2, R2, #1
0x2678	0x59E14002  CMP.B	R2, #0
0x267C	0x002809A1  JMPC	R30, Z, #1, L_I2CM1_Read_10Bit67
0x2680	0x0030099A  JMP	L_I2CM1_Read_10Bit66
L_I2CM1_Read_10Bit67:
;__Lib_I2C.c, 749 :: 		
0x2684	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2688	0xB0208000  STI.B	R2, #0, R1
; slaveAddress end address is: 4 (R1)
; address10Bit end address is: 0 (R0)
;__Lib_I2C.c, 750 :: 		
0x268C	0x003009A5  JMP	L_I2CM1_Read_10Bit65
L__I2CM1_Read_10Bit109:
;__Lib_I2C.c, 736 :: 		
0x2690	0x4402400D  BEXTU.L	R0, R4, #0
;__Lib_I2C.c, 750 :: 		
L_I2CM1_Read_10Bit65:
;__Lib_I2C.c, 753 :: 		
; address10Bit start address is: 0 (R0)
0x2694	0x4420400D  BEXTU.L	R2, R0, #0
0x2698	0x44214079  LSHR.L	R2, R2, #7
;__Lib_I2C.c, 754 :: 		
0x269C	0x4421500D  BEXTU.L	R2, R2, #256
0x26A0	0x44214F05  OR.L	R2, R2, #240
0x26A4	0x4421500D  BEXTU.L	R2, R2, #256
;__Lib_I2C.c, 755 :: 		
0x26A8	0x44314F64  AND.L	R3, R2, #246
;__Lib_I2C.c, 756 :: 		
0x26AC	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x26B0	0xB0218000  STI.B	R2, #0, R3
;__Lib_I2C.c, 759 :: 		
0x26B4	0xC4300050  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x26B8	0xA8218000  LDI.B	R2, R3, #0
0x26BC	0x44214FE4  AND.L	R2, R2, #254
0x26C0	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 763 :: 		
0x26C4	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x26C8	0x44314020  ADD.L	R3, R2, #2
0x26CC	0x4420500D  BEXTU.L	R2, R0, #256
; address10Bit end address is: 0 (R0)
0x26D0	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 768 :: 		
0x26D4	0xC020004C  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x26D8	0x59E14002  CMP.B	R2, #0
0x26DC	0x002009BF  JMPC	R30, Z, #0, L_I2CM1_Read_10Bit68
;__Lib_I2C.c, 770 :: 		
L_I2CM1_Read_10Bit69:
0x26E0	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x26E4	0x44214010  ADD.L	R2, R2, #1
0x26E8	0xA8210000  LDI.B	R2, R2, #0
0x26EC	0x44214404  AND.L	R2, R2, #64
0x26F0	0x59E14002  CMP.B	R2, #0
0x26F4	0x002809BF  JMPC	R30, Z, #1, L_I2CM1_Read_10Bit70
0x26F8	0x003009B8  JMP	L_I2CM1_Read_10Bit69
L_I2CM1_Read_10Bit70:
;__Lib_I2C.c, 771 :: 		
L_I2CM1_Read_10Bit68:
;__Lib_I2C.c, 774 :: 		
0x26FC	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2700	0x44314010  ADD.L	R3, R2, #1
0x2704	0x64200003  LDK.L	R2, #3
0x2708	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 777 :: 		
L_I2CM1_Read_10Bit71:
0x270C	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2710	0x44214010  ADD.L	R2, R2, #1
0x2714	0xA8210000  LDI.B	R2, R2, #0
0x2718	0x44214014  AND.L	R2, R2, #1
0x271C	0x59E14002  CMP.B	R2, #0
0x2720	0x002809CA  JMPC	R30, Z, #1, L_I2CM1_Read_10Bit72
0x2724	0x003009C3  JMP	L_I2CM1_Read_10Bit71
L_I2CM1_Read_10Bit72:
;__Lib_I2C.c, 780 :: 		
0x2728	0xC4300050  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x272C	0xA8218000  LDI.B	R2, R3, #0
0x2730	0x44214015  OR.L	R2, R2, #1
0x2734	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 791 :: 		
0x2738	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x273C	0x44314010  ADD.L	R3, R2, #1
0x2740	0x64200007  LDK.L	R2, #7
0x2744	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 794 :: 		
L_I2CM1_Read_10Bit73:
0x2748	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x274C	0x44214010  ADD.L	R2, R2, #1
0x2750	0xA8210000  LDI.B	R2, R2, #0
0x2754	0x44214014  AND.L	R2, R2, #1
0x2758	0x59E14002  CMP.B	R2, #0
0x275C	0x002809D9  JMPC	R30, Z, #1, L_I2CM1_Read_10Bit74
0x2760	0x003009D2  JMP	L_I2CM1_Read_10Bit73
L_I2CM1_Read_10Bit74:
;__Lib_I2C.c, 797 :: 		
0x2764	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2768	0x44214010  ADD.L	R2, R2, #1
0x276C	0xA8210000  LDI.B	R2, R2, #0
0x2770	0x44214024  AND.L	R2, R2, #2
0x2774	0x59E14002  CMP.B	R2, #0
0x2778	0x002809E2  JMPC	R30, Z, #1, L_I2CM1_Read_10Bit75
;__Lib_I2C.c, 799 :: 		
0x277C	0x64200001  LDK.L	R2, #1
0x2780	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 800 :: 		
0x2784	0x003009E7  JMP	L_I2CM1_Read_10Bit76
L_I2CM1_Read_10Bit75:
;__Lib_I2C.c, 803 :: 		
0x2788	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x278C	0x44214020  ADD.L	R2, R2, #2
0x2790	0xA8310000  LDI.B	R3, R2, #0
0x2794	0xAC2F8004  LDI.L	R2, SP, #4
0x2798	0xB0218000  STI.B	R2, #0, R3
;__Lib_I2C.c, 804 :: 		
L_I2CM1_Read_10Bit76:
;__Lib_I2C.c, 806 :: 		
0x279C	0xA80F8000  LDI.B	R0, SP, #0
;__Lib_I2C.c, 807 :: 		
L_end_I2CM1_Read_10Bit:
0x27A0	0x99D00000  UNLINK	LR
0x27A4	0xA0000000  RETURN	
; end of _I2CM1_Read_10Bit
_I2CM1_Read_Bytes:
;__Lib_I2C.c, 824 :: 		
; numBytesToReceive start address is: 4 (R1)
; bufferIn start address is: 0 (R0)
0x29F8	0x95D00004  LINK	LR, #4
0x29FC	0x4440C00D  BEXTU.L	R4, R1, #0
; numBytesToReceive end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
; bufferIn start address is: 0 (R0)
; numBytesToReceive start address is: 16 (R4)
;__Lib_I2C.c, 830 :: 		
; retVal start address is: 4 (R1)
0x2A00	0x64100000  LDK.L	R1, #0
;__Lib_I2C.c, 831 :: 		
; numBytesReceived start address is: 20 (R5)
0x2A04	0x64500000  LDK.L	R5, #0
;__Lib_I2C.c, 833 :: 		
0x2A08	0x5BE24012  CMP.S	R4, #1
0x2A0C	0x00200A86  JMPC	R30, Z, #0, L_I2CM1_Read_Bytes77
; numBytesToReceive end address is: 16 (R4)
; numBytesReceived end address is: 20 (R5)
; retVal end address is: 4 (R1)
;__Lib_I2C.c, 835 :: 		
; bufferIn end address is: 0 (R0)
0x2A10	0x00340469  CALL	_I2CM1_Read+0
; retVal start address is: 0 (R0)
;__Lib_I2C.c, 836 :: 		
; retVal end address is: 0 (R0)
0x2A14	0x00300B0E  JMP	L_I2CM1_Read_Bytes78
L_I2CM1_Read_Bytes77:
;__Lib_I2C.c, 837 :: 		
; bufferIn start address is: 0 (R0)
; retVal start address is: 4 (R1)
; numBytesReceived start address is: 20 (R5)
; numBytesToReceive start address is: 16 (R4)
0x2A18	0x5BE24012  CMP.S	R4, #1
0x2A1C	0x01A00B0D  JMPC	R30, A, #0, L__I2CM1_Read_Bytes112
;__Lib_I2C.c, 840 :: 		
0x2A20	0xC020004C  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x2A24	0x59E14012  CMP.B	R2, #1
0x2A28	0x00200AA2  JMPC	R30, Z, #0, L__I2CM1_Read_Bytes110
;__Lib_I2C.c, 842 :: 		
0x2A2C	0xC4300050  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x2A30	0xA8218000  LDI.B	R2, R3, #0
; slaveAddress start address is: 24 (R6)
0x2A34	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_I2C.c, 846 :: 		
0x2A38	0x64200009  LDK.L	R2, #9
0x2A3C	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 847 :: 		
0x2A40	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2A44	0x44314010  ADD.L	R3, R2, #1
0x2A48	0x64200011  LDK.L	R2, #17
0x2A4C	0xB0310000  STI.B	R3, #0, R2
; slaveAddress end address is: 24 (R6)
; numBytesToReceive end address is: 16 (R4)
; numBytesReceived end address is: 20 (R5)
; retVal end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
0x2A50	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_I2C.c, 850 :: 		
L_I2CM1_Read_Bytes81:
; slaveAddress start address is: 12 (R3)
; numBytesReceived start address is: 20 (R5)
; retVal start address is: 4 (R1)
; numBytesToReceive start address is: 16 (R4)
; bufferIn start address is: 0 (R0)
0x2A54	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2A58	0x44214010  ADD.L	R2, R2, #1
0x2A5C	0xA8210000  LDI.B	R2, R2, #0
0x2A60	0x44214014  AND.L	R2, R2, #1
0x2A64	0x59E14002  CMP.B	R2, #0
0x2A68	0x00280A9C  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes82
0x2A6C	0x00300A95  JMP	L_I2CM1_Read_Bytes81
L_I2CM1_Read_Bytes82:
;__Lib_I2C.c, 853 :: 		
0x2A70	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2A74	0xB0218000  STI.B	R2, #0, R3
; slaveAddress end address is: 12 (R3)
; numBytesToReceive end address is: 16 (R4)
; numBytesReceived end address is: 20 (R5)
; retVal end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
0x2A78	0xB3F28000  STI.S	SP, #0, R5
0x2A7C	0x44504000  MOVE.L	R5, R0
0x2A80	0xAA0F8000  LDI.S	R0, SP, #0
;__Lib_I2C.c, 854 :: 		
0x2A84	0x00300AA5  JMP	L_I2CM1_Read_Bytes80
L__I2CM1_Read_Bytes110:
;__Lib_I2C.c, 840 :: 		
0x2A88	0xB5F00000  STI.L	SP, #0, R0
0x2A8C	0x4402C00D  BEXTU.L	R0, R5, #0
0x2A90	0xAC5F8000  LDI.L	R5, SP, #0
;__Lib_I2C.c, 854 :: 		
L_I2CM1_Read_Bytes80:
;__Lib_I2C.c, 857 :: 		
; numBytesReceived start address is: 0 (R0)
; retVal start address is: 4 (R1)
; numBytesToReceive start address is: 16 (R4)
; bufferIn start address is: 20 (R5)
0x2A94	0xC4300050  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x2A98	0xA8218000  LDI.B	R2, R3, #0
0x2A9C	0x44214015  OR.L	R2, R2, #1
0x2AA0	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 862 :: 		
0x2AA4	0xC020004C  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x2AA8	0x59E14002  CMP.B	R2, #0
0x2AAC	0x00200ABA  JMPC	R30, Z, #0, L__I2CM1_Read_Bytes111
; numBytesReceived end address is: 0 (R0)
; bufferIn end address is: 20 (R5)
; numBytesToReceive end address is: 16 (R4)
; retVal end address is: 4 (R1)
0x2AB0	0x4432C000  MOVE.L	R3, R5
0x2AB4	0x4450400D  BEXTU.L	R5, R0, #0
;__Lib_I2C.c, 864 :: 		
L_I2CM1_Read_Bytes84:
; bufferIn start address is: 12 (R3)
; numBytesToReceive start address is: 16 (R4)
; retVal start address is: 4 (R1)
; numBytesReceived start address is: 20 (R5)
0x2AB8	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2ABC	0x44214010  ADD.L	R2, R2, #1
0x2AC0	0xA8210000  LDI.B	R2, R2, #0
0x2AC4	0x44214404  AND.L	R2, R2, #64
0x2AC8	0x59E14002  CMP.B	R2, #0
0x2ACC	0x00280AB5  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes85
0x2AD0	0x00300AAE  JMP	L_I2CM1_Read_Bytes84
L_I2CM1_Read_Bytes85:
;__Lib_I2C.c, 865 :: 		
0x2AD4	0xB3F20000  STI.S	SP, #0, R4
; numBytesToReceive end address is: 16 (R4)
; numBytesReceived end address is: 20 (R5)
; retVal end address is: 4 (R1)
0x2AD8	0x4440D00D  BEXTU.L	R4, R1, #256
0x2ADC	0x4401C000  MOVE.L	R0, R3
0x2AE0	0xAA1F8000  LDI.S	R1, SP, #0
0x2AE4	0x00300AC0  JMP	L_I2CM1_Read_Bytes83
; bufferIn end address is: 12 (R3)
L__I2CM1_Read_Bytes111:
;__Lib_I2C.c, 862 :: 		
0x2AE8	0xB1F08000  STI.B	SP, #0, R1
0x2AEC	0xB3F00002  STI.S	SP, #2, R0
0x2AF0	0x4402C000  MOVE.L	R0, R5
0x2AF4	0x4412400D  BEXTU.L	R1, R4, #0
0x2AF8	0xAA5F8002  LDI.S	R5, SP, #2
0x2AFC	0xA84F8000  LDI.B	R4, SP, #0
;__Lib_I2C.c, 865 :: 		
L_I2CM1_Read_Bytes83:
;__Lib_I2C.c, 868 :: 		
; bufferIn start address is: 0 (R0)
; numBytesToReceive start address is: 4 (R1)
; retVal start address is: 16 (R4)
; numBytesReceived start address is: 20 (R5)
0x2B00	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2B04	0x44314010  ADD.L	R3, R2, #1
0x2B08	0x6420000B  LDK.L	R2, #11
0x2B0C	0xB0310000  STI.B	R3, #0, R2
; numBytesToReceive end address is: 4 (R1)
; retVal end address is: 16 (R4)
; numBytesReceived end address is: 20 (R5)
; bufferIn end address is: 0 (R0)
0x2B10	0xB1F20000  STI.B	SP, #0, R4
0x2B14	0x4440C00D  BEXTU.L	R4, R1, #0
0x2B18	0xA81F8000  LDI.B	R1, SP, #0
;__Lib_I2C.c, 869 :: 		
L_I2CM1_Read_Bytes86:
;__Lib_I2C.c, 872 :: 		
; numBytesReceived start address is: 20 (R5)
; retVal start address is: 4 (R1)
; numBytesToReceive start address is: 16 (R4)
; bufferIn start address is: 0 (R0)
; numBytesToReceive end address is: 16 (R4)
; numBytesReceived end address is: 20 (R5)
; retVal end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
L_I2CM1_Read_Bytes88:
; bufferIn start address is: 0 (R0)
; numBytesToReceive start address is: 16 (R4)
; retVal start address is: 4 (R1)
; numBytesReceived start address is: 20 (R5)
0x2B1C	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2B20	0x44214010  ADD.L	R2, R2, #1
0x2B24	0xA8210000  LDI.B	R2, R2, #0
0x2B28	0x44214014  AND.L	R2, R2, #1
0x2B2C	0x59E14002  CMP.B	R2, #0
0x2B30	0x00280ACE  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes89
0x2B34	0x00300AC7  JMP	L_I2CM1_Read_Bytes88
L_I2CM1_Read_Bytes89:
;__Lib_I2C.c, 875 :: 		
0x2B38	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2B3C	0x44214010  ADD.L	R2, R2, #1
0x2B40	0xA8210000  LDI.B	R2, R2, #0
0x2B44	0x44214024  AND.L	R2, R2, #2
0x2B48	0x59E14002  CMP.B	R2, #0
0x2B4C	0x00280AE2  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes90
; numBytesToReceive end address is: 16 (R4)
; numBytesReceived end address is: 20 (R5)
; retVal end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
;__Lib_I2C.c, 877 :: 		
; retVal start address is: 0 (R0)
0x2B50	0x64000001  LDK.L	R0, #1
;__Lib_I2C.c, 878 :: 		
0x2B54	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2B58	0x44214010  ADD.L	R2, R2, #1
0x2B5C	0xA8210000  LDI.B	R2, R2, #0
0x2B60	0x44214104  AND.L	R2, R2, #16
0x2B64	0x59E14002  CMP.B	R2, #0
0x2B68	0x00280ADD  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes91
;__Lib_I2C.c, 880 :: 		
0x2B6C	0x64000002  LDK.L	R0, #2
;__Lib_I2C.c, 881 :: 		
0x2B70	0x00300AE1  JMP	L_I2CM1_Read_Bytes92
L_I2CM1_Read_Bytes91:
;__Lib_I2C.c, 885 :: 		
0x2B74	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2B78	0x44314010  ADD.L	R3, R2, #1
0x2B7C	0x64200004  LDK.L	R2, #4
0x2B80	0xB0310000  STI.B	R3, #0, R2
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 886 :: 		
L_I2CM1_Read_Bytes92:
;__Lib_I2C.c, 887 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
0x2B84	0x00300B0C  JMP	L_I2CM1_Read_Bytes87
;__Lib_I2C.c, 888 :: 		
L_I2CM1_Read_Bytes90:
;__Lib_I2C.c, 892 :: 		
; bufferIn start address is: 0 (R0)
; retVal start address is: 4 (R1)
; numBytesReceived start address is: 20 (R5)
; numBytesToReceive start address is: 16 (R4)
0x2B88	0x44300050  ADD.L	R3, R0, R5
0x2B8C	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2B90	0x44214020  ADD.L	R2, R2, #2
0x2B94	0xA8210000  LDI.B	R2, R2, #0
0x2B98	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 893 :: 		
0x2B9C	0x4432C010  ADD.L	R3, R5, #1
0x2BA0	0x4451C00D  BEXTU.L	R5, R3, #0
;__Lib_I2C.c, 895 :: 		
0x2BA4	0x44224012  SUB.L	R2, R4, #1
0x2BA8	0x5BE18022  CMP.S	R3, R2
0x2BAC	0x00200B07  JMPC	R30, Z, #0, L_I2CM1_Read_Bytes93
; numBytesToReceive end address is: 16 (R4)
;__Lib_I2C.c, 898 :: 		
0x2BB0	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2BB4	0x44314010  ADD.L	R3, R2, #1
0x2BB8	0x64200005  LDK.L	R2, #5
0x2BBC	0xB0310000  STI.B	R3, #0, R2
; numBytesReceived end address is: 20 (R5)
; retVal end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
0x2BC0	0x4442C00D  BEXTU.L	R4, R5, #0
;__Lib_I2C.c, 901 :: 		
L_I2CM1_Read_Bytes94:
; numBytesReceived start address is: 16 (R4)
; retVal start address is: 4 (R1)
; bufferIn start address is: 0 (R0)
0x2BC4	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2BC8	0x44214010  ADD.L	R2, R2, #1
0x2BCC	0xA8210000  LDI.B	R2, R2, #0
0x2BD0	0x44214014  AND.L	R2, R2, #1
0x2BD4	0x59E14002  CMP.B	R2, #0
0x2BD8	0x00280AF8  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes95
0x2BDC	0x00300AF1  JMP	L_I2CM1_Read_Bytes94
L_I2CM1_Read_Bytes95:
;__Lib_I2C.c, 904 :: 		
0x2BE0	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2BE4	0x44214010  ADD.L	R2, R2, #1
0x2BE8	0xA8210000  LDI.B	R2, R2, #0
0x2BEC	0x44214014  AND.L	R2, R2, #1
0x2BF0	0x59E14002  CMP.B	R2, #0
0x2BF4	0x00280B00  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes96
; numBytesReceived end address is: 16 (R4)
; retVal end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
;__Lib_I2C.c, 906 :: 		
; retVal start address is: 0 (R0)
0x2BF8	0x64000001  LDK.L	R0, #1
;__Lib_I2C.c, 907 :: 		
; retVal end address is: 0 (R0)
0x2BFC	0x00300B06  JMP	L_I2CM1_Read_Bytes97
L_I2CM1_Read_Bytes96:
;__Lib_I2C.c, 908 :: 		
; bufferIn start address is: 0 (R0)
; retVal start address is: 4 (R1)
; numBytesReceived start address is: 16 (R4)
0x2C00	0x44300040  ADD.L	R3, R0, R4
; numBytesReceived end address is: 16 (R4)
; bufferIn end address is: 0 (R0)
0x2C04	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2C08	0x44214020  ADD.L	R2, R2, #2
0x2C0C	0xA8210000  LDI.B	R2, R2, #0
0x2C10	0xB0310000  STI.B	R3, #0, R2
; retVal end address is: 4 (R1)
0x2C14	0x4400D00D  BEXTU.L	R0, R1, #256
;__Lib_I2C.c, 909 :: 		
L_I2CM1_Read_Bytes97:
;__Lib_I2C.c, 911 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
0x2C18	0x00300B0C  JMP	L_I2CM1_Read_Bytes87
;__Lib_I2C.c, 912 :: 		
L_I2CM1_Read_Bytes93:
;__Lib_I2C.c, 916 :: 		
; bufferIn start address is: 0 (R0)
; retVal start address is: 4 (R1)
; numBytesReceived start address is: 20 (R5)
; numBytesToReceive start address is: 16 (R4)
0x2C1C	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2C20	0x44314010  ADD.L	R3, R2, #1
0x2C24	0x64200009  LDK.L	R2, #9
0x2C28	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 918 :: 		
; numBytesToReceive end address is: 16 (R4)
; numBytesReceived end address is: 20 (R5)
; retVal end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
0x2C2C	0x00300AC7  JMP	L_I2CM1_Read_Bytes86
L_I2CM1_Read_Bytes87:
;__Lib_I2C.c, 919 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
0x2C30	0x00300B0E  JMP	L_I2CM1_Read_Bytes79
L__I2CM1_Read_Bytes112:
;__Lib_I2C.c, 837 :: 		
0x2C34	0x4400D00D  BEXTU.L	R0, R1, #256
;__Lib_I2C.c, 919 :: 		
L_I2CM1_Read_Bytes79:
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
L_I2CM1_Read_Bytes78:
;__Lib_I2C.c, 920 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 921 :: 		
L_end_I2CM1_Read_Bytes:
0x2C38	0x99D00000  UNLINK	LR
0x2C3C	0xA0000000  RETURN	
; end of _I2CM1_Read_Bytes
_I2CM1_Read:
;__Lib_I2C.c, 662 :: 		
0x11A4	0x95D00008  LINK	LR, #8
0x11A8	0xB5F00004  STI.L	SP, #4, R0
;__Lib_I2C.c, 667 :: 		
0x11AC	0x64100000  LDK.L	R1, #0
0x11B0	0xB1F08000  STI.B	SP, #0, R1
;__Lib_I2C.c, 669 :: 		
0x11B4	0xC010004C  LDA.B	R1, __Lib_I2C_I2CM_highSpeedStatus+0
0x11B8	0x59E0C012  CMP.B	R1, #1
0x11BC	0x00200483  JMPC	R30, Z, #0, L_I2CM1_Read55
;__Lib_I2C.c, 671 :: 		
0x11C0	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x11C4	0xA8110000  LDI.B	R1, R2, #0
; slaveAddress start address is: 0 (R0)
0x11C8	0x4400D00D  BEXTU.L	R0, R1, #256
;__Lib_I2C.c, 675 :: 		
0x11CC	0x64100009  LDK.L	R1, #9
0x11D0	0xB0208000  STI.B	R2, #0, R1
;__Lib_I2C.c, 676 :: 		
0x11D4	0xC4100050  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x11D8	0x4420C010  ADD.L	R2, R1, #1
0x11DC	0x64100011  LDK.L	R1, #17
0x11E0	0xB0208000  STI.B	R2, #0, R1
; slaveAddress end address is: 0 (R0)
0x11E4	0x4420500D  BEXTU.L	R2, R0, #256
;__Lib_I2C.c, 679 :: 		
L_I2CM1_Read56:
; slaveAddress start address is: 8 (R2)
0x11E8	0xC4100050  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x11EC	0x4410C010  ADD.L	R1, R1, #1
0x11F0	0xA8108000  LDI.B	R1, R1, #0
0x11F4	0x4410C014  AND.L	R1, R1, #1
0x11F8	0x59E0C002  CMP.B	R1, #0
0x11FC	0x00280481  JMPC	R30, Z, #1, L_I2CM1_Read57
0x1200	0x0030047A  JMP	L_I2CM1_Read56
L_I2CM1_Read57:
;__Lib_I2C.c, 682 :: 		
0x1204	0xC4100050  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1208	0xB0110000  STI.B	R1, #0, R2
; slaveAddress end address is: 8 (R2)
;__Lib_I2C.c, 683 :: 		
L_I2CM1_Read55:
;__Lib_I2C.c, 686 :: 		
0x120C	0xC4200050  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1210	0xA8110000  LDI.B	R1, R2, #0
0x1214	0x4410C015  OR.L	R1, R1, #1
0x1218	0xB0208000  STI.B	R2, #0, R1
;__Lib_I2C.c, 691 :: 		
0x121C	0xC010004C  LDA.B	R1, __Lib_I2C_I2CM_highSpeedStatus+0
0x1220	0x59E0C002  CMP.B	R1, #0
0x1224	0x00200491  JMPC	R30, Z, #0, L_I2CM1_Read58
;__Lib_I2C.c, 693 :: 		
L_I2CM1_Read59:
0x1228	0xC4100050  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x122C	0x4410C010  ADD.L	R1, R1, #1
0x1230	0xA8108000  LDI.B	R1, R1, #0
0x1234	0x4410C404  AND.L	R1, R1, #64
0x1238	0x59E0C002  CMP.B	R1, #0
0x123C	0x00280491  JMPC	R30, Z, #1, L_I2CM1_Read60
0x1240	0x0030048A  JMP	L_I2CM1_Read59
L_I2CM1_Read60:
;__Lib_I2C.c, 694 :: 		
L_I2CM1_Read58:
;__Lib_I2C.c, 697 :: 		
0x1244	0xC4100050  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1248	0x4420C010  ADD.L	R2, R1, #1
0x124C	0x64100007  LDK.L	R1, #7
0x1250	0xB0208000  STI.B	R2, #0, R1
;__Lib_I2C.c, 700 :: 		
L_I2CM1_Read61:
0x1254	0xC4100050  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1258	0x4410C010  ADD.L	R1, R1, #1
0x125C	0xA8108000  LDI.B	R1, R1, #0
0x1260	0x4410C014  AND.L	R1, R1, #1
0x1264	0x59E0C002  CMP.B	R1, #0
0x1268	0x0028049C  JMPC	R30, Z, #1, L_I2CM1_Read62
0x126C	0x00300495  JMP	L_I2CM1_Read61
L_I2CM1_Read62:
;__Lib_I2C.c, 703 :: 		
0x1270	0xC4100050  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1274	0x4410C010  ADD.L	R1, R1, #1
0x1278	0xA8108000  LDI.B	R1, R1, #0
0x127C	0x4410C024  AND.L	R1, R1, #2
0x1280	0x59E0C002  CMP.B	R1, #0
0x1284	0x002804A5  JMPC	R30, Z, #1, L_I2CM1_Read63
;__Lib_I2C.c, 705 :: 		
0x1288	0x64100001  LDK.L	R1, #1
0x128C	0xB1F08000  STI.B	SP, #0, R1
;__Lib_I2C.c, 706 :: 		
0x1290	0x003004AA  JMP	L_I2CM1_Read64
L_I2CM1_Read63:
;__Lib_I2C.c, 709 :: 		
0x1294	0xC4100050  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1298	0x4410C020  ADD.L	R1, R1, #2
0x129C	0xA8208000  LDI.B	R2, R1, #0
0x12A0	0xAC1F8004  LDI.L	R1, SP, #4
0x12A4	0xB0110000  STI.B	R1, #0, R2
;__Lib_I2C.c, 710 :: 		
L_I2CM1_Read64:
;__Lib_I2C.c, 711 :: 		
0x12A8	0xA80F8000  LDI.B	R0, SP, #0
;__Lib_I2C.c, 712 :: 		
L_end_I2CM1_Read:
0x12AC	0x99D00000  UNLINK	LR
0x12B0	0xA0000000  RETURN	
; end of _I2CM1_Read
__irgrid_Driver_hal_i2cRead:
;__hal_ft90x.c, 118 :: 		static int hal_i2cRead(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x310C	0x95D00010  LINK	LR, #16
0x3110	0xB3F10008  STI.S	SP, #8, R2
0x3114	0xB1F1800C  STI.B	SP, #12, R3
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
;__hal_ft90x.c, 120 :: 		int res = 0;
0x3118	0x64400000  LDK.L	R4, #0
0x311C	0xB3F20004  STI.S	SP, #4, R4
;__hal_ft90x.c, 121 :: 		uint8_t *ptr = pBuf;
0x3120	0xB5F08000  STI.L	SP, #0, R1
; pBuf end address is: 4 (R1)
;__hal_ft90x.c, 122 :: 		if( startF ) {
0x3124	0xC0400041  LDA.B	R4, __irgrid_Driver_startF+0
0x3128	0x59E24002  CMP.B	R4, #0
0x312C	0x00280C50  JMPC	R30, Z, #1, L___irgrid_Driver_hal_i2cRead2
;__hal_ft90x.c, 123 :: 		fp_i2cStart(slaveAddress);
; slaveAddress end address is: 0 (R0)
0x3130	0xC4600368  LDA.L	R6, __irgrid_Driver_fp_i2cStart+0
0x3134	0x08340060  CALLI	R6
;__hal_ft90x.c, 124 :: 		startF = 0;
0x3138	0x64400000  LDK.L	R4, #0
0x313C	0xB8400041  STA.B	__irgrid_Driver_startF+0, R4
;__hal_ft90x.c, 125 :: 		}
L___irgrid_Driver_hal_i2cRead2:
;__hal_ft90x.c, 126 :: 		res |= fp_i2cRead(ptr, nBytes);
0x3140	0xAA1F8008  LDI.S	R1, SP, #8
0x3144	0xAC0F8000  LDI.L	R0, SP, #0
0x3148	0xC460036C  LDA.L	R6, __irgrid_Driver_fp_i2cRead+0
0x314C	0x08340060  CALLI	R6
0x3150	0xAA4F8004  LDI.S	R4, SP, #4
0x3154	0x4442400C  BEXTS.L	R4, R4, #0
0x3158	0x44420005  OR.L	R4, R4, R0
0x315C	0xB3F20004  STI.S	SP, #4, R4
;__hal_ft90x.c, 127 :: 		if( endMode == END_MODE_RESTART ) {
0x3160	0xA84F800C  LDI.B	R4, SP, #12
0x3164	0x59E24012  CMP.B	R4, #1
0x3168	0x00200C5D  JMPC	R30, Z, #0, L___irgrid_Driver_hal_i2cRead3
;__hal_ft90x.c, 128 :: 		startF = 1;
0x316C	0x64400001  LDK.L	R4, #1
0x3170	0xB8400041  STA.B	__irgrid_Driver_startF+0, R4
;__hal_ft90x.c, 129 :: 		}
L___irgrid_Driver_hal_i2cRead3:
;__hal_ft90x.c, 130 :: 		return res;
0x3174	0xAA0F8004  LDI.S	R0, SP, #4
;__hal_ft90x.c, 131 :: 		}
L_end_hal_i2cRead:
0x3178	0x99D00000  UNLINK	LR
0x317C	0xA0000000  RETURN	
; end of __irgrid_Driver_hal_i2cRead
__irgrid_Driver__set_trim:
;__irgrid_Driver.c, 381 :: 		static void _set_trim()
0x3F44	0x95D00008  LINK	LR, #8
;__irgrid_Driver.c, 385 :: 		tmp[0] = 0x04;
0x3F48	0x442FC000  ADD.L	R2, SP, #0
0x3F4C	0x64000004  LDK.L	R0, #4
0x3F50	0xB0200000  STI.B	R2, #0, R0
;__irgrid_Driver.c, 386 :: 		tmp[1] = (uint8_t) _eeprom_data[_IRGRID_OSC_TRIM_VALUE] - 0xAA;
0x3F54	0x44114010  ADD.L	R1, R2, #1
0x3F58	0xC0000347  LDA.B	R0, __irgrid_Driver__eeprom_data+247
0x3F5C	0x44004AA2  SUB.L	R0, R0, #170
0x3F60	0xB0100000  STI.B	R1, #0, R0
;__irgrid_Driver.c, 387 :: 		tmp[2] = _eeprom_data[_IRGRID_OSC_TRIM_VALUE];
0x3F64	0x44114020  ADD.L	R1, R2, #2
0x3F68	0xC0000347  LDA.B	R0, __irgrid_Driver__eeprom_data+247
0x3F6C	0xB0100000  STI.B	R1, #0, R0
;__irgrid_Driver.c, 388 :: 		tmp[3] = 0x56;
0x3F70	0x44114030  ADD.L	R1, R2, #3
0x3F74	0x64000056  LDK.L	R0, #86
0x3F78	0xB0100000  STI.B	R1, #0, R0
;__irgrid_Driver.c, 389 :: 		tmp[4] = 0x00;
0x3F7C	0x44114040  ADD.L	R1, R2, #4
0x3F80	0x64000000  LDK.L	R0, #0
0x3F84	0xB0100000  STI.B	R1, #0, R0
;__irgrid_Driver.c, 391 :: 		hal_i2cStart();
0x3F88	0x00340D52  CALL	__irgrid_Driver_hal_i2cStart+0
;__irgrid_Driver.c, 392 :: 		hal_i2cWrite(_slaveRAM, tmp, 5, END_MODE_STOP);
0x3F8C	0x441FC000  ADD.L	R1, SP, #0
0x3F90	0xC0000366  LDA.B	R0, __irgrid_Driver__slaveRAM+0
0x3F94	0x64300000  LDK.L	R3, #0
0x3F98	0x64200005  LDK.L	R2, #5
0x3F9C	0x00340D57  CALL	__irgrid_Driver_hal_i2cWrite+0
;__irgrid_Driver.c, 393 :: 		}
L_end__set_trim:
0x3FA0	0x99D00000  UNLINK	LR
0x3FA4	0xA0000000  RETURN	
; end of __irgrid_Driver__set_trim
__irgrid_Driver__set_cgf:
;__irgrid_Driver.c, 334 :: 		static void _set_cgf()
0x3FA8	0x95D00008  LINK	LR, #8
;__irgrid_Driver.c, 340 :: 		switch (_refresh_rate)
0x3FAC	0x00300FFC  JMP	L___irgrid_Driver__set_cgf36
;__irgrid_Driver.c, 342 :: 		case 0:
L___irgrid_Driver__set_cgf38:
;__irgrid_Driver.c, 343 :: 		Hz_LSB = 0x3F;
; Hz_LSB start address is: 12 (R3)
0x3FB0	0x6430003F  LDK.L	R3, #63
;__irgrid_Driver.c, 344 :: 		break;
; Hz_LSB end address is: 12 (R3)
0x3FB4	0x00301012  JMP	L___irgrid_Driver__set_cgf37
;__irgrid_Driver.c, 345 :: 		case 1:
L___irgrid_Driver__set_cgf39:
;__irgrid_Driver.c, 346 :: 		Hz_LSB = 0x3E;
; Hz_LSB start address is: 12 (R3)
0x3FB8	0x6430003E  LDK.L	R3, #62
;__irgrid_Driver.c, 347 :: 		break;
; Hz_LSB end address is: 12 (R3)
0x3FBC	0x00301012  JMP	L___irgrid_Driver__set_cgf37
;__irgrid_Driver.c, 348 :: 		case 2:
L___irgrid_Driver__set_cgf40:
;__irgrid_Driver.c, 349 :: 		Hz_LSB = 0x3D;
; Hz_LSB start address is: 12 (R3)
0x3FC0	0x6430003D  LDK.L	R3, #61
;__irgrid_Driver.c, 350 :: 		break;
; Hz_LSB end address is: 12 (R3)
0x3FC4	0x00301012  JMP	L___irgrid_Driver__set_cgf37
;__irgrid_Driver.c, 351 :: 		case 4:
L___irgrid_Driver__set_cgf41:
;__irgrid_Driver.c, 352 :: 		Hz_LSB = 0x3C;
; Hz_LSB start address is: 12 (R3)
0x3FC8	0x6430003C  LDK.L	R3, #60
;__irgrid_Driver.c, 353 :: 		break;
; Hz_LSB end address is: 12 (R3)
0x3FCC	0x00301012  JMP	L___irgrid_Driver__set_cgf37
;__irgrid_Driver.c, 354 :: 		case 8:
L___irgrid_Driver__set_cgf42:
;__irgrid_Driver.c, 355 :: 		Hz_LSB = 0x3B;
; Hz_LSB start address is: 12 (R3)
0x3FD0	0x6430003B  LDK.L	R3, #59
;__irgrid_Driver.c, 356 :: 		break;
; Hz_LSB end address is: 12 (R3)
0x3FD4	0x00301012  JMP	L___irgrid_Driver__set_cgf37
;__irgrid_Driver.c, 357 :: 		case 16:
L___irgrid_Driver__set_cgf43:
;__irgrid_Driver.c, 358 :: 		Hz_LSB = 0x3A;
; Hz_LSB start address is: 12 (R3)
0x3FD8	0x6430003A  LDK.L	R3, #58
;__irgrid_Driver.c, 359 :: 		break;
; Hz_LSB end address is: 12 (R3)
0x3FDC	0x00301012  JMP	L___irgrid_Driver__set_cgf37
;__irgrid_Driver.c, 360 :: 		case 32:
L___irgrid_Driver__set_cgf44:
;__irgrid_Driver.c, 361 :: 		Hz_LSB = 0x39;
; Hz_LSB start address is: 12 (R3)
0x3FE0	0x64300039  LDK.L	R3, #57
;__irgrid_Driver.c, 362 :: 		break;
; Hz_LSB end address is: 12 (R3)
0x3FE4	0x00301012  JMP	L___irgrid_Driver__set_cgf37
;__irgrid_Driver.c, 363 :: 		default:
L___irgrid_Driver__set_cgf45:
;__irgrid_Driver.c, 364 :: 		Hz_LSB = 0x3E;
; Hz_LSB start address is: 12 (R3)
0x3FE8	0x6430003E  LDK.L	R3, #62
;__irgrid_Driver.c, 365 :: 		break;
; Hz_LSB end address is: 12 (R3)
0x3FEC	0x00301012  JMP	L___irgrid_Driver__set_cgf37
;__irgrid_Driver.c, 366 :: 		}
L___irgrid_Driver__set_cgf36:
0x3FF0	0xC000004D  LDA.B	R0, __irgrid_Driver__refresh_rate+0
0x3FF4	0x59E04002  CMP.B	R0, #0
0x3FF8	0x00280FEC  JMPC	R30, Z, #1, L___irgrid_Driver__set_cgf38
0x3FFC	0xC000004D  LDA.B	R0, __irgrid_Driver__refresh_rate+0
0x4000	0x59E04012  CMP.B	R0, #1
0x4004	0x00280FEE  JMPC	R30, Z, #1, L___irgrid_Driver__set_cgf39
0x4008	0xC000004D  LDA.B	R0, __irgrid_Driver__refresh_rate+0
0x400C	0x59E04022  CMP.B	R0, #2
0x4010	0x00280FF0  JMPC	R30, Z, #1, L___irgrid_Driver__set_cgf40
0x4014	0xC000004D  LDA.B	R0, __irgrid_Driver__refresh_rate+0
0x4018	0x59E04042  CMP.B	R0, #4
0x401C	0x00280FF2  JMPC	R30, Z, #1, L___irgrid_Driver__set_cgf41
0x4020	0xC000004D  LDA.B	R0, __irgrid_Driver__refresh_rate+0
0x4024	0x59E04082  CMP.B	R0, #8
0x4028	0x00280FF4  JMPC	R30, Z, #1, L___irgrid_Driver__set_cgf42
0x402C	0xC000004D  LDA.B	R0, __irgrid_Driver__refresh_rate+0
0x4030	0x59E04102  CMP.B	R0, #16
0x4034	0x00280FF6  JMPC	R30, Z, #1, L___irgrid_Driver__set_cgf43
0x4038	0xC000004D  LDA.B	R0, __irgrid_Driver__refresh_rate+0
0x403C	0x59E04202  CMP.B	R0, #32
0x4040	0x00280FF8  JMPC	R30, Z, #1, L___irgrid_Driver__set_cgf44
0x4044	0x00300FFA  JMP	L___irgrid_Driver__set_cgf45
L___irgrid_Driver__set_cgf37:
;__irgrid_Driver.c, 368 :: 		Hz_MSB = 0x46;
; Hz_LSB start address is: 12 (R3)
; Hz_MSB start address is: 16 (R4)
0x4048	0x64400046  LDK.L	R4, #70
;__irgrid_Driver.c, 370 :: 		tmp[0] = 0x03;
0x404C	0x442FC000  ADD.L	R2, SP, #0
0x4050	0x64000003  LDK.L	R0, #3
0x4054	0xB0200000  STI.B	R2, #0, R0
;__irgrid_Driver.c, 371 :: 		tmp[1] = (uint8_t)Hz_LSB - 0x55;
0x4058	0x44114010  ADD.L	R1, R2, #1
0x405C	0x4401C552  SUB.L	R0, R3, #85
0x4060	0xB0100000  STI.B	R1, #0, R0
;__irgrid_Driver.c, 372 :: 		tmp[2] = (Hz_LSB);
0x4064	0x44014020  ADD.L	R0, R2, #2
0x4068	0xB0018000  STI.B	R0, #0, R3
; Hz_LSB end address is: 12 (R3)
;__irgrid_Driver.c, 373 :: 		tmp[3] = Hz_MSB - 0x55;
0x406C	0x44114030  ADD.L	R1, R2, #3
0x4070	0x44024552  SUB.L	R0, R4, #85
0x4074	0xB0100000  STI.B	R1, #0, R0
;__irgrid_Driver.c, 374 :: 		tmp[4] = Hz_MSB;
0x4078	0x44014040  ADD.L	R0, R2, #4
0x407C	0xB0020000  STI.B	R0, #0, R4
; Hz_MSB end address is: 16 (R4)
;__irgrid_Driver.c, 376 :: 		hal_i2cStart();
0x4080	0x00340D52  CALL	__irgrid_Driver_hal_i2cStart+0
;__irgrid_Driver.c, 377 :: 		hal_i2cWrite(_slaveRAM, tmp, 5, END_MODE_STOP);
0x4084	0x441FC000  ADD.L	R1, SP, #0
0x4088	0xC0000366  LDA.B	R0, __irgrid_Driver__slaveRAM+0
0x408C	0x64300000  LDK.L	R3, #0
0x4090	0x64200005  LDK.L	R2, #5
0x4094	0x00340D57  CALL	__irgrid_Driver_hal_i2cWrite+0
;__irgrid_Driver.c, 378 :: 		resolution = (_get_cfg() & 0x30) >> 4;
0x4098	0x00340C6B  CALL	__irgrid_Driver__get_cfg+0
0x409C	0x44004304  AND.L	R0, R0, #48
0x40A0	0x4400400D  BEXTU.L	R0, R0, #0
0x40A4	0x44004049  LSHR.L	R0, R0, #4
0x40A8	0xBA000352  STA.S	__irgrid_Driver_resolution+0, R0
;__irgrid_Driver.c, 379 :: 		}
L_end__set_cgf:
0x40AC	0x99D00000  UNLINK	LR
0x40B0	0xA0000000  RETURN	
; end of __irgrid_Driver__set_cgf
__irgrid_Driver__get_cfg:
;__irgrid_Driver.c, 458 :: 		static uint16_t _get_cfg()
0x31AC	0x95D00008  LINK	LR, #8
;__irgrid_Driver.c, 464 :: 		tmp[0] = 0x02;
0x31B0	0x442FC020  ADD.L	R2, SP, #2
0x31B4	0x64000002  LDK.L	R0, #2
0x31B8	0xB0200000  STI.B	R2, #0, R0
;__irgrid_Driver.c, 465 :: 		tmp[1] = 0x92;
0x31BC	0x44114010  ADD.L	R1, R2, #1
0x31C0	0x64000092  LDK.L	R0, #146
0x31C4	0xB0100000  STI.B	R1, #0, R0
;__irgrid_Driver.c, 466 :: 		tmp[2] = 0x00;
0x31C8	0x44114020  ADD.L	R1, R2, #2
0x31CC	0x64000000  LDK.L	R0, #0
0x31D0	0xB0100000  STI.B	R1, #0, R0
;__irgrid_Driver.c, 467 :: 		tmp[3] = 0x01;
0x31D4	0x44114030  ADD.L	R1, R2, #3
0x31D8	0x64000001  LDK.L	R0, #1
0x31DC	0xB0100000  STI.B	R1, #0, R0
;__irgrid_Driver.c, 469 :: 		hal_i2cStart();
0x31E0	0x00340D52  CALL	__irgrid_Driver_hal_i2cStart+0
;__irgrid_Driver.c, 470 :: 		hal_i2cWrite(_slaveRAM, tmp, 4, END_MODE_RESTART);
0x31E4	0x441FC020  ADD.L	R1, SP, #2
0x31E8	0xC0000366  LDA.B	R0, __irgrid_Driver__slaveRAM+0
0x31EC	0x64300001  LDK.L	R3, #1
0x31F0	0x64200004  LDK.L	R2, #4
0x31F4	0x00340D57  CALL	__irgrid_Driver_hal_i2cWrite+0
;__irgrid_Driver.c, 471 :: 		hal_i2cRead(_slaveRAM, rd, 2, END_MODE_STOP );
0x31F8	0x441FC000  ADD.L	R1, SP, #0
0x31FC	0xC0000366  LDA.B	R0, __irgrid_Driver__slaveRAM+0
0x3200	0x64300000  LDK.L	R3, #0
0x3204	0x64200002  LDK.L	R2, #2
0x3208	0x00340C43  CALL	__irgrid_Driver_hal_i2cRead+0
;__irgrid_Driver.c, 473 :: 		config = ((uint16_t) (rd[1] << 8) | rd[0]);
0x320C	0x442FC000  ADD.L	R2, SP, #0
0x3210	0x44014010  ADD.L	R0, R2, #1
0x3214	0xA8000000  LDI.B	R0, R0, #0
0x3218	0x44104088  ASHL.L	R1, R0, #8
0x321C	0x4410C00D  BEXTU.L	R1, R1, #0
0x3220	0xA8010000  LDI.B	R0, R2, #0
0x3224	0x44008005  OR.L	R0, R1, R0
;__irgrid_Driver.c, 474 :: 		return config;
;__irgrid_Driver.c, 475 :: 		}
L_end__get_cfg:
0x3228	0x99D00000  UNLINK	LR
0x322C	0xA0000000  RETURN	
; end of __irgrid_Driver__get_cfg
_mikrobus_logWrite:
;easyft90x_v7_FT900.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x45AC	0x95D00008  LINK	LR, #8
0x45B0	0x44204000  MOVE.L	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;easyft90x_v7_FT900.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x45B4	0x44014000  MOVE.L	R0, R2
; data_ end address is: 8 (R2)
;easyft90x_v7_FT900.c, 322 :: 		uint8_t row = 13;
0x45B8	0x6420000D  LDK.L	R2, #13
0x45BC	0xB1F10004  STI.B	SP, #4, R2
0x45C0	0x6420000A  LDK.L	R2, #10
0x45C4	0xB1F10005  STI.B	SP, #5, R2
;easyft90x_v7_FT900.c, 323 :: 		uint8_t line = 10;
;easyft90x_v7_FT900.c, 324 :: 		switch( format )
0x45C8	0x0030118F  JMP	L_mikrobus_logWrite94
; format end address is: 4 (R1)
;easyft90x_v7_FT900.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite96:
;easyft90x_v7_FT900.c, 327 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x45CC	0x0034102D  CALL	easyft90x_v7_FT900__log_write+0
;easyft90x_v7_FT900.c, 328 :: 		break;
0x45D0	0x00301196  JMP	L_mikrobus_logWrite95
;easyft90x_v7_FT900.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite97:
;easyft90x_v7_FT900.c, 330 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite98:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x45D4	0xA8200000  LDI.B	R2, R0, #0
0x45D8	0x59E14002  CMP.B	R2, #0
0x45DC	0x0028117D  JMPC	R30, Z, #1, L_mikrobus_logWrite99
;easyft90x_v7_FT900.c, 332 :: 		_log_write( ptr );
0x45E0	0xB5F00000  STI.L	SP, #0, R0
0x45E4	0x0034102D  CALL	easyft90x_v7_FT900__log_write+0
0x45E8	0xAC0F8000  LDI.L	R0, SP, #0
;easyft90x_v7_FT900.c, 333 :: 		ptr++;
0x45EC	0x44004010  ADD.L	R0, R0, #1
;easyft90x_v7_FT900.c, 334 :: 		}
; ptr end address is: 0 (R0)
0x45F0	0x00301175  JMP	L_mikrobus_logWrite98
L_mikrobus_logWrite99:
;easyft90x_v7_FT900.c, 335 :: 		break;
0x45F4	0x00301196  JMP	L_mikrobus_logWrite95
;easyft90x_v7_FT900.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite100:
;easyft90x_v7_FT900.c, 337 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite101:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x45F8	0xA8200000  LDI.B	R2, R0, #0
0x45FC	0x59E14002  CMP.B	R2, #0
0x4600	0x00281186  JMPC	R30, Z, #1, L_mikrobus_logWrite102
;easyft90x_v7_FT900.c, 339 :: 		_log_write( ptr );
0x4604	0xB5F00000  STI.L	SP, #0, R0
0x4608	0x0034102D  CALL	easyft90x_v7_FT900__log_write+0
0x460C	0xAC0F8000  LDI.L	R0, SP, #0
;easyft90x_v7_FT900.c, 340 :: 		ptr++;
0x4610	0x44004010  ADD.L	R0, R0, #1
;easyft90x_v7_FT900.c, 341 :: 		}
; ptr end address is: 0 (R0)
0x4614	0x0030117E  JMP	L_mikrobus_logWrite101
L_mikrobus_logWrite102:
;easyft90x_v7_FT900.c, 342 :: 		_log_write( &row );
0x4618	0x442FC040  ADD.L	R2, SP, #4
0x461C	0x44014000  MOVE.L	R0, R2
0x4620	0x0034102D  CALL	easyft90x_v7_FT900__log_write+0
;easyft90x_v7_FT900.c, 343 :: 		_log_write( &line );
0x4624	0x442FC050  ADD.L	R2, SP, #5
0x4628	0x44014000  MOVE.L	R0, R2
0x462C	0x0034102D  CALL	easyft90x_v7_FT900__log_write+0
;easyft90x_v7_FT900.c, 344 :: 		break;
0x4630	0x00301196  JMP	L_mikrobus_logWrite95
;easyft90x_v7_FT900.c, 345 :: 		default :
L_mikrobus_logWrite103:
;easyft90x_v7_FT900.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x4634	0x64000006  LDK.L	R0, #6
0x4638	0x00301197  JMP	L_end_mikrobus_logWrite
;easyft90x_v7_FT900.c, 347 :: 		}
L_mikrobus_logWrite94:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x463C	0x59E0C002  CMP.B	R1, #0
0x4640	0x00281173  JMPC	R30, Z, #1, L_mikrobus_logWrite96
0x4644	0x59E0C012  CMP.B	R1, #1
0x4648	0x00281175  JMPC	R30, Z, #1, L_mikrobus_logWrite97
0x464C	0x59E0C022  CMP.B	R1, #2
0x4650	0x0028117E  JMPC	R30, Z, #1, L_mikrobus_logWrite100
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x4654	0x0030118D  JMP	L_mikrobus_logWrite103
L_mikrobus_logWrite95:
;easyft90x_v7_FT900.c, 348 :: 		return 0;
0x4658	0x64000000  LDK.L	R0, #0
;easyft90x_v7_FT900.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x465C	0x99D00000  UNLINK	LR
0x4660	0xA0000000  RETURN	
; end of _mikrobus_logWrite
easyft90x_v7_FT900__log_write:
;__ef_ft900_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__ef_ft900_log.c, 19 :: 		logger( *data_ );
0x40B4	0xA8100000  LDI.B	R1, R0, #0
; data_ end address is: 0 (R0)
0x40B8	0x4460D00D  BEXTU.L	R6, R1, #256
0x40BC	0x4403500D  BEXTU.L	R0, R6, #256
0x40C0	0xC460024C  LDA.L	R6, _logger+0
0x40C4	0x08340060  CALLI	R6
;__ef_ft900_log.c, 20 :: 		return 0;
0x40C8	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 21 :: 		}
L_end__log_write:
0x40CC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_write
_applicationTask:
;Click_IR_Grid_FT90x.c, 62 :: 		void applicationTask()
0x4C10	0x95D00004  LINK	LR, #4
;Click_IR_Grid_FT90x.c, 68 :: 		if( 1 != irgrid_measure() )
0x4C14	0x00341295  CALL	_irgrid_measure+0
0x4C18	0x59E04012  CMP.B	R0, #1
0x4C1C	0x0028130A  JMPC	R30, Z, #1, L_applicationTask4
;Click_IR_Grid_FT90x.c, 70 :: 		irgrid_get_temperature( &ir_tmp[ 0 ] );
0x4C20	0x6400010C  LDK.L	R0, #_ir_tmp+0
0x4C24	0x00341285  CALL	_irgrid_get_temperature+0
;Click_IR_Grid_FT90x.c, 71 :: 		}
L_applicationTask4:
;Click_IR_Grid_FT90x.c, 73 :: 		for (rc = 0; rc < 4; rc++)
0x4C28	0x64000000  LDK.L	R0, #0
0x4C2C	0xB1F00000  STI.B	SP, #0, R0
L_applicationTask5:
0x4C30	0xA80F8000  LDI.B	R0, SP, #0
0x4C34	0x59E04042  CMP.B	R0, #4
0x4C38	0x00601336  JMPC	R30, C, #0, L_applicationTask6
;Click_IR_Grid_FT90x.c, 75 :: 		for (cc = 0; cc < 16; cc++)
0x4C3C	0x64000000  LDK.L	R0, #0
0x4C40	0xB1F00001  STI.B	SP, #1, R0
L_applicationTask8:
0x4C44	0xA80F8001  LDI.B	R0, SP, #1
0x4C48	0x59E04102  CMP.B	R0, #16
0x4C4C	0x0060132F  JMPC	R30, C, #0, L_applicationTask9
;Click_IR_Grid_FT90x.c, 77 :: 		i = (cc * 4) + rc;
0x4C50	0xA80F8001  LDI.B	R0, SP, #1
0x4C54	0x44104028  ASHL.L	R1, R0, #2
0x4C58	0x4410C00C  BEXTS.L	R1, R1, #0
0x4C5C	0xA80F8000  LDI.B	R0, SP, #0
0x4C60	0x44008000  ADD.L	R0, R1, R0
0x4C64	0x4400400C  BEXTS.L	R0, R0, #0
;Click_IR_Grid_FT90x.c, 79 :: 		FloatToStr( ir_tmp[ i ], txt );
0x4C68	0x4400500D  BEXTU.L	R0, R0, #256
0x4C6C	0x44104028  ASHL.L	R1, R0, #2
0x4C70	0x6400010C  LDK.L	R0, #_ir_tmp+0
0x4C74	0x44000010  ADD.L	R0, R0, R1
0x4C78	0xAC000000  LDI.L	R0, R0, #0
0x4C7C	0x6410020C  LDK.L	R1, #_txt+0
0x4C80	0x00341199  CALL	_FloatToStr+0
;Click_IR_Grid_FT90x.c, 80 :: 		Ltrim( txt );
0x4C84	0x6400020C  LDK.L	R0, #_txt+0
0x4C88	0x003412D5  CALL	_Ltrim+0
;Click_IR_Grid_FT90x.c, 81 :: 		txt[ 6 ] = 0;
0x4C8C	0x64000000  LDK.L	R0, #0
0x4C90	0xB8000212  STA.B	_txt+6, R0
;Click_IR_Grid_FT90x.c, 82 :: 		mikrobus_logWrite( txt, _LOG_TEXT );
0x4C94	0x64100001  LDK.L	R1, #1
0x4C98	0x6400020C  LDK.L	R0, #_txt+0
0x4C9C	0x0034116B  CALL	_mikrobus_logWrite+0
;Click_IR_Grid_FT90x.c, 83 :: 		mikrobus_logWrite( "\t", _LOG_TEXT );
0x4CA0	0x64000004  LDK.L	R0, #?lstr3_Click_IR_Grid_FT90x+0
0x4CA4	0x64100001  LDK.L	R1, #1
0x4CA8	0x0034116B  CALL	_mikrobus_logWrite+0
;Click_IR_Grid_FT90x.c, 75 :: 		for (cc = 0; cc < 16; cc++)
0x4CAC	0xA80F8001  LDI.B	R0, SP, #1
0x4CB0	0x44004010  ADD.L	R0, R0, #1
0x4CB4	0xB1F00001  STI.B	SP, #1, R0
;Click_IR_Grid_FT90x.c, 84 :: 		}
0x4CB8	0x00301311  JMP	L_applicationTask8
L_applicationTask9:
;Click_IR_Grid_FT90x.c, 85 :: 		mikrobus_logWrite( " " ,_LOG_LINE );
0x4CBC	0x64000006  LDK.L	R0, #?lstr4_Click_IR_Grid_FT90x+0
0x4CC0	0x64100002  LDK.L	R1, #2
0x4CC4	0x0034116B  CALL	_mikrobus_logWrite+0
;Click_IR_Grid_FT90x.c, 73 :: 		for (rc = 0; rc < 4; rc++)
0x4CC8	0xA80F8000  LDI.B	R0, SP, #0
0x4CCC	0x44004010  ADD.L	R0, R0, #1
0x4CD0	0xB1F00000  STI.B	SP, #0, R0
;Click_IR_Grid_FT90x.c, 86 :: 		}
0x4CD4	0x0030130C  JMP	L_applicationTask5
L_applicationTask6:
;Click_IR_Grid_FT90x.c, 87 :: 		mikrobus_logWrite( " " ,_LOG_LINE );
0x4CD8	0x64000008  LDK.L	R0, #?lstr5_Click_IR_Grid_FT90x+0
0x4CDC	0x64100002  LDK.L	R1, #2
0x4CE0	0x0034116B  CALL	_mikrobus_logWrite+0
;Click_IR_Grid_FT90x.c, 88 :: 		mikrobus_logWrite( " " ,_LOG_LINE );
0x4CE4	0x6400000A  LDK.L	R0, #?lstr6_Click_IR_Grid_FT90x+0
0x4CE8	0x64100002  LDK.L	R1, #2
0x4CEC	0x0034116B  CALL	_mikrobus_logWrite+0
;Click_IR_Grid_FT90x.c, 89 :: 		mikrobus_logWrite( " " ,_LOG_LINE );
0x4CF0	0x6400000C  LDK.L	R0, #?lstr7_Click_IR_Grid_FT90x+0
0x4CF4	0x64100002  LDK.L	R1, #2
0x4CF8	0x0034116B  CALL	_mikrobus_logWrite+0
;Click_IR_Grid_FT90x.c, 90 :: 		Delay_ms(500);
0x4CFC	0x6DC01345  LPM.L	R28, $+24
0x4D00	0x44004000  NOP	
L_applicationTask11:
0x4D04	0x45CE4012  SUB.L	R28, R28, #1
0x4D08	0x5DEE4002  CMP.L	R28, #0
0x4D0C	0x00201341  JMPC	R30, Z, #0, L_applicationTask11
0x4D10	0x00301346  JMP	$+8
0x4D14	0x00FE5029  	#16666665
;Click_IR_Grid_FT90x.c, 91 :: 		}
L_end_applicationTask:
0x4D18	0x99D00000  UNLINK	LR
0x4D1C	0xA0000000  RETURN	
; end of _applicationTask
_irgrid_measure:
;__irgrid_Driver.c, 631 :: 		uint8_t irgrid_measure()
0x4A54	0x95D00004  LINK	LR, #4
;__irgrid_Driver.c, 635 :: 		i = 0;
0x4A58	0x64000000  LDK.L	R0, #0
0x4A5C	0xB1F00000  STI.B	SP, #0, R0
;__irgrid_Driver.c, 637 :: 		do
L_irgrid_measure61:
;__irgrid_Driver.c, 639 :: 		_get_eeprom();
0x4A60	0x0034103E  CALL	__irgrid_Driver__get_eeprom+0
;__irgrid_Driver.c, 640 :: 		_set_trim();
0x4A64	0x00340FD1  CALL	__irgrid_Driver__set_trim+0
;__irgrid_Driver.c, 641 :: 		_set_cgf();
0x4A68	0x00340FEA  CALL	__irgrid_Driver__set_cgf+0
;__irgrid_Driver.c, 643 :: 		if (i++ > 16)
0x4A6C	0xA81F8000  LDI.B	R1, SP, #0
0x4A70	0xA80F8000  LDI.B	R0, SP, #0
0x4A74	0x44004010  ADD.L	R0, R0, #1
0x4A78	0xB1F00000  STI.B	SP, #0, R0
0x4A7C	0x59E0C102  CMP.B	R1, #16
0x4A80	0x01A012A3  JMPC	R30, A, #0, L_irgrid_measure64
;__irgrid_Driver.c, 645 :: 		return 1;
0x4A84	0x64000001  LDK.L	R0, #1
0x4A88	0x003012B0  JMP	L_end_irgrid_measure
;__irgrid_Driver.c, 646 :: 		}
L_irgrid_measure64:
;__irgrid_Driver.c, 648 :: 		} while (!((_get_cfg() & 0x0400) >> 10));
0x4A8C	0x00340C6B  CALL	__irgrid_Driver__get_cfg+0
0x4A90	0x64100400  LDK.L	R1, #1024
0x4A94	0x44000014  AND.L	R0, R0, R1
0x4A98	0x4400400D  BEXTU.L	R0, R0, #0
0x4A9C	0x440040A9  LSHR.L	R0, R0, #10
0x4AA0	0x5BE04002  CMP.S	R0, #0
0x4AA4	0x00281298  JMPC	R30, Z, #1, L_irgrid_measure61
;__irgrid_Driver.c, 650 :: 		_get_ptat();
0x4AA8	0x0034104E  CALL	__irgrid_Driver__get_ptat+0
;__irgrid_Driver.c, 651 :: 		_get_ir();
0x4AAC	0x00341070  CALL	__irgrid_Driver__get_ir+0
;__irgrid_Driver.c, 652 :: 		_calc_ta();
0x4AB0	0x003410B7  CALL	__irgrid_Driver__calc_ta+0
;__irgrid_Driver.c, 653 :: 		_get_cpix();
0x4AB4	0x00340FA1  CALL	__irgrid_Driver__get_cpix+0
;__irgrid_Driver.c, 654 :: 		_calc_to();
0x4AB8	0x00340DC1  CALL	__irgrid_Driver__calc_to+0
;__irgrid_Driver.c, 656 :: 		return 0;
0x4ABC	0x64000000  LDK.L	R0, #0
;__irgrid_Driver.c, 657 :: 		}
L_end_irgrid_measure:
0x4AC0	0x99D00000  UNLINK	LR
0x4AC4	0xA0000000  RETURN	
; end of _irgrid_measure
__irgrid_Driver__get_ptat:
;__irgrid_Driver.c, 419 :: 		static void _get_ptat()
0x4138	0x95D00008  LINK	LR, #8
;__irgrid_Driver.c, 424 :: 		tmp[0] = 0x02;
0x413C	0x442FC020  ADD.L	R2, SP, #2
0x4140	0x64000002  LDK.L	R0, #2
0x4144	0xB0200000  STI.B	R2, #0, R0
;__irgrid_Driver.c, 425 :: 		tmp[1] = 0x40;
0x4148	0x44114010  ADD.L	R1, R2, #1
0x414C	0x64000040  LDK.L	R0, #64
0x4150	0xB0100000  STI.B	R1, #0, R0
;__irgrid_Driver.c, 426 :: 		tmp[2] = 0x00;
0x4154	0x44114020  ADD.L	R1, R2, #2
0x4158	0x64000000  LDK.L	R0, #0
0x415C	0xB0100000  STI.B	R1, #0, R0
;__irgrid_Driver.c, 427 :: 		tmp[3] = 0x01;
0x4160	0x44114030  ADD.L	R1, R2, #3
0x4164	0x64000001  LDK.L	R0, #1
0x4168	0xB0100000  STI.B	R1, #0, R0
;__irgrid_Driver.c, 429 :: 		hal_i2cStart();
0x416C	0x00340D52  CALL	__irgrid_Driver_hal_i2cStart+0
;__irgrid_Driver.c, 430 :: 		hal_i2cWrite(_slaveRAM, tmp, 4, END_MODE_RESTART);
0x4170	0x441FC020  ADD.L	R1, SP, #2
0x4174	0xC0000366  LDA.B	R0, __irgrid_Driver__slaveRAM+0
0x4178	0x64300001  LDK.L	R3, #1
0x417C	0x64200004  LDK.L	R2, #4
0x4180	0x00340D57  CALL	__irgrid_Driver_hal_i2cWrite+0
;__irgrid_Driver.c, 431 :: 		hal_i2cRead(_slaveRAM, rd, 2, END_MODE_STOP );
0x4184	0x441FC000  ADD.L	R1, SP, #0
0x4188	0xC0000366  LDA.B	R0, __irgrid_Driver__slaveRAM+0
0x418C	0x64300000  LDK.L	R3, #0
0x4190	0x64200002  LDK.L	R2, #2
0x4194	0x00340C43  CALL	__irgrid_Driver_hal_i2cRead+0
;__irgrid_Driver.c, 433 :: 		ptat = ((uint16_t)(rd[1] << 8) | rd[0]);
0x4198	0x442FC000  ADD.L	R2, SP, #0
0x419C	0x44014010  ADD.L	R0, R2, #1
0x41A0	0xA8000000  LDI.B	R0, R0, #0
0x41A4	0x44104088  ASHL.L	R1, R0, #8
0x41A8	0x4410C00D  BEXTU.L	R1, R1, #0
0x41AC	0xA8010000  LDI.B	R0, R2, #0
0x41B0	0x44008005  OR.L	R0, R1, R0
0x41B4	0xBA000364  STA.S	__irgrid_Driver_ptat+0, R0
;__irgrid_Driver.c, 434 :: 		}
L_end__get_ptat:
0x41B8	0x99D00000  UNLINK	LR
0x41BC	0xA0000000  RETURN	
; end of __irgrid_Driver__get_ptat
__irgrid_Driver__get_ir:
;__irgrid_Driver.c, 395 :: 		static void _get_ir()
0x41C0	0x95D00084  LINK	LR, #132
;__irgrid_Driver.c, 401 :: 		tmp_w[0] = 0x02;
0x41C4	0x442FC000  ADD.L	R2, SP, #0
0x41C8	0x64000002  LDK.L	R0, #2
0x41CC	0xB0200000  STI.B	R2, #0, R0
;__irgrid_Driver.c, 402 :: 		tmp_w[1] = 0x00;
0x41D0	0x44114010  ADD.L	R1, R2, #1
0x41D4	0x64000000  LDK.L	R0, #0
0x41D8	0xB0100000  STI.B	R1, #0, R0
;__irgrid_Driver.c, 403 :: 		tmp_w[2] = 0x01;
0x41DC	0x44114020  ADD.L	R1, R2, #2
0x41E0	0x64000001  LDK.L	R0, #1
0x41E4	0xB0100000  STI.B	R1, #0, R0
;__irgrid_Driver.c, 404 :: 		tmp_w[3] = 0x40;
0x41E8	0x44114030  ADD.L	R1, R2, #3
0x41EC	0x64000040  LDK.L	R0, #64
0x41F0	0xB0100000  STI.B	R1, #0, R0
;__irgrid_Driver.c, 406 :: 		hal_i2cStart();
0x41F4	0x00340D52  CALL	__irgrid_Driver_hal_i2cStart+0
;__irgrid_Driver.c, 407 :: 		hal_i2cWrite( _slaveRAM, tmp_w, 4, END_MODE_RESTART );
0x41F8	0x441FC000  ADD.L	R1, SP, #0
0x41FC	0xC0000366  LDA.B	R0, __irgrid_Driver__slaveRAM+0
0x4200	0x64300001  LDK.L	R3, #1
0x4204	0x64200004  LDK.L	R2, #4
0x4208	0x00340D57  CALL	__irgrid_Driver_hal_i2cWrite+0
;__irgrid_Driver.c, 408 :: 		hal_i2cRead( _slaveRAM, tmp_r, 128, END_MODE_STOP );
0x420C	0x441FC040  ADD.L	R1, SP, #4
0x4210	0xC0000366  LDA.B	R0, __irgrid_Driver__slaveRAM+0
0x4214	0x64300000  LDK.L	R3, #0
0x4218	0x64200080  LDK.L	R2, #128
0x421C	0x00340C43  CALL	__irgrid_Driver_hal_i2cRead+0
;__irgrid_Driver.c, 410 :: 		for (i = 0; i < 64; i++)
; i start address is: 16 (R4)
0x4220	0x64400000  LDK.L	R4, #0
; i end address is: 16 (R4)
L___irgrid_Driver__get_ir46:
; i start address is: 16 (R4)
0x4224	0x59E24402  CMP.B	R4, #64
0x4228	0x006010B5  JMPC	R30, C, #0, L___irgrid_Driver__get_ir47
;__irgrid_Driver.c, 412 :: 		_ir_data[i] = 0;
0x422C	0x4402500D  BEXTU.L	R0, R4, #256
0x4230	0x44104018  ASHL.L	R1, R0, #1
0x4234	0x64000370  LDK.L	R0, #__irgrid_Driver__ir_data+0
0x4238	0x44100010  ADD.L	R1, R0, R1
0x423C	0x64000000  LDK.L	R0, #0
0x4240	0xB2100000  STI.S	R1, #0, R0
;__irgrid_Driver.c, 413 :: 		_ir_data[i] |= tmp_r[(i * 2) + 1];
0x4244	0x4402500D  BEXTU.L	R0, R4, #256
0x4248	0x44104018  ASHL.L	R1, R0, #1
0x424C	0x64000370  LDK.L	R0, #__irgrid_Driver__ir_data+0
0x4250	0x44200010  ADD.L	R2, R0, R1
0x4254	0x4400C00C  BEXTS.L	R0, R1, #0
0x4258	0x44004010  ADD.L	R0, R0, #1
0x425C	0x4400400C  BEXTS.L	R0, R0, #0
0x4260	0x443FC040  ADD.L	R3, SP, #4
0x4264	0x44018000  ADD.L	R0, R3, R0
0x4268	0xA8100000  LDI.B	R1, R0, #0
0x426C	0xAA010000  LDI.S	R0, R2, #0
0x4270	0x4400400C  BEXTS.L	R0, R0, #0
0x4274	0x44000015  OR.L	R0, R0, R1
0x4278	0xB2200000  STI.S	R2, #0, R0
;__irgrid_Driver.c, 414 :: 		_ir_data[i] <<= 8;
0x427C	0x4402500D  BEXTU.L	R0, R4, #256
0x4280	0x44104018  ASHL.L	R1, R0, #1
0x4284	0x64000370  LDK.L	R0, #__irgrid_Driver__ir_data+0
0x4288	0x44100010  ADD.L	R1, R0, R1
0x428C	0xAA008000  LDI.S	R0, R1, #0
0x4290	0x4400400C  BEXTS.L	R0, R0, #0
0x4294	0x44004088  ASHL.L	R0, R0, #8
0x4298	0xB2100000  STI.S	R1, #0, R0
;__irgrid_Driver.c, 415 :: 		_ir_data[i] |= tmp_r[i * 2];
0x429C	0x4402500D  BEXTU.L	R0, R4, #256
0x42A0	0x44104018  ASHL.L	R1, R0, #1
0x42A4	0x64000370  LDK.L	R0, #__irgrid_Driver__ir_data+0
0x42A8	0x44200010  ADD.L	R2, R0, R1
0x42AC	0x4400C00C  BEXTS.L	R0, R1, #0
0x42B0	0x44018000  ADD.L	R0, R3, R0
0x42B4	0xA8100000  LDI.B	R1, R0, #0
0x42B8	0xAA010000  LDI.S	R0, R2, #0
0x42BC	0x4400400C  BEXTS.L	R0, R0, #0
0x42C0	0x44000015  OR.L	R0, R0, R1
0x42C4	0xB2200000  STI.S	R2, #0, R0
;__irgrid_Driver.c, 410 :: 		for (i = 0; i < 64; i++)
0x42C8	0x44424010  ADD.L	R4, R4, #1
0x42CC	0x4442500D  BEXTU.L	R4, R4, #256
;__irgrid_Driver.c, 416 :: 		}
; i end address is: 16 (R4)
0x42D0	0x00301089  JMP	L___irgrid_Driver__get_ir46
L___irgrid_Driver__get_ir47:
;__irgrid_Driver.c, 417 :: 		}
L_end__get_ir:
0x42D4	0x99D00000  UNLINK	LR
0x42D8	0xA0000000  RETURN	
; end of __irgrid_Driver__get_ir
__irgrid_Driver__calc_ta:
;__irgrid_Driver.c, 477 :: 		static void _calc_ta()
0x42DC	0x95D0000C  LINK	LR, #12
;__irgrid_Driver.c, 479 :: 		k_t1_scale = (int16_t) (_eeprom_data[_IRGRID_KT_SCALE] & 0xF0) >> 4;
0x42E0	0xC0100322  LDA.B	R1, __irgrid_Driver__eeprom_data+210
0x42E4	0x4400CF04  AND.L	R0, R1, #240
0x42E8	0x4400500D  BEXTU.L	R0, R0, #256
0x42EC	0x4400404A  ASHR.L	R0, R0, #4
0x42F0	0xBA00004E  STA.S	__irgrid_Driver_k_t1_scale+0, R0
;__irgrid_Driver.c, 480 :: 		k_t2_scale = (int16_t) (_eeprom_data[_IRGRID_KT_SCALE] & 0x0F) + 10;
0x42F4	0x4400C0F4  AND.L	R0, R1, #15
0x42F8	0x4400500D  BEXTU.L	R0, R0, #256
0x42FC	0x440040A0  ADD.L	R0, R0, #10
0x4300	0xBA000350  STA.S	__irgrid_Driver_k_t2_scale+0, R0
;__irgrid_Driver.c, 481 :: 		v_th = (float) 256 * _eeprom_data[_IRGRID_VTH_H] + _eeprom_data[_IRGRID_VTH_L];
0x4304	0xC040032B  LDA.B	R4, __irgrid_Driver__eeprom_data+219
0x4308	0x00340D74  CALL	__Unsigned8IntToFloat+0
0x430C	0x6C401164  LPM.L	R4, $+644
0x4310	0x44604000  MOVE.L	R6, R0
0x4314	0x0034019F  CALL	__Mul_FP+0
0x4318	0xB5F00000  STI.L	SP, #0, R0
0x431C	0xC040032A  LDA.B	R4, __irgrid_Driver__eeprom_data+218
0x4320	0x00340D74  CALL	__Unsigned8IntToFloat+0
0x4324	0xAC4F8000  LDI.L	R4, SP, #0
0x4328	0x44604000  MOVE.L	R6, R0
0x432C	0x003400CD  CALL	__Add_FP+0
0x4330	0xBC000354  STA.L	__irgrid_Driver_v_th+0, R0
;__irgrid_Driver.c, 483 :: 		if (v_th >= 32768.0)
0x4334	0x6C601165  LPM.L	R6, $+608
0x4338	0x44404000  MOVE.L	R4, R0
0x433C	0x00340822  CALL	__Compare_FP+0
0x4340	0x012010D5  JMPC	R30, GTE, #0, L___irgrid_Driver__calc_ta50
;__irgrid_Driver.c, 485 :: 		v_th -= 65536.0;
0x4344	0x6C601166  LPM.L	R6, $+596
0x4348	0xC4400354  LDA.L	R4, __irgrid_Driver_v_th+0
0x434C	0x003405DB  CALL	__Sub_FP+0
0x4350	0xBC000354  STA.L	__irgrid_Driver_v_th+0, R0
;__irgrid_Driver.c, 486 :: 		}
L___irgrid_Driver__calc_ta50:
;__irgrid_Driver.c, 487 :: 		v_th = v_th / _pow(2, (3 - resolution));
0x4354	0xC2100352  LDA.S	R1, __irgrid_Driver_resolution+0
0x4358	0x4410C00C  BEXTS.L	R1, R1, #0
0x435C	0x64000003  LDK.L	R0, #3
0x4360	0x44000012  SUB.L	R0, R0, R1
0x4364	0x4400400C  BEXTS.L	R0, R0, #0
0x4368	0x4440400C  BEXTS.L	R4, R0, #0
0x436C	0x003405B6  CALL	__SignedIntegralToFLoat+0
0x4370	0x44104000  MOVE.L	R1, R0
0x4374	0x6C001167  LPM.L	R0, $+552
0x4378	0x00340D82  CALL	__irgrid_Driver__pow+0
0x437C	0x44604000  MOVE.L	R6, R0
0x4380	0xC4400354  LDA.L	R4, __irgrid_Driver_v_th+0
0x4384	0x00340629  CALL	__Div_FP+0
0x4388	0xBC000354  STA.L	__irgrid_Driver_v_th+0, R0
;__irgrid_Driver.c, 488 :: 		k_t1 = (float) 256 * _eeprom_data[_IRGRID_KT1_H] + _eeprom_data[_IRGRID_KT1_L];
0x438C	0xC040032D  LDA.B	R4, __irgrid_Driver__eeprom_data+221
0x4390	0x00340D74  CALL	__Unsigned8IntToFloat+0
0x4394	0x6C401164  LPM.L	R4, $+508
0x4398	0x44604000  MOVE.L	R6, R0
0x439C	0x0034019F  CALL	__Mul_FP+0
0x43A0	0xB5F00000  STI.L	SP, #0, R0
0x43A4	0xC040032C  LDA.B	R4, __irgrid_Driver__eeprom_data+220
0x43A8	0x00340D74  CALL	__Unsigned8IntToFloat+0
0x43AC	0xAC4F8000  LDI.L	R4, SP, #0
0x43B0	0x44604000  MOVE.L	R6, R0
0x43B4	0x003400CD  CALL	__Add_FP+0
0x43B8	0xBC000358  STA.L	__irgrid_Driver_k_t1+0, R0
;__irgrid_Driver.c, 490 :: 		if (k_t1 >= 32768.0)
0x43BC	0x6C601165  LPM.L	R6, $+472
0x43C0	0x44404000  MOVE.L	R4, R0
0x43C4	0x00340822  CALL	__Compare_FP+0
0x43C8	0x012010F7  JMPC	R30, GTE, #0, L___irgrid_Driver__calc_ta51
;__irgrid_Driver.c, 492 :: 		k_t1 -= 65536.0;
0x43CC	0x6C601166  LPM.L	R6, $+460
0x43D0	0xC4400358  LDA.L	R4, __irgrid_Driver_k_t1+0
0x43D4	0x003405DB  CALL	__Sub_FP+0
0x43D8	0xBC000358  STA.L	__irgrid_Driver_k_t1+0, R0
;__irgrid_Driver.c, 493 :: 		}
L___irgrid_Driver__calc_ta51:
;__irgrid_Driver.c, 495 :: 		k_t1 /= (_pow(2, k_t1_scale) * _pow(2, (3 - resolution)));
0x43DC	0xC240004E  LDA.S	R4, __irgrid_Driver_k_t1_scale+0
0x43E0	0x4442400C  BEXTS.L	R4, R4, #0
0x43E4	0x003405B6  CALL	__SignedIntegralToFLoat+0
0x43E8	0x44104000  MOVE.L	R1, R0
0x43EC	0x6C001167  LPM.L	R0, $+432
0x43F0	0x00340D82  CALL	__irgrid_Driver__pow+0
0x43F4	0xB5F00000  STI.L	SP, #0, R0
0x43F8	0xC2100352  LDA.S	R1, __irgrid_Driver_resolution+0
0x43FC	0x4410C00C  BEXTS.L	R1, R1, #0
0x4400	0x64000003  LDK.L	R0, #3
0x4404	0x44000012  SUB.L	R0, R0, R1
0x4408	0x4400400C  BEXTS.L	R0, R0, #0
0x440C	0x4440400C  BEXTS.L	R4, R0, #0
0x4410	0x003405B6  CALL	__SignedIntegralToFLoat+0
0x4414	0x44104000  MOVE.L	R1, R0
0x4418	0x6C001167  LPM.L	R0, $+388
0x441C	0x00340D82  CALL	__irgrid_Driver__pow+0
0x4420	0xAC4F8000  LDI.L	R4, SP, #0
0x4424	0x44604000  MOVE.L	R6, R0
0x4428	0x0034019F  CALL	__Mul_FP+0
0x442C	0x44604000  MOVE.L	R6, R0
0x4430	0xC4400358  LDA.L	R4, __irgrid_Driver_k_t1+0
0x4434	0x00340629  CALL	__Div_FP+0
0x4438	0xBC000358  STA.L	__irgrid_Driver_k_t1+0, R0
;__irgrid_Driver.c, 496 :: 		k_t2 = (float) 256 * _eeprom_data[_IRGRID_KT2_H] + _eeprom_data[_IRGRID_KT2_L];
0x443C	0xC040032F  LDA.B	R4, __irgrid_Driver__eeprom_data+223
0x4440	0x00340D74  CALL	__Unsigned8IntToFloat+0
0x4444	0x6C401164  LPM.L	R4, $+332
0x4448	0x44604000  MOVE.L	R6, R0
0x444C	0x0034019F  CALL	__Mul_FP+0
0x4450	0xB5F00000  STI.L	SP, #0, R0
0x4454	0xC040032E  LDA.B	R4, __irgrid_Driver__eeprom_data+222
0x4458	0x00340D74  CALL	__Unsigned8IntToFloat+0
0x445C	0xAC4F8000  LDI.L	R4, SP, #0
0x4460	0x44604000  MOVE.L	R6, R0
0x4464	0x003400CD  CALL	__Add_FP+0
0x4468	0xBC00035C  STA.L	__irgrid_Driver_k_t2+0, R0
;__irgrid_Driver.c, 498 :: 		if (k_t2 >= 32768.0)
0x446C	0x6C601165  LPM.L	R6, $+296
0x4470	0x44404000  MOVE.L	R4, R0
0x4474	0x00340822  CALL	__Compare_FP+0
0x4478	0x01201123  JMPC	R30, GTE, #0, L___irgrid_Driver__calc_ta52
;__irgrid_Driver.c, 500 :: 		k_t2 -= 65536.0;
0x447C	0x6C601166  LPM.L	R6, $+284
0x4480	0xC440035C  LDA.L	R4, __irgrid_Driver_k_t2+0
0x4484	0x003405DB  CALL	__Sub_FP+0
0x4488	0xBC00035C  STA.L	__irgrid_Driver_k_t2+0, R0
;__irgrid_Driver.c, 501 :: 		}
L___irgrid_Driver__calc_ta52:
;__irgrid_Driver.c, 503 :: 		k_t2 /= (_pow(2, k_t2_scale) * _pow(2, (3 - resolution)));
0x448C	0xC2400350  LDA.S	R4, __irgrid_Driver_k_t2_scale+0
0x4490	0x4442400C  BEXTS.L	R4, R4, #0
0x4494	0x003405B6  CALL	__SignedIntegralToFLoat+0
0x4498	0x44104000  MOVE.L	R1, R0
0x449C	0x6C001167  LPM.L	R0, $+256
0x44A0	0x00340D82  CALL	__irgrid_Driver__pow+0
0x44A4	0xB5F00000  STI.L	SP, #0, R0
0x44A8	0xC2100352  LDA.S	R1, __irgrid_Driver_resolution+0
0x44AC	0x4410C00C  BEXTS.L	R1, R1, #0
0x44B0	0x64000003  LDK.L	R0, #3
0x44B4	0x44000012  SUB.L	R0, R0, R1
0x44B8	0x4400400C  BEXTS.L	R0, R0, #0
0x44BC	0x4440400C  BEXTS.L	R4, R0, #0
0x44C0	0x003405B6  CALL	__SignedIntegralToFLoat+0
0x44C4	0x44104000  MOVE.L	R1, R0
0x44C8	0x6C001167  LPM.L	R0, $+212
0x44CC	0x00340D82  CALL	__irgrid_Driver__pow+0
0x44D0	0xAC4F8000  LDI.L	R4, SP, #0
0x44D4	0x44604000  MOVE.L	R6, R0
0x44D8	0x0034019F  CALL	__Mul_FP+0
0x44DC	0x44604000  MOVE.L	R6, R0
0x44E0	0xC440035C  LDA.L	R4, __irgrid_Driver_k_t2+0
0x44E4	0x00340629  CALL	__Div_FP+0
0x44E8	0xBC00035C  STA.L	__irgrid_Driver_k_t2+0, R0
;__irgrid_Driver.c, 505 :: 		_temperature_amb = ((-k_t1 + _sqrt(_pow(k_t1, 2) - (4 * k_t2 * (v_th - (float) ptat)))) / (2 * k_t2)) + 25.0;
0x44EC	0xC4100358  LDA.L	R1, __irgrid_Driver_k_t1+0
0x44F0	0x6C001168  LPM.L	R0, $+176
0x44F4	0x44008006  XOR.L	R0, R1, R0
0x44F8	0xB5F00008  STI.L	SP, #8, R0
0x44FC	0xC4000358  LDA.L	R0, __irgrid_Driver_k_t1+0
0x4500	0x6C101167  LPM.L	R1, $+156
0x4504	0x00340D82  CALL	__irgrid_Driver__pow+0
0x4508	0xB5F00004  STI.L	SP, #4, R0
0x450C	0x6C401169  LPM.L	R4, $+152
0x4510	0xC460035C  LDA.L	R6, __irgrid_Driver_k_t2+0
0x4514	0x0034019F  CALL	__Mul_FP+0
0x4518	0xB5F00000  STI.L	SP, #0, R0
0x451C	0xC2400364  LDA.S	R4, __irgrid_Driver_ptat+0
0x4520	0x4442400C  BEXTS.L	R4, R4, #0
0x4524	0x003405B6  CALL	__SignedIntegralToFLoat+0
0x4528	0x44604000  MOVE.L	R6, R0
0x452C	0xC4400354  LDA.L	R4, __irgrid_Driver_v_th+0
0x4530	0x003405DB  CALL	__Sub_FP+0
0x4534	0xAC4F8000  LDI.L	R4, SP, #0
0x4538	0x44604000  MOVE.L	R6, R0
0x453C	0x0034019F  CALL	__Mul_FP+0
0x4540	0xAC4F8004  LDI.L	R4, SP, #4
0x4544	0x44604000  MOVE.L	R6, R0
0x4548	0x003405DB  CALL	__Sub_FP+0
0x454C	0x00340CF9  CALL	__irgrid_Driver__sqrt+0
0x4550	0xAC4F8008  LDI.L	R4, SP, #8
0x4554	0x44604000  MOVE.L	R6, R0
0x4558	0x003400CD  CALL	__Add_FP+0
0x455C	0xB5F00000  STI.L	SP, #0, R0
0x4560	0x6C401167  LPM.L	R4, $+60
0x4564	0xC460035C  LDA.L	R6, __irgrid_Driver_k_t2+0
0x4568	0x0034019F  CALL	__Mul_FP+0
0x456C	0xAC4F8000  LDI.L	R4, SP, #0
0x4570	0x44604000  MOVE.L	R6, R0
0x4574	0x00340629  CALL	__Div_FP+0
0x4578	0x44404000  MOVE.L	R4, R0
0x457C	0x6C60116A  LPM.L	R6, $+44
0x4580	0x003400CD  CALL	__Add_FP+0
0x4584	0xBC000360  STA.L	__irgrid_Driver__temperature_amb+0, R0
;__irgrid_Driver.c, 506 :: 		}
L_end__calc_ta:
0x4588	0x99D00000  UNLINK	LR
0x458C	0xA0000000  RETURN	
0x4590	0x43800000  	#1132462080
0x4594	0x47000000  	#1191182336
0x4598	0x47800000  	#1199570944
0x459C	0x40000000  	#1073741824
0x45A0	0x80000000  	#-2147483648
0x45A4	0x40800000  	#1082130432
0x45A8	0x41C80000  	#1103626240
; end of __irgrid_Driver__calc_ta
__irgrid_Driver__pow:
;__irgrid_Driver.c, 295 :: 		static double _pow(double x, double y) {
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x3608	0x4520C000  MOVE.L	R18, R1
0x360C	0x44104000  MOVE.L	R1, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 72 (R18)
;__irgrid_Driver.c, 296 :: 		unsigned char sign = 0;
; sign start address is: 80 (R20)
0x3610	0x65400000  LDK.L	R20, #0
;__irgrid_Driver.c, 300 :: 		if(y == 0.0)
0x3614	0x44494000  MOVE.L	R4, R18
0x3618	0x64600000  LDK.L	R6, #0
0x361C	0x00340822  CALL	__Compare_FP+0
0x3620	0x00200D8B  JMPC	R30, Z, #0, L___irgrid_Driver__pow31
; y end address is: 72 (R18)
; x end address is: 4 (R1)
; sign end address is: 80 (R20)
;__irgrid_Driver.c, 301 :: 		return 1.0;
0x3624	0x6C000DB5  LPM.L	R0, $+176
0x3628	0x00300DB4  JMP	L_end__pow
L___irgrid_Driver__pow31:
;__irgrid_Driver.c, 302 :: 		if(x == 0.0)
; sign start address is: 80 (R20)
; x start address is: 4 (R1)
; y start address is: 72 (R18)
0x362C	0x4440C000  MOVE.L	R4, R1
0x3630	0x64600000  LDK.L	R6, #0
0x3634	0x00340822  CALL	__Compare_FP+0
0x3638	0x00200D91  JMPC	R30, Z, #0, L___irgrid_Driver__pow32
; y end address is: 72 (R18)
; x end address is: 4 (R1)
; sign end address is: 80 (R20)
;__irgrid_Driver.c, 303 :: 		return 0.0;
0x363C	0x64000000  LDK.L	R0, #0
0x3640	0x00300DB4  JMP	L_end__pow
L___irgrid_Driver__pow32:
;__irgrid_Driver.c, 304 :: 		if(x < 0.0) {
; sign start address is: 80 (R20)
; x start address is: 4 (R1)
; y start address is: 72 (R18)
0x3644	0x64600000  LDK.L	R6, #0
0x3648	0x4440C000  MOVE.L	R4, R1
0x364C	0x00340822  CALL	__Compare_FP+0
0x3650	0x01280DA8  JMPC	R30, GTE, #1, L___irgrid_Driver__pow69
; sign end address is: 80 (R20)
;__irgrid_Driver.c, 305 :: 		yi = (long)y;
0x3654	0x44494000  MOVE.L	R4, R18
0x3658	0x003403ED  CALL	__FloatToSignedIntegral+0
; yi start address is: 40 (R10)
0x365C	0x44A04000  MOVE.L	R10, R0
;__irgrid_Driver.c, 306 :: 		if((double)yi != y)
0x3660	0x44404000  MOVE.L	R4, R0
0x3664	0x003405B6  CALL	__SignedIntegralToFLoat+0
0x3668	0x44404000  MOVE.L	R4, R0
0x366C	0x44694000  MOVE.L	R6, R18
0x3670	0x00340822  CALL	__Compare_FP+0
0x3674	0x00280DA0  JMPC	R30, Z, #1, L___irgrid_Driver__pow34
; y end address is: 72 (R18)
; yi end address is: 40 (R10)
; x end address is: 4 (R1)
;__irgrid_Driver.c, 307 :: 		return 0.0;
0x3678	0x64000000  LDK.L	R0, #0
0x367C	0x00300DB4  JMP	L_end__pow
L___irgrid_Driver__pow34:
;__irgrid_Driver.c, 308 :: 		sign = yi & 1;
; x start address is: 4 (R1)
; yi start address is: 40 (R10)
; y start address is: 72 (R18)
0x3680	0x44254014  AND.L	R2, R10, #1
; yi end address is: 40 (R10)
; sign start address is: 0 (R0)
0x3684	0x4401500D  BEXTU.L	R0, R2, #256
;__irgrid_Driver.c, 309 :: 		x = -x;
0x3688	0x6C200DB6  LPM.L	R2, $+80
0x368C	0x44208026  XOR.L	R2, R1, R2
0x3690	0x44114000  MOVE.L	R1, R2
; sign end address is: 0 (R0)
; x end address is: 4 (R1)
0x3694	0x4540500D  BEXTU.L	R20, R0, #256
0x3698	0x4400C000  MOVE.L	R0, R1
;__irgrid_Driver.c, 310 :: 		}
0x369C	0x00300DA9  JMP	L___irgrid_Driver__pow33
L___irgrid_Driver__pow69:
;__irgrid_Driver.c, 304 :: 		if(x < 0.0) {
0x36A0	0x4400C000  MOVE.L	R0, R1
;__irgrid_Driver.c, 310 :: 		}
L___irgrid_Driver__pow33:
;__irgrid_Driver.c, 311 :: 		x = _log(x);
; x start address is: 0 (R0)
; sign start address is: 80 (R20)
; x end address is: 0 (R0)
0x36A4	0x00340B5C  CALL	__irgrid_Driver__log+0
;__irgrid_Driver.c, 312 :: 		x = x*y;
0x36A8	0x44404000  MOVE.L	R4, R0
0x36AC	0x44694000  MOVE.L	R6, R18
0x36B0	0x0034019F  CALL	__Mul_FP+0
; y end address is: 72 (R18)
;__irgrid_Driver.c, 313 :: 		x = _exp(x);
0x36B4	0x00340B10  CALL	__irgrid_Driver__exp+0
; x start address is: 0 (R0)
;__irgrid_Driver.c, 315 :: 		if(sign)
0x36B8	0x59EA4002  CMP.B	R20, #0
0x36BC	0x00280DB4  JMPC	R30, Z, #1, L___irgrid_Driver__pow35
; sign end address is: 80 (R20)
;__irgrid_Driver.c, 316 :: 		return -x;
0x36C0	0x6C200DB6  LPM.L	R2, $+24
0x36C4	0x44200026  XOR.L	R2, R0, R2
; x end address is: 0 (R0)
0x36C8	0x44014000  MOVE.L	R0, R2
0x36CC	0x00300DB4  JMP	L_end__pow
L___irgrid_Driver__pow35:
;__irgrid_Driver.c, 317 :: 		return x;
; x start address is: 0 (R0)
; x end address is: 0 (R0)
;__irgrid_Driver.c, 318 :: 		}
L_end__pow:
0x36D0	0xA0000000  RETURN	
0x36D4	0x3F800000  	#1065353216
0x36D8	0x80000000  	#-2147483648
; end of __irgrid_Driver__pow
__irgrid_Driver__log:
;__irgrid_Driver.c, 269 :: 		static double _log(double x) {
; x start address is: 0 (R0)
0x2D70	0x95D00004  LINK	LR, #4
0x2D74	0x44304000  MOVE.L	R3, R0
; x end address is: 0 (R0)
; x start address is: 12 (R3)
;__irgrid_Driver.c, 285 :: 		if(x <= 0.0)
0x2D78	0x64600000  LDK.L	R6, #0
0x2D7C	0x4441C000  MOVE.L	R4, R3
0x2D80	0x00340822  CALL	__Compare_FP+0
0x2D84	0x01680B64  JMPC	R30, GT, #1, L___irgrid_Driver__log30
; x end address is: 12 (R3)
;__irgrid_Driver.c, 286 :: 		return 0.0;
0x2D88	0x64000000  LDK.L	R0, #0
0x2D8C	0x00300B7E  JMP	L_end__log
L___irgrid_Driver__log30:
;__irgrid_Driver.c, 287 :: 		x = _frexp(x, &exp) * 2.0 - 1.0;
; x start address is: 12 (R3)
0x2D90	0x441FC000  ADD.L	R1, SP, #0
0x2D94	0x4401C000  MOVE.L	R0, R3
; x end address is: 12 (R3)
0x2D98	0x003404AD  CALL	__irgrid_Driver__frexp+0
0x2D9C	0x44404000  MOVE.L	R4, R0
0x2DA0	0x6C600B80  LPM.L	R6, $+96
0x2DA4	0x0034019F  CALL	__Mul_FP+0
0x2DA8	0x6C600B81  LPM.L	R6, $+92
0x2DAC	0x44404000  MOVE.L	R4, R0
0x2DB0	0x003405DB  CALL	__Sub_FP+0
;__irgrid_Driver.c, 288 :: 		exp--;
0x2DB4	0xAA1F8000  LDI.S	R1, SP, #0
0x2DB8	0x4410C00C  BEXTS.L	R1, R1, #0
0x2DBC	0x4410C012  SUB.L	R1, R1, #1
0x2DC0	0xB3F08000  STI.S	SP, #0, R1
;__irgrid_Driver.c, 289 :: 		x = _eval_poly(x, coeff, sizeof coeff/sizeof coeff[0] - 1);
0x2DC4	0x64200008  LDK.L	R2, #8
0x2DC8	0x64104F40  LDK.L	R1, #__irgrid_Driver__log_coeff_L0+0
0x2DCC	0x00340567  CALL	__irgrid_Driver__eval_poly+0
; x start address is: 4 (R1)
0x2DD0	0x44104000  MOVE.L	R1, R0
;__irgrid_Driver.c, 290 :: 		return x + 0.69314718055995 * exp;
0x2DD4	0xAA4F8000  LDI.S	R4, SP, #0
0x2DD8	0x4442400C  BEXTS.L	R4, R4, #0
0x2DDC	0x003405B6  CALL	__SignedIntegralToFLoat+0
0x2DE0	0x6C400B82  LPM.L	R4, $+40
0x2DE4	0x44604000  MOVE.L	R6, R0
0x2DE8	0x0034019F  CALL	__Mul_FP+0
0x2DEC	0x4440C000  MOVE.L	R4, R1
0x2DF0	0x44604000  MOVE.L	R6, R0
0x2DF4	0x003400CD  CALL	__Add_FP+0
; x end address is: 4 (R1)
;__irgrid_Driver.c, 292 :: 		}
L_end__log:
0x2DF8	0x99D00000  UNLINK	LR
0x2DFC	0xA0000000  RETURN	
0x2E00	0x40000000  	#1073741824
0x2E04	0x3F800000  	#1065353216
0x2E08	0x3F317218  	#1060205080
; end of __irgrid_Driver__log
__irgrid_Driver__frexp:
;__irgrid_Driver.c, 135 :: 		static double _frexp(double value, int * eptr) {
; eptr start address is: 4 (R1)
; value start address is: 0 (R0)
0x12B4	0x95D00004  LINK	LR, #4
; eptr end address is: 4 (R1)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
; eptr start address is: 4 (R1)
;__irgrid_Driver.c, 139 :: 		uv.fl = value;
0x12B8	0xB5F00000  STI.L	SP, #0, R0
; value end address is: 0 (R0)
;__irgrid_Driver.c, 140 :: 		bb = uv.flt.exp - EXCESS;
0x12BC	0xAA2F8002  LDI.S	R2, SP, #2
0x12C0	0x4421507D  BEXTU.L	R2, R2, #263
0x12C4	0x442147E2  SUB.L	R2, R2, #126
; bb start address is: 0 (R0)
0x12C8	0x4401400C  BEXTS.L	R0, R2, #0
;__irgrid_Driver.c, 141 :: 		*eptr = bb;
0x12CC	0xB2100000  STI.S	R1, #0, R0
; eptr end address is: 4 (R1)
; bb end address is: 0 (R0)
;__irgrid_Driver.c, 142 :: 		uv.flt.exp = EXCESS;
0x12D0	0x6430007E  LDK.L	R3, #126
0x12D4	0xAA2F8002  LDI.S	R2, SP, #2
0x12D8	0x45E1D073  LDL.L	R30, R3, #263
0x12DC	0x442101EB  BINS.L	R2, R2, R30
0x12E0	0xB3F10002  STI.S	SP, #2, R2
;__irgrid_Driver.c, 143 :: 		return uv.fl;
0x12E4	0xAC0F8000  LDI.L	R0, SP, #0
;__irgrid_Driver.c, 144 :: 		}
L_end__frexp:
0x12E8	0x99D00000  UNLINK	LR
0x12EC	0xA0000000  RETURN	
; end of __irgrid_Driver__frexp
__irgrid_Driver__eval_poly:
;__irgrid_Driver.c, 190 :: 		static static double _eval_poly(double x, const double code * d, int n) {
; n start address is: 8 (R2)
; d start address is: 4 (R1)
; x start address is: 0 (R0)
; n end address is: 8 (R2)
; d end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 0 (R0)
; d start address is: 4 (R1)
; n start address is: 8 (R2)
;__irgrid_Driver.c, 193 :: 		res = d[n];
0x159C	0x4431400C  BEXTS.L	R3, R2, #0
0x15A0	0x4431C028  ASHL.L	R3, R3, #2
0x15A4	0x44308030  ADD.L	R3, R1, R3
0x15A8	0xCC318000  LPMI.L	R3, R3, #0
; res start address is: 16 (R4)
0x15AC	0x4441C000  MOVE.L	R4, R3
; x end address is: 0 (R0)
; n end address is: 8 (R2)
; res end address is: 16 (R4)
0x15B0	0x45004000  MOVE.L	R16, R0
0x15B4	0x44024000  MOVE.L	R0, R4
0x15B8	0x44D1400C  BEXTS.L	R13, R2, #0
;__irgrid_Driver.c, 194 :: 		while(n)
L___irgrid_Driver__eval_poly15:
; res start address is: 0 (R0)
; x start address is: 64 (R16)
; n start address is: 52 (R13)
; d start address is: 4 (R1)
; d end address is: 4 (R1)
; x start address is: 64 (R16)
; x end address is: 64 (R16)
0x15BC	0x5BE6C002  CMP.S	R13, #0
0x15C0	0x0028057E  JMPC	R30, Z, #1, L___irgrid_Driver__eval_poly16
; d end address is: 4 (R1)
; x end address is: 64 (R16)
;__irgrid_Driver.c, 195 :: 		res = x * res + d[--n];
; x start address is: 64 (R16)
; d start address is: 4 (R1)
0x15C4	0x44484000  MOVE.L	R4, R16
0x15C8	0x44604000  MOVE.L	R6, R0
0x15CC	0x0034019F  CALL	__Mul_FP+0
; res end address is: 0 (R0)
0x15D0	0x4436C012  SUB.L	R3, R13, #1
0x15D4	0x4431C00C  BEXTS.L	R3, R3, #0
; n end address is: 52 (R13)
; n start address is: 68 (R17)
0x15D8	0x4511C00C  BEXTS.L	R17, R3, #0
0x15DC	0x4431C028  ASHL.L	R3, R3, #2
0x15E0	0x44308030  ADD.L	R3, R1, R3
0x15E4	0xCC418000  LPMI.L	R4, R3, #0
0x15E8	0x44604000  MOVE.L	R6, R0
0x15EC	0x003400CD  CALL	__Add_FP+0
; res start address is: 0 (R0)
; d end address is: 4 (R1)
; x end address is: 64 (R16)
; n end address is: 68 (R17)
0x15F0	0x44D8C00C  BEXTS.L	R13, R17, #0
0x15F4	0x0030056F  JMP	L___irgrid_Driver__eval_poly15
L___irgrid_Driver__eval_poly16:
;__irgrid_Driver.c, 197 :: 		return res;
; res end address is: 0 (R0)
;__irgrid_Driver.c, 198 :: 		}
L_end__eval_poly:
0x15F8	0xA0000000  RETURN	
; end of __irgrid_Driver__eval_poly
__Mul_FP:
;__Lib_MathDouble.c, 1116 :: 		
;__Lib_MathDouble.c, 1119 :: 		
0x067C	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 1121 :: 		
0x0680	0x44724179  LSHR.L	R7, R4, #23
;__Lib_MathDouble.c, 1122 :: 		
0x0684	0x4473CFF4  AND.L	R7, R7, #255
;__Lib_MathDouble.c, 1123 :: 		
0x0688	0x44934179  LSHR.L	R9, R6, #23
;__Lib_MathDouble.c, 1124 :: 		
0x068C	0x4494CFF4  AND.L	R9, R9, #255
;__Lib_MathDouble.c, 1126 :: 		
0x0690	0x64A08000  LDK.L	R10, #32768
;__Lib_MathDouble.c, 1127 :: 		
0x0694	0x44A54108  ASHL.L	R10, R10, #16
;__Lib_MathDouble.c, 1129 :: 		
0x0698	0x44524088  ASHL.L	R5, R4, #8
;__Lib_MathDouble.c, 1130 :: 		
0x069C	0x445280A5  OR.L	R5, R5, R10
;__Lib_MathDouble.c, 1131 :: 		
0x06A0	0x44834088  ASHL.L	R8, R6, #8
;__Lib_MathDouble.c, 1132 :: 		
0x06A4	0x448400A5  OR.L	R8, R8, R10
;__Lib_MathDouble.c, 1133 :: 		
0x06A8	0x44C20066  XOR.L	R12, R4, R6
;__Lib_MathDouble.c, 1134 :: 		
0x06AC	0x44A500C4  AND.L	R10, R10, R12
;__Lib_MathDouble.c, 1135 :: 		
0x06B0	0x44C3FFF0  ADD.L	R12, R7, #-1
;__Lib_MathDouble.c, 1137 :: 		
0x06B4	0x5DE64FE2  CMP.L	R12, #254
;__Lib_MathDouble.c, 1138 :: 		
0x06B8	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1139 :: 		
0x06BC	0x006001B1  JMPC	R30, C, #0, label_1
;__Lib_MathDouble.c, 1140 :: 		
0x06C0	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1141 :: 		
label_1:
;__Lib_MathDouble.c, 1143 :: 		
0x06C4	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1144 :: 		
0x06C8	0x002801DD  JMPC	R30, Z, #1, label1
;__Lib_MathDouble.c, 1146 :: 		
label8:
;__Lib_MathDouble.c, 1148 :: 		
0x06CC	0x44C4FFF0  ADD.L	R12, R9, #-1
;__Lib_MathDouble.c, 1150 :: 		
0x06D0	0x5DE64FE2  CMP.L	R12, #254
;__Lib_MathDouble.c, 1151 :: 		
0x06D4	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1152 :: 		
0x06D8	0x006001B8  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 1153 :: 		
0x06DC	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1154 :: 		
label_2:
;__Lib_MathDouble.c, 1156 :: 		
0x06E0	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1157 :: 		
0x06E4	0x002801FD  JMPC	R30, Z, #1, label2
;__Lib_MathDouble.c, 1159 :: 		
label14:
;__Lib_MathDouble.c, 1164 :: 		
0x06E8	0xF5928088  MUL.L	R25, R5, R8
;__Lib_MathDouble.c, 1165 :: 		
0x06EC	0xF5C28089  MULUH.L	R28, R5, R8
;__Lib_MathDouble.c, 1166 :: 		
0x06F0	0x44BCC000  MOVE.L	R11, R25
;__Lib_MathDouble.c, 1167 :: 		
0x06F4	0x445E4000  MOVE.L	R5, R28
;__Lib_MathDouble.c, 1169 :: 		
0x06F8	0x5DE58002  CMP.L	R11, R0
;__Lib_MathDouble.c, 1170 :: 		
0x06FC	0x002801C1  JMPC	R30, Z, #1, label3
;__Lib_MathDouble.c, 1172 :: 		
0x0700	0x4452C015  OR.L	R5, R5, #1
;__Lib_MathDouble.c, 1174 :: 		
label3:
;__Lib_MathDouble.c, 1176 :: 		
0x0704	0x5DE2C002  CMP.L	R5, #0
;__Lib_MathDouble.c, 1177 :: 		
0x0708	0x00E801C5  JMPC	R30, S, #1, label4
;__Lib_MathDouble.c, 1179 :: 		
0x070C	0x4452C018  ASHL.L	R5, R5, #1
;__Lib_MathDouble.c, 1180 :: 		
0x0710	0x4473FFF0  ADD.L	R7, R7, #-1
;__Lib_MathDouble.c, 1182 :: 		
label4:
;__Lib_MathDouble.c, 1184 :: 		
0x0714	0x44C4F820  ADD.L	R12, R9, #-126
;__Lib_MathDouble.c, 1185 :: 		
0x0718	0x447380C0  ADD.L	R7, R7, R12
;__Lib_MathDouble.c, 1186 :: 		
0x071C	0x44C3FFF0  ADD.L	R12, R7, #-1
;__Lib_MathDouble.c, 1188 :: 		
0x0720	0x5DE64FE2  CMP.L	R12, #254
;__Lib_MathDouble.c, 1189 :: 		
0x0724	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1190 :: 		
0x0728	0x006001CC  JMPC	R30, C, #0, label_3
;__Lib_MathDouble.c, 1191 :: 		
0x072C	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1192 :: 		
label_3:
;__Lib_MathDouble.c, 1194 :: 		
0x0730	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1195 :: 		
0x0734	0x0028021A  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 1197 :: 		
label17:
;__Lib_MathDouble.c, 1199 :: 		
0x0738	0x4452C800  ADD.L	R5, R5, #128
;__Lib_MathDouble.c, 1201 :: 		
0x073C	0x5DE2C802  CMP.L	R5, #128
;__Lib_MathDouble.c, 1202 :: 		
0x0740	0x64C00000  LDK.L	R12, #0
;__Lib_MathDouble.c, 1203 :: 		
0x0744	0x006001D3  JMPC	R30, C, #0, label_4
;__Lib_MathDouble.c, 1204 :: 		
0x0748	0x64C00001  LDK.L	R12, #1
;__Lib_MathDouble.c, 1205 :: 		
label_4:
;__Lib_MathDouble.c, 1207 :: 		
0x074C	0x447380C0  ADD.L	R7, R7, R12
;__Lib_MathDouble.c, 1208 :: 		
0x0750	0x44C2C089  LSHR.L	R12, R5, #8
;__Lib_MathDouble.c, 1209 :: 		
0x0754	0x44C64014  AND.L	R12, R12, #1
;__Lib_MathDouble.c, 1210 :: 		
0x0758	0x445280C2  SUB.L	R5, R5, R12
;__Lib_MathDouble.c, 1211 :: 		
0x075C	0x4452C018  ASHL.L	R5, R5, #1
;__Lib_MathDouble.c, 1212 :: 		
0x0760	0x4452C099  LSHR.L	R5, R5, #9
;__Lib_MathDouble.c, 1213 :: 		
0x0764	0x44C3C178  ASHL.L	R12, R7, #23
;__Lib_MathDouble.c, 1214 :: 		
0x0768	0x445280C5  OR.L	R5, R5, R12
;__Lib_MathDouble.c, 1215 :: 		
0x076C	0x442280A5  OR.L	R2, R5, R10
;__Lib_MathDouble.c, 1217 :: 		
label15:
;__Lib_MathDouble.c, 1219 :: 		
0x0770	0x00300231  JMP	label_end
;__Lib_MathDouble.c, 1221 :: 		
label1:
;__Lib_MathDouble.c, 1223 :: 		
0x0774	0x5DE38002  CMP.L	R7, R0
;__Lib_MathDouble.c, 1224 :: 		
0x0778	0x002001F2  JMPC	R30, Z, #0, label6
;__Lib_MathDouble.c, 1226 :: 		
0x077C	0x44528050  ADD.L	R5, R5, R5
;__Lib_MathDouble.c, 1228 :: 		
0x0780	0x5DE28002  CMP.L	R5, R0
;__Lib_MathDouble.c, 1229 :: 		
0x0784	0x002801EE  JMPC	R30, Z, #1, label7
;__Lib_MathDouble.c, 1232 :: 		
0x0788	0x64B00020  LDK.L	R11, #32
;__Lib_MathDouble.c, 1233 :: 		
0x078C	0x5DE2C002  CMP.L	R5, #0
;__Lib_MathDouble.c, 1234 :: 		
0x0790	0x002801EB  JMPC	R30, Z, #1, label_6
;__Lib_MathDouble.c, 1236 :: 		
0x0794	0x64BFFFFF  LDK.L	R11, #-1
;__Lib_MathDouble.c, 1237 :: 		
0x0798	0x4592C000  MOVE.L	R25, R5
;__Lib_MathDouble.c, 1239 :: 		
label_5:
;__Lib_MathDouble.c, 1240 :: 		
0x079C	0x44B5C010  ADD.L	R11, R11, #1
;__Lib_MathDouble.c, 1242 :: 		
0x07A0	0x5DECC002  CMP.L	R25, #0
;__Lib_MathDouble.c, 1243 :: 		
0x07A4	0x459CC018  ASHL.L	R25, R25, #1
;__Lib_MathDouble.c, 1244 :: 		
0x07A8	0x00E001E7  JMPC	R30, S, #0, label_5
;__Lib_MathDouble.c, 1245 :: 		
label_6:
;__Lib_MathDouble.c, 1247 :: 		
0x07AC	0x447380B2  SUB.L	R7, R7, R11
;__Lib_MathDouble.c, 1248 :: 		
0x07B0	0x445280B8  ASHL.L	R5, R5, R11
;__Lib_MathDouble.c, 1249 :: 		
0x07B4	0x003001B3  JMP	label8
;__Lib_MathDouble.c, 1251 :: 		
label7:
;__Lib_MathDouble.c, 1253 :: 		
0x07B8	0x44F04FF0  ADD.L	R15, R0, #255
;__Lib_MathDouble.c, 1255 :: 		
0x07BC	0x5DE480F2  CMP.L	R9, R15
;__Lib_MathDouble.c, 1256 :: 		
0x07C0	0x00280217  JMPC	R30, Z, #1, label9
;__Lib_MathDouble.c, 1258 :: 		
0x07C4	0x0030020E  JMP	label10
;__Lib_MathDouble.c, 1260 :: 		
label6:
;__Lib_MathDouble.c, 1262 :: 		
0x07C8	0x44C28050  ADD.L	R12, R5, R5
;__Lib_MathDouble.c, 1264 :: 		
0x07CC	0x5DE60002  CMP.L	R12, R0
;__Lib_MathDouble.c, 1265 :: 		
0x07D0	0x00200217  JMPC	R30, Z, #0, label9
;__Lib_MathDouble.c, 1267 :: 		
0x07D4	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 1268 :: 		
0x07D8	0x002001FA  JMPC	R30, Z, #0, label11
;__Lib_MathDouble.c, 1270 :: 		
0x07DC	0x44C40080  ADD.L	R12, R8, R8
;__Lib_MathDouble.c, 1272 :: 		
0x07E0	0x5DE60002  CMP.L	R12, R0
;__Lib_MathDouble.c, 1273 :: 		
0x07E4	0x00280217  JMPC	R30, Z, #1, label9
;__Lib_MathDouble.c, 1275 :: 		
label11:
;__Lib_MathDouble.c, 1277 :: 		
0x07E8	0x44F04FF0  ADD.L	R15, R0, #255
;__Lib_MathDouble.c, 1279 :: 		
0x07EC	0x5DE480F2  CMP.L	R9, R15
;__Lib_MathDouble.c, 1280 :: 		
0x07F0	0x00200213  JMPC	R30, Z, #0, label12
;__Lib_MathDouble.c, 1282 :: 		
label2:
;__Lib_MathDouble.c, 1284 :: 		
0x07F4	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 1285 :: 		
0x07F8	0x00200210  JMPC	R30, Z, #0, label13
;__Lib_MathDouble.c, 1287 :: 		
0x07FC	0x44840080  ADD.L	R8, R8, R8
;__Lib_MathDouble.c, 1289 :: 		
0x0800	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 1290 :: 		
0x0804	0x0028020E  JMPC	R30, Z, #1, label10
;__Lib_MathDouble.c, 1293 :: 		
0x0808	0x64B00020  LDK.L	R11, #32
;__Lib_MathDouble.c, 1294 :: 		
0x080C	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 1295 :: 		
0x0810	0x0028020B  JMPC	R30, Z, #1, label_8
;__Lib_MathDouble.c, 1297 :: 		
0x0814	0x64BFFFFF  LDK.L	R11, #-1
;__Lib_MathDouble.c, 1298 :: 		
0x0818	0x45944000  MOVE.L	R25, R8
;__Lib_MathDouble.c, 1300 :: 		
label_7:
;__Lib_MathDouble.c, 1301 :: 		
0x081C	0x44B5C010  ADD.L	R11, R11, #1
;__Lib_MathDouble.c, 1303 :: 		
0x0820	0x5DECC002  CMP.L	R25, #0
;__Lib_MathDouble.c, 1304 :: 		
0x0824	0x459CC018  ASHL.L	R25, R25, #1
;__Lib_MathDouble.c, 1305 :: 		
0x0828	0x00E00207  JMPC	R30, S, #0, label_7
;__Lib_MathDouble.c, 1306 :: 		
label_8:
;__Lib_MathDouble.c, 1308 :: 		
0x082C	0x449480B2  SUB.L	R9, R9, R11
;__Lib_MathDouble.c, 1309 :: 		
0x0830	0x448400B8  ASHL.L	R8, R8, R11
;__Lib_MathDouble.c, 1310 :: 		
0x0834	0x003001BA  JMP	label14
;__Lib_MathDouble.c, 1312 :: 		
label10:
;__Lib_MathDouble.c, 1314 :: 		
0x0838	0x442000A5  OR.L	R2, R0, R10
;__Lib_MathDouble.c, 1315 :: 		
0x083C	0x003001DC  JMP	label15
;__Lib_MathDouble.c, 1317 :: 		
label13:
;__Lib_MathDouble.c, 1319 :: 		
0x0840	0x44C40080  ADD.L	R12, R8, R8
;__Lib_MathDouble.c, 1321 :: 		
0x0844	0x5DE60002  CMP.L	R12, R0
;__Lib_MathDouble.c, 1322 :: 		
0x0848	0x00200217  JMPC	R30, Z, #0, label9
;__Lib_MathDouble.c, 1324 :: 		
label12:
;__Lib_MathDouble.c, 1326 :: 		
0x084C	0x64F07F80  LDK.L	R15, #32640
;__Lib_MathDouble.c, 1327 :: 		
0x0850	0x44F7C108  ASHL.L	R15, R15, #16
;__Lib_MathDouble.c, 1329 :: 		
0x0854	0x442500F5  OR.L	R2, R10, R15
;__Lib_MathDouble.c, 1330 :: 		
0x0858	0x003001DC  JMP	label15
;__Lib_MathDouble.c, 1332 :: 		
label9:
;__Lib_MathDouble.c, 1334 :: 		
0x085C	0x6420FFC0  LDK.L	R2, #65472
;__Lib_MathDouble.c, 1335 :: 		
0x0860	0x44214108  ASHL.L	R2, R2, #16
;__Lib_MathDouble.c, 1337 :: 		
0x0864	0x003001DC  JMP	label15
;__Lib_MathDouble.c, 1339 :: 		
label5:
;__Lib_MathDouble.c, 1341 :: 		
0x0868	0x5DE3C002  CMP.L	R7, #0
;__Lib_MathDouble.c, 1342 :: 		
0x086C	0x01680213  JMPC	R30, GT, #1, label12
;__Lib_MathDouble.c, 1344 :: 		
0x0870	0x44B04010  ADD.L	R11, R0, #1
;__Lib_MathDouble.c, 1345 :: 		
0x0874	0x44B58072  SUB.L	R11, R11, R7
;__Lib_MathDouble.c, 1347 :: 		
0x0878	0x5DE5C202  CMP.L	R11, #32
;__Lib_MathDouble.c, 1348 :: 		
0x087C	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1349 :: 		
0x0880	0x00600222  JMPC	R30, C, #0, label_9
;__Lib_MathDouble.c, 1350 :: 		
0x0884	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1351 :: 		
label_9:
;__Lib_MathDouble.c, 1353 :: 		
0x0888	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1354 :: 		
0x088C	0x0028020E  JMPC	R30, Z, #1, label10
;__Lib_MathDouble.c, 1356 :: 		
0x0890	0x44C04200  ADD.L	R12, R0, #32
;__Lib_MathDouble.c, 1357 :: 		
0x0894	0x44C600B2  SUB.L	R12, R12, R11
;__Lib_MathDouble.c, 1358 :: 		
0x0898	0x447280C8  ASHL.L	R7, R5, R12
;__Lib_MathDouble.c, 1359 :: 		
0x089C	0x445280B9  LSHR.L	R5, R5, R11
;__Lib_MathDouble.c, 1361 :: 		
0x08A0	0x5DE38002  CMP.L	R7, R0
;__Lib_MathDouble.c, 1362 :: 		
0x08A4	0x0028022B  JMPC	R30, Z, #1, label16
;__Lib_MathDouble.c, 1364 :: 		
0x08A8	0x4452C025  OR.L	R5, R5, #2
;__Lib_MathDouble.c, 1366 :: 		
label16:
;__Lib_MathDouble.c, 1368 :: 		
0x08AC	0x44704000  ADD.L	R7, R0, #0
;__Lib_MathDouble.c, 1369 :: 		
0x08B0	0x44C2C800  ADD.L	R12, R5, #128
;__Lib_MathDouble.c, 1371 :: 		
0x08B4	0x5DE64002  CMP.L	R12, #0
;__Lib_MathDouble.c, 1372 :: 		
0x08B8	0x012801CE  JMPC	R30, GTE, #1, label17
;__Lib_MathDouble.c, 1374 :: 		
0x08BC	0x44704010  ADD.L	R7, R0, #1
;__Lib_MathDouble.c, 1375 :: 		
0x08C0	0x003001CE  JMP	label17
;__Lib_MathDouble.c, 1377 :: 		
label_end:
;__Lib_MathDouble.c, 1379 :: 		
0x08C4	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 1382 :: 		
L_end__Mul_FP:
0x08C8	0xA0000000  RETURN	
; end of __Mul_FP
__Add_FP:
;__Lib_MathDouble.c, 721 :: 		
;__Lib_MathDouble.c, 724 :: 		
0x0334	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 726 :: 		
0x0338	0x44924179  LSHR.L	R9, R4, #23
;__Lib_MathDouble.c, 727 :: 		
0x033C	0x4494CFF4  AND.L	R9, R9, #255
;__Lib_MathDouble.c, 728 :: 		
0x0340	0x44B34179  LSHR.L	R11, R6, #23
;__Lib_MathDouble.c, 729 :: 		
0x0344	0x44B5CFF4  AND.L	R11, R11, #255
;__Lib_MathDouble.c, 731 :: 		
0x0348	0x64708000  LDK.L	R7, #32768
;__Lib_MathDouble.c, 732 :: 		
0x034C	0x4473C108  ASHL.L	R7, R7, #16
;__Lib_MathDouble.c, 734 :: 		
0x0350	0x44824088  ASHL.L	R8, R4, #8
;__Lib_MathDouble.c, 735 :: 		
0x0354	0x44840075  OR.L	R8, R8, R7
;__Lib_MathDouble.c, 736 :: 		
0x0358	0x44A34088  ASHL.L	R10, R6, #8
;__Lib_MathDouble.c, 737 :: 		
0x035C	0x44A50075  OR.L	R10, R10, R7
;__Lib_MathDouble.c, 738 :: 		
0x0360	0x44D4FFF0  ADD.L	R13, R9, #-1
;__Lib_MathDouble.c, 740 :: 		
0x0364	0x5DE6CFE2  CMP.L	R13, #254
;__Lib_MathDouble.c, 741 :: 		
0x0368	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 742 :: 		
0x036C	0x006000DD  JMPC	R30, C, #0, label_1
;__Lib_MathDouble.c, 743 :: 		
0x0370	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 744 :: 		
label_1:
;__Lib_MathDouble.c, 746 :: 		
0x0374	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 747 :: 		
0x0378	0x0028015E  JMPC	R30, Z, #1, label1
;__Lib_MathDouble.c, 749 :: 		
label18:
;__Lib_MathDouble.c, 751 :: 		
0x037C	0x44D5FFF0  ADD.L	R13, R11, #-1
;__Lib_MathDouble.c, 753 :: 		
0x0380	0x5DE6CFE2  CMP.L	R13, #254
;__Lib_MathDouble.c, 754 :: 		
0x0384	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 755 :: 		
0x0388	0x006000E4  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 756 :: 		
0x038C	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 757 :: 		
label_2:
;__Lib_MathDouble.c, 759 :: 		
0x0390	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 760 :: 		
0x0394	0x00280180  JMPC	R30, Z, #1, label2
;__Lib_MathDouble.c, 762 :: 		
label23:
;__Lib_MathDouble.c, 764 :: 		
0x0398	0x44C480B2  SUB.L	R12, R9, R11
;__Lib_MathDouble.c, 766 :: 		
0x039C	0x5DE64002  CMP.L	R12, #0
;__Lib_MathDouble.c, 767 :: 		
0x03A0	0x00E800F8  JMPC	R30, S, #1, label3
;__Lib_MathDouble.c, 769 :: 		
0x03A4	0x5DE64202  CMP.L	R12, #32
;__Lib_MathDouble.c, 770 :: 		
0x03A8	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 771 :: 		
0x03AC	0x012800ED  JMPC	R30, GTE, #1, label_3
;__Lib_MathDouble.c, 772 :: 		
0x03B0	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 773 :: 		
label_3:
;__Lib_MathDouble.c, 775 :: 		
0x03B4	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 776 :: 		
0x03B8	0x002000F1  JMPC	R30, Z, #0, label4
;__Lib_MathDouble.c, 778 :: 		
0x03BC	0x44A04020  ADD.L	R10, R0, #2
;__Lib_MathDouble.c, 779 :: 		
0x03C0	0x00300108  JMP	label5
;__Lib_MathDouble.c, 781 :: 		
label4:
;__Lib_MathDouble.c, 783 :: 		
0x03C4	0x445000A5  OR.L	R5, R0, R10
;__Lib_MathDouble.c, 784 :: 		
0x03C8	0x44A500C9  LSHR.L	R10, R10, R12
;__Lib_MathDouble.c, 785 :: 		
0x03CC	0x44D500C8  ASHL.L	R13, R10, R12
;__Lib_MathDouble.c, 787 :: 		
0x03D0	0x5DE68052  CMP.L	R13, R5
;__Lib_MathDouble.c, 788 :: 		
0x03D4	0x00280108  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 790 :: 		
0x03D8	0x44A54025  OR.L	R10, R10, #2
;__Lib_MathDouble.c, 791 :: 		
0x03DC	0x00300108  JMP	label5
;__Lib_MathDouble.c, 793 :: 		
label3:
;__Lib_MathDouble.c, 795 :: 		
0x03E0	0x449000B5  OR.L	R9, R0, R11
;__Lib_MathDouble.c, 796 :: 		
0x03E4	0x44C000C2  SUB.L	R12, R0, R12
;__Lib_MathDouble.c, 798 :: 		
0x03E8	0x5DE64202  CMP.L	R12, #32
;__Lib_MathDouble.c, 799 :: 		
0x03EC	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 800 :: 		
0x03F0	0x012800FE  JMPC	R30, GTE, #1, label_4
;__Lib_MathDouble.c, 801 :: 		
0x03F4	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 802 :: 		
label_4:
;__Lib_MathDouble.c, 804 :: 		
0x03F8	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 805 :: 		
0x03FC	0x00200102  JMPC	R30, Z, #0, label6
;__Lib_MathDouble.c, 807 :: 		
0x0400	0x44804020  ADD.L	R8, R0, #2
;__Lib_MathDouble.c, 808 :: 		
0x0404	0x00300108  JMP	label5
;__Lib_MathDouble.c, 810 :: 		
label6:
;__Lib_MathDouble.c, 812 :: 		
0x0408	0x44500085  OR.L	R5, R0, R8
;__Lib_MathDouble.c, 813 :: 		
0x040C	0x448400C9  LSHR.L	R8, R8, R12
;__Lib_MathDouble.c, 814 :: 		
0x0410	0x44D400C8  ASHL.L	R13, R8, R12
;__Lib_MathDouble.c, 816 :: 		
0x0414	0x5DE68052  CMP.L	R13, R5
;__Lib_MathDouble.c, 817 :: 		
0x0418	0x00280108  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 819 :: 		
0x041C	0x44844025  OR.L	R8, R8, #2
;__Lib_MathDouble.c, 821 :: 		
label5:
;__Lib_MathDouble.c, 823 :: 		
0x0420	0x44C20074  AND.L	R12, R4, R7
;__Lib_MathDouble.c, 824 :: 		
0x0424	0x44D60066  XOR.L	R13, R12, R6
;__Lib_MathDouble.c, 826 :: 		
0x0428	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 827 :: 		
0x042C	0x00E8011E  JMPC	R30, S, #1, label7
;__Lib_MathDouble.c, 829 :: 		
0x0430	0x448400A0  ADD.L	R8, R8, R10
;__Lib_MathDouble.c, 831 :: 		
0x0434	0x5DE400A2  CMP.L	R8, R10
;__Lib_MathDouble.c, 832 :: 		
0x0438	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 833 :: 		
0x043C	0x00600111  JMPC	R30, C, #0, label_5
;__Lib_MathDouble.c, 834 :: 		
0x0440	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 835 :: 		
label_5:
;__Lib_MathDouble.c, 837 :: 		
0x0444	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 838 :: 		
0x0448	0x00280135  JMPC	R30, Z, #1, label8
;__Lib_MathDouble.c, 840 :: 		
0x044C	0x44D44014  AND.L	R13, R8, #1
;__Lib_MathDouble.c, 842 :: 		
0x0450	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 843 :: 		
0x0454	0x00280117  JMPC	R30, Z, #1, label9
;__Lib_MathDouble.c, 845 :: 		
0x0458	0x44844025  OR.L	R8, R8, #2
;__Lib_MathDouble.c, 847 :: 		
label9:
;__Lib_MathDouble.c, 849 :: 		
0x045C	0x44844019  LSHR.L	R8, R8, #1
;__Lib_MathDouble.c, 850 :: 		
0x0460	0x4494C010  ADD.L	R9, R9, #1
;__Lib_MathDouble.c, 851 :: 		
0x0464	0x44E04FF0  ADD.L	R14, R0, #255
;__Lib_MathDouble.c, 853 :: 		
0x0468	0x5DE480E2  CMP.L	R9, R14
;__Lib_MathDouble.c, 854 :: 		
0x046C	0x00200135  JMPC	R30, Z, #0, label8
;__Lib_MathDouble.c, 856 :: 		
0x0470	0x44804000  ADD.L	R8, R0, #0
;__Lib_MathDouble.c, 857 :: 		
0x0474	0x00300135  JMP	label8
;__Lib_MathDouble.c, 859 :: 		
label7:
;__Lib_MathDouble.c, 861 :: 		
0x0478	0x5DE400A2  CMP.L	R8, R10
;__Lib_MathDouble.c, 862 :: 		
0x047C	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 863 :: 		
0x0480	0x00600122  JMPC	R30, C, #0, label_6
;__Lib_MathDouble.c, 864 :: 		
0x0484	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 865 :: 		
label_6:
;__Lib_MathDouble.c, 867 :: 		
0x0488	0x448400A2  SUB.L	R8, R8, R10
;__Lib_MathDouble.c, 869 :: 		
0x048C	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 870 :: 		
0x0490	0x00280128  JMPC	R30, Z, #1, label10
;__Lib_MathDouble.c, 872 :: 		
0x0494	0x44800082  SUB.L	R8, R0, R8
;__Lib_MathDouble.c, 873 :: 		
0x0498	0x44C60076  XOR.L	R12, R12, R7
;__Lib_MathDouble.c, 874 :: 		
0x049C	0x0030012A  JMP	label11
;__Lib_MathDouble.c, 876 :: 		
label10:
;__Lib_MathDouble.c, 878 :: 		
0x04A0	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 879 :: 		
0x04A4	0x00280198  JMPC	R30, Z, #1, label12
;__Lib_MathDouble.c, 881 :: 		
label11:
;__Lib_MathDouble.c, 884 :: 		
0x04A8	0x64500020  LDK.L	R5, #32
;__Lib_MathDouble.c, 885 :: 		
0x04AC	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 886 :: 		
0x04B0	0x00280133  JMPC	R30, Z, #1, label_8
;__Lib_MathDouble.c, 888 :: 		
0x04B4	0x645FFFFF  LDK.L	R5, #-1
;__Lib_MathDouble.c, 889 :: 		
0x04B8	0x45944000  MOVE.L	R25, R8
;__Lib_MathDouble.c, 891 :: 		
label_7:
;__Lib_MathDouble.c, 892 :: 		
0x04BC	0x4452C010  ADD.L	R5, R5, #1
;__Lib_MathDouble.c, 894 :: 		
0x04C0	0x5DECC002  CMP.L	R25, #0
;__Lib_MathDouble.c, 895 :: 		
0x04C4	0x459CC018  ASHL.L	R25, R25, #1
;__Lib_MathDouble.c, 896 :: 		
0x04C8	0x00E0012F  JMPC	R30, S, #0, label_7
;__Lib_MathDouble.c, 897 :: 		
label_8:
;__Lib_MathDouble.c, 899 :: 		
0x04CC	0x44948052  SUB.L	R9, R9, R5
;__Lib_MathDouble.c, 900 :: 		
0x04D0	0x44840058  ASHL.L	R8, R8, R5
;__Lib_MathDouble.c, 902 :: 		
label8:
;__Lib_MathDouble.c, 904 :: 		
0x04D4	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 905 :: 		
0x04D8	0x01600146  JMPC	R30, GT, #0, label13
;__Lib_MathDouble.c, 907 :: 		
label15:
;__Lib_MathDouble.c, 909 :: 		
0x04DC	0x44844800  ADD.L	R8, R8, #128
;__Lib_MathDouble.c, 911 :: 		
0x04E0	0x5DE44802  CMP.L	R8, #128
;__Lib_MathDouble.c, 912 :: 		
0x04E4	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 913 :: 		
0x04E8	0x0060013C  JMPC	R30, C, #0, label_9
;__Lib_MathDouble.c, 914 :: 		
0x04EC	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 915 :: 		
label_9:
;__Lib_MathDouble.c, 917 :: 		
0x04F0	0x449480D0  ADD.L	R9, R9, R13
;__Lib_MathDouble.c, 918 :: 		
0x04F4	0x44D44089  LSHR.L	R13, R8, #8
;__Lib_MathDouble.c, 919 :: 		
0x04F8	0x44D6C014  AND.L	R13, R13, #1
;__Lib_MathDouble.c, 920 :: 		
0x04FC	0x448400D2  SUB.L	R8, R8, R13
;__Lib_MathDouble.c, 921 :: 		
0x0500	0x44844018  ASHL.L	R8, R8, #1
;__Lib_MathDouble.c, 922 :: 		
0x0504	0x44844099  LSHR.L	R8, R8, #9
;__Lib_MathDouble.c, 923 :: 		
0x0508	0x44D4C178  ASHL.L	R13, R9, #23
;__Lib_MathDouble.c, 924 :: 		
0x050C	0x448400D5  OR.L	R8, R8, R13
;__Lib_MathDouble.c, 925 :: 		
0x0510	0x442400C5  OR.L	R2, R8, R12
;__Lib_MathDouble.c, 927 :: 		
label24:
;__Lib_MathDouble.c, 929 :: 		
0x0514	0x0030019D  JMP	label_end
;__Lib_MathDouble.c, 931 :: 		
label13:
;__Lib_MathDouble.c, 933 :: 		
0x0518	0x44504010  ADD.L	R5, R0, #1
;__Lib_MathDouble.c, 934 :: 		
0x051C	0x44528092  SUB.L	R5, R5, R9
;__Lib_MathDouble.c, 936 :: 		
0x0520	0x5DE2C202  CMP.L	R5, #32
;__Lib_MathDouble.c, 937 :: 		
0x0524	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 938 :: 		
0x0528	0x0060014C  JMPC	R30, C, #0, label_10
;__Lib_MathDouble.c, 939 :: 		
0x052C	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 940 :: 		
label_10:
;__Lib_MathDouble.c, 942 :: 		
0x0530	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 943 :: 		
0x0534	0x00280198  JMPC	R30, Z, #1, label12
;__Lib_MathDouble.c, 945 :: 		
0x0538	0x64E08000  LDK.L	R14, #32768
;__Lib_MathDouble.c, 946 :: 		
0x053C	0x44E74108  ASHL.L	R14, R14, #16
;__Lib_MathDouble.c, 948 :: 		
0x0540	0x448400E5  OR.L	R8, R8, R14
;__Lib_MathDouble.c, 949 :: 		
0x0544	0x44D04200  ADD.L	R13, R0, #32
;__Lib_MathDouble.c, 950 :: 		
0x0548	0x44D68052  SUB.L	R13, R13, R5
;__Lib_MathDouble.c, 951 :: 		
0x054C	0x449400D8  ASHL.L	R9, R8, R13
;__Lib_MathDouble.c, 952 :: 		
0x0550	0x44840059  LSHR.L	R8, R8, R5
;__Lib_MathDouble.c, 954 :: 		
0x0554	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 955 :: 		
0x0558	0x00280158  JMPC	R30, Z, #1, label14
;__Lib_MathDouble.c, 957 :: 		
0x055C	0x44844015  OR.L	R8, R8, #1
;__Lib_MathDouble.c, 959 :: 		
label14:
;__Lib_MathDouble.c, 961 :: 		
0x0560	0x44904000  ADD.L	R9, R0, #0
;__Lib_MathDouble.c, 962 :: 		
0x0564	0x44D44800  ADD.L	R13, R8, #128
;__Lib_MathDouble.c, 964 :: 		
0x0568	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 965 :: 		
0x056C	0x01280137  JMPC	R30, GTE, #1, label15
;__Lib_MathDouble.c, 967 :: 		
0x0570	0x44904010  ADD.L	R9, R0, #1
;__Lib_MathDouble.c, 968 :: 		
0x0574	0x00300137  JMP	label15
;__Lib_MathDouble.c, 970 :: 		
label1:
;__Lib_MathDouble.c, 972 :: 		
0x0578	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 973 :: 		
0x057C	0x00200176  JMPC	R30, Z, #0, label16
;__Lib_MathDouble.c, 975 :: 		
0x0580	0x44840080  ADD.L	R8, R8, R8
;__Lib_MathDouble.c, 977 :: 		
0x0584	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 978 :: 		
0x0588	0x0028016F  JMPC	R30, Z, #1, label17
;__Lib_MathDouble.c, 981 :: 		
0x058C	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 982 :: 		
0x0590	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 983 :: 		
0x0594	0x0028016C  JMPC	R30, Z, #1, label_12
;__Lib_MathDouble.c, 985 :: 		
0x0598	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 986 :: 		
0x059C	0x44F44000  MOVE.L	R15, R8
;__Lib_MathDouble.c, 988 :: 		
label_11:
;__Lib_MathDouble.c, 989 :: 		
0x05A0	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 991 :: 		
0x05A4	0x5DE7C002  CMP.L	R15, #0
;__Lib_MathDouble.c, 992 :: 		
0x05A8	0x44F7C018  ASHL.L	R15, R15, #1
;__Lib_MathDouble.c, 993 :: 		
0x05AC	0x00E00168  JMPC	R30, S, #0, label_11
;__Lib_MathDouble.c, 994 :: 		
label_12:
;__Lib_MathDouble.c, 996 :: 		
0x05B0	0x449480C2  SUB.L	R9, R9, R12
;__Lib_MathDouble.c, 997 :: 		
0x05B4	0x448400C8  ASHL.L	R8, R8, R12
;__Lib_MathDouble.c, 998 :: 		
0x05B8	0x003000DF  JMP	label18
;__Lib_MathDouble.c, 1000 :: 		
label17:
;__Lib_MathDouble.c, 1002 :: 		
0x05BC	0x44E04FF0  ADD.L	R14, R0, #255
;__Lib_MathDouble.c, 1004 :: 		
0x05C0	0x5DE580E2  CMP.L	R11, R14
;__Lib_MathDouble.c, 1005 :: 		
0x05C4	0x00280198  JMPC	R30, Z, #1, label12
;__Lib_MathDouble.c, 1007 :: 		
0x05C8	0x64E08000  LDK.L	R14, #32768
;__Lib_MathDouble.c, 1008 :: 		
0x05CC	0x44E74108  ASHL.L	R14, R14, #16
;__Lib_MathDouble.c, 1010 :: 		
0x05D0	0x5DE300E2  CMP.L	R6, R14
;__Lib_MathDouble.c, 1011 :: 		
0x05D4	0x00200194  JMPC	R30, Z, #0, label19
;__Lib_MathDouble.c, 1013 :: 		
label16:
;__Lib_MathDouble.c, 1015 :: 		
0x05D8	0x44D40080  ADD.L	R13, R8, R8
;__Lib_MathDouble.c, 1017 :: 		
0x05DC	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 1018 :: 		
0x05E0	0x0020019A  JMPC	R30, Z, #0, label20
;__Lib_MathDouble.c, 1020 :: 		
0x05E4	0x44E04FF0  ADD.L	R14, R0, #255
;__Lib_MathDouble.c, 1022 :: 		
0x05E8	0x5DE580E2  CMP.L	R11, R14
;__Lib_MathDouble.c, 1023 :: 		
0x05EC	0x00200196  JMPC	R30, Z, #0, label21
;__Lib_MathDouble.c, 1025 :: 		
0x05F0	0x44D20066  XOR.L	R13, R4, R6
;__Lib_MathDouble.c, 1027 :: 		
0x05F4	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 1028 :: 		
0x05F8	0x00E8019A  JMPC	R30, S, #1, label20
;__Lib_MathDouble.c, 1030 :: 		
0x05FC	0x00300194  JMP	label19
;__Lib_MathDouble.c, 1032 :: 		
label2:
;__Lib_MathDouble.c, 1034 :: 		
0x0600	0x5DE58002  CMP.L	R11, R0
;__Lib_MathDouble.c, 1035 :: 		
0x0604	0x00200191  JMPC	R30, Z, #0, label22
;__Lib_MathDouble.c, 1037 :: 		
0x0608	0x44A500A0  ADD.L	R10, R10, R10
;__Lib_MathDouble.c, 1039 :: 		
0x060C	0x5DE50002  CMP.L	R10, R0
;__Lib_MathDouble.c, 1040 :: 		
0x0610	0x00280196  JMPC	R30, Z, #1, label21
;__Lib_MathDouble.c, 1043 :: 		
0x0614	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 1044 :: 		
0x0618	0x5DE54002  CMP.L	R10, #0
;__Lib_MathDouble.c, 1045 :: 		
0x061C	0x0028018E  JMPC	R30, Z, #1, label_14
;__Lib_MathDouble.c, 1047 :: 		
0x0620	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 1048 :: 		
0x0624	0x44F54000  MOVE.L	R15, R10
;__Lib_MathDouble.c, 1050 :: 		
label_13:
;__Lib_MathDouble.c, 1051 :: 		
0x0628	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 1053 :: 		
0x062C	0x5DE7C002  CMP.L	R15, #0
;__Lib_MathDouble.c, 1054 :: 		
0x0630	0x44F7C018  ASHL.L	R15, R15, #1
;__Lib_MathDouble.c, 1055 :: 		
0x0634	0x00E0018A  JMPC	R30, S, #0, label_13
;__Lib_MathDouble.c, 1056 :: 		
label_14:
;__Lib_MathDouble.c, 1058 :: 		
0x0638	0x44B580C2  SUB.L	R11, R11, R12
;__Lib_MathDouble.c, 1059 :: 		
0x063C	0x44A500C8  ASHL.L	R10, R10, R12
;__Lib_MathDouble.c, 1060 :: 		
0x0640	0x003000E6  JMP	label23
;__Lib_MathDouble.c, 1062 :: 		
label22:
;__Lib_MathDouble.c, 1064 :: 		
0x0644	0x44D500A0  ADD.L	R13, R10, R10
;__Lib_MathDouble.c, 1066 :: 		
0x0648	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 1067 :: 		
0x064C	0x0020019A  JMPC	R30, Z, #0, label20
;__Lib_MathDouble.c, 1069 :: 		
label19:
;__Lib_MathDouble.c, 1071 :: 		
0x0650	0x44200065  OR.L	R2, R0, R6
;__Lib_MathDouble.c, 1072 :: 		
0x0654	0x00300145  JMP	label24
;__Lib_MathDouble.c, 1074 :: 		
label21:
;__Lib_MathDouble.c, 1076 :: 		
0x0658	0x44200045  OR.L	R2, R0, R4
;__Lib_MathDouble.c, 1077 :: 		
0x065C	0x00300145  JMP	label24
;__Lib_MathDouble.c, 1079 :: 		
label12:
;__Lib_MathDouble.c, 1081 :: 		
0x0660	0x44204000  ADD.L	R2, R0, #0
;__Lib_MathDouble.c, 1082 :: 		
0x0664	0x00300145  JMP	label24
;__Lib_MathDouble.c, 1084 :: 		
label20:
;__Lib_MathDouble.c, 1086 :: 		
0x0668	0x6420FFC0  LDK.L	R2, #65472
;__Lib_MathDouble.c, 1087 :: 		
0x066C	0x44214108  ASHL.L	R2, R2, #16
;__Lib_MathDouble.c, 1088 :: 		
0x0670	0x00300145  JMP	label24
;__Lib_MathDouble.c, 1090 :: 		
label_end:
;__Lib_MathDouble.c, 1092 :: 		
0x0674	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 1095 :: 		
L_end__Add_FP:
0x0678	0xA0000000  RETURN	
; end of __Add_FP
__Compare_FP:
;__Lib_MathDouble.c, 1748 :: 		
;__Lib_MathDouble.c, 1751 :: 		
0x2088	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 1753 :: 		
0x208C	0x44807FE0  ADD.L	R8, R0, #-2
;__Lib_MathDouble.c, 1754 :: 		
0x2090	0x44524018  ASHL.L	R5, R4, #1
;__Lib_MathDouble.c, 1755 :: 		
0x2094	0x44734018  ASHL.L	R7, R6, #1
;__Lib_MathDouble.c, 1756 :: 		
0x2098	0x44928075  OR.L	R9, R5, R7
;__Lib_MathDouble.c, 1758 :: 		
0x209C	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 1759 :: 		
0x20A0	0x00280853  JMPC	R30, Z, #1, label49
;__Lib_MathDouble.c, 1761 :: 		
0x20A4	0x64F0FF00  LDK.L	R15, #65280
;__Lib_MathDouble.c, 1762 :: 		
0x20A8	0x44F7C108  ASHL.L	R15, R15, #16
;__Lib_MathDouble.c, 1764 :: 		
0x20AC	0x44F7C015  OR.L	R15, R15, #1
;__Lib_MathDouble.c, 1766 :: 		
0x20B0	0x5DE280F2  CMP.L	R5, R15
;__Lib_MathDouble.c, 1767 :: 		
0x20B4	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1768 :: 		
0x20B8	0x00600830  JMPC	R30, C, #0, label_1
;__Lib_MathDouble.c, 1769 :: 		
0x20BC	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1770 :: 		
label_1:
;__Lib_MathDouble.c, 1772 :: 		
0x20C0	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1773 :: 		
0x20C4	0x00280855  JMPC	R30, Z, #1, label50
;__Lib_MathDouble.c, 1775 :: 		
0x20C8	0x64F0FF00  LDK.L	R15, #65280
;__Lib_MathDouble.c, 1776 :: 		
0x20CC	0x44F7C108  ASHL.L	R15, R15, #16
;__Lib_MathDouble.c, 1778 :: 		
0x20D0	0x44F7C015  OR.L	R15, R15, #1
;__Lib_MathDouble.c, 1780 :: 		
0x20D4	0x5DE380F2  CMP.L	R7, R15
;__Lib_MathDouble.c, 1781 :: 		
0x20D8	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1782 :: 		
0x20DC	0x00600839  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 1783 :: 		
0x20E0	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1784 :: 		
label_2:
;__Lib_MathDouble.c, 1786 :: 		
0x20E4	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1787 :: 		
0x20E8	0x00280855  JMPC	R30, Z, #1, label50
;__Lib_MathDouble.c, 1789 :: 		
0x20EC	0x4452C019  LSHR.L	R5, R5, #1
;__Lib_MathDouble.c, 1791 :: 		
0x20F0	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 1792 :: 		
0x20F4	0x0128083F  JMPC	R30, GTE, #1, label51
;__Lib_MathDouble.c, 1794 :: 		
0x20F8	0x44500052  SUB.L	R5, R0, R5
;__Lib_MathDouble.c, 1796 :: 		
label51:
;__Lib_MathDouble.c, 1798 :: 		
0x20FC	0x4473C019  LSHR.L	R7, R7, #1
;__Lib_MathDouble.c, 1800 :: 		
0x2100	0x5DE34002  CMP.L	R6, #0
;__Lib_MathDouble.c, 1801 :: 		
0x2104	0x01280843  JMPC	R30, GTE, #1, label52
;__Lib_MathDouble.c, 1803 :: 		
0x2108	0x44700072  SUB.L	R7, R0, R7
;__Lib_MathDouble.c, 1805 :: 		
label52:
;__Lib_MathDouble.c, 1807 :: 		
0x210C	0x5DE28072  CMP.L	R5, R7
;__Lib_MathDouble.c, 1808 :: 		
0x2110	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1809 :: 		
0x2114	0x01280847  JMPC	R30, GTE, #1, label_3
;__Lib_MathDouble.c, 1810 :: 		
0x2118	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1811 :: 		
label_3:
;__Lib_MathDouble.c, 1813 :: 		
0x211C	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1814 :: 		
0x2120	0x0028084B  JMPC	R30, Z, #1, label53
;__Lib_MathDouble.c, 1816 :: 		
0x2124	0x44207FF0  ADD.L	R2, R0, #-1
;__Lib_MathDouble.c, 1817 :: 		
0x2128	0x00300854  JMP	label54
;__Lib_MathDouble.c, 1819 :: 		
label53:
;__Lib_MathDouble.c, 1821 :: 		
0x212C	0x5DE38052  CMP.L	R7, R5
;__Lib_MathDouble.c, 1822 :: 		
0x2130	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1823 :: 		
0x2134	0x0128084F  JMPC	R30, GTE, #1, label_4
;__Lib_MathDouble.c, 1824 :: 		
0x2138	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1825 :: 		
label_4:
;__Lib_MathDouble.c, 1827 :: 		
0x213C	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1828 :: 		
0x2140	0x00280853  JMPC	R30, Z, #1, label49
;__Lib_MathDouble.c, 1830 :: 		
0x2144	0x44204010  ADD.L	R2, R0, #1
;__Lib_MathDouble.c, 1831 :: 		
0x2148	0x00300854  JMP	label54
;__Lib_MathDouble.c, 1833 :: 		
label49:
;__Lib_MathDouble.c, 1835 :: 		
0x214C	0x44204000  ADD.L	R2, R0, #0
;__Lib_MathDouble.c, 1837 :: 		
label54:
;__Lib_MathDouble.c, 1839 :: 		
0x2150	0x00300857  JMP	label_end
;__Lib_MathDouble.c, 1841 :: 		
label50:
;__Lib_MathDouble.c, 1843 :: 		
0x2154	0x44200085  OR.L	R2, R0, R8
;__Lib_MathDouble.c, 1844 :: 		
0x2158	0x00300854  JMP	label54
;__Lib_MathDouble.c, 1846 :: 		
label_end:
;__Lib_MathDouble.c, 1848 :: 		
0x215C	0x5DE14002  CMP.L	R2, #0
;__Lib_MathDouble.c, 1851 :: 		
L_end__Compare_FP:
0x2160	0xA0000000  RETURN	
; end of __Compare_FP
__Sub_FP:
;__Lib_MathDouble.c, 1101 :: 		
;__Lib_MathDouble.c, 1104 :: 		
0x176C	0x64508000  LDK.L	R5, #32768
;__Lib_MathDouble.c, 1105 :: 		
0x1770	0x4452C108  ASHL.L	R5, R5, #16
;__Lib_MathDouble.c, 1107 :: 		
0x1774	0x44630056  XOR.L	R6, R6, R5
;__Lib_MathDouble.c, 1109 :: 		
0x1778	0x003400CD  CALL	__Add_FP+0
;__Lib_MathDouble.c, 1110 :: 		
L_end__Sub_FP:
0x177C	0xA0000000  RETURN	
; end of __Sub_FP
__SignedIntegralToFLoat:
;__Lib_MathDouble.c, 166 :: 		
;__Lib_MathDouble.c, 169 :: 		
0x16D8	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 171 :: 		
0x16DC	0x64308000  LDK.L	R3, #32768
;__Lib_MathDouble.c, 172 :: 		
0x16E0	0x4431C108  ASHL.L	R3, R3, #16
;__Lib_MathDouble.c, 174 :: 		
0x16E4	0x44620034  AND.L	R6, R4, R3
;__Lib_MathDouble.c, 176 :: 		
0x16E8	0x5DE20002  CMP.L	R4, R0
;__Lib_MathDouble.c, 177 :: 		
0x16EC	0x002805D8  JMPC	R30, Z, #1, label_end
;__Lib_MathDouble.c, 179 :: 		
0x16F0	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 180 :: 		
0x16F4	0x012805BF  JMPC	R30, GTE, #1, label1
;__Lib_MathDouble.c, 182 :: 		
0x16F8	0x44400042  SUB.L	R4, R0, R4
;__Lib_MathDouble.c, 184 :: 		
label1:
;__Lib_MathDouble.c, 186 :: 		
0x16FC	0x445049E0  ADD.L	R5, R0, #158
;__Lib_MathDouble.c, 189 :: 		
0x1700	0x64700020  LDK.L	R7, #32
;__Lib_MathDouble.c, 190 :: 		
0x1704	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 191 :: 		
0x1708	0x002805C9  JMPC	R30, Z, #1, label_2
;__Lib_MathDouble.c, 193 :: 		
0x170C	0x647FFFFF  LDK.L	R7, #-1
;__Lib_MathDouble.c, 194 :: 		
0x1710	0x44824000  MOVE.L	R8, R4
;__Lib_MathDouble.c, 196 :: 		
label_1:
;__Lib_MathDouble.c, 197 :: 		
0x1714	0x4473C010  ADD.L	R7, R7, #1
;__Lib_MathDouble.c, 199 :: 		
0x1718	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 200 :: 		
0x171C	0x44844018  ASHL.L	R8, R8, #1
;__Lib_MathDouble.c, 201 :: 		
0x1720	0x00E005C5  JMPC	R30, S, #0, label_1
;__Lib_MathDouble.c, 202 :: 		
label_2:
;__Lib_MathDouble.c, 204 :: 		
0x1724	0x44528072  SUB.L	R5, R5, R7
;__Lib_MathDouble.c, 205 :: 		
0x1728	0x44420078  ASHL.L	R4, R4, R7
;__Lib_MathDouble.c, 206 :: 		
0x172C	0x44424800  ADD.L	R4, R4, #128
;__Lib_MathDouble.c, 208 :: 		
0x1730	0x5DE24802  CMP.L	R4, #128
;__Lib_MathDouble.c, 209 :: 		
0x1734	0x64800000  LDK.L	R8, #0
;__Lib_MathDouble.c, 210 :: 		
0x1738	0x006005D0  JMPC	R30, C, #0, label_3
;__Lib_MathDouble.c, 211 :: 		
0x173C	0x64800001  LDK.L	R8, #1
;__Lib_MathDouble.c, 212 :: 		
label_3:
;__Lib_MathDouble.c, 214 :: 		
0x1740	0x44528080  ADD.L	R5, R5, R8
;__Lib_MathDouble.c, 215 :: 		
0x1744	0x4482408A  ASHR.L	R8, R4, #8
;__Lib_MathDouble.c, 216 :: 		
0x1748	0x44844014  AND.L	R8, R8, #1
;__Lib_MathDouble.c, 217 :: 		
0x174C	0x44420082  SUB.L	R4, R4, R8
;__Lib_MathDouble.c, 218 :: 		
0x1750	0x44424018  ASHL.L	R4, R4, #1
;__Lib_MathDouble.c, 219 :: 		
0x1754	0x44424099  LSHR.L	R4, R4, #9
;__Lib_MathDouble.c, 220 :: 		
0x1758	0x4482C178  ASHL.L	R8, R5, #23
;__Lib_MathDouble.c, 221 :: 		
0x175C	0x44420085  OR.L	R4, R4, R8
;__Lib_MathDouble.c, 223 :: 		
label_end:
;__Lib_MathDouble.c, 225 :: 		
0x1760	0x44220065  OR.L	R2, R4, R6
;__Lib_MathDouble.c, 227 :: 		
0x1764	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 230 :: 		
L_end__SignedIntegralToFLoat:
0x1768	0xA0000000  RETURN	
; end of __SignedIntegralToFLoat
__irgrid_Driver__exp:
;__irgrid_Driver.c, 228 :: 		static double _exp(double x) {
; x start address is: 0 (R0)
0x2C40	0x44304000  MOVE.L	R3, R0
; x end address is: 0 (R0)
; x start address is: 12 (R3)
;__irgrid_Driver.c, 246 :: 		if(x == 0.0)
0x2C44	0x4441C000  MOVE.L	R4, R3
0x2C48	0x64600000  LDK.L	R6, #0
0x2C4C	0x00340822  CALL	__Compare_FP+0
0x2C50	0x00200B17  JMPC	R30, Z, #0, L___irgrid_Driver__exp24
; x end address is: 12 (R3)
;__irgrid_Driver.c, 247 :: 		return 1.0;
0x2C54	0x6C000B56  LPM.L	R0, $+260
0x2C58	0x00300B55  JMP	L_end__exp
L___irgrid_Driver__exp24:
;__irgrid_Driver.c, 248 :: 		if (x > EXP_MAX)    //too big?
; x start address is: 12 (R3)
0x2C5C	0x6C600B57  LPM.L	R6, $+256
0x2C60	0x4441C000  MOVE.L	R4, R3
0x2C64	0x00340822  CALL	__Compare_FP+0
0x2C68	0x01600B1D  JMPC	R30, GT, #0, L___irgrid_Driver__exp25
; x end address is: 12 (R3)
;__irgrid_Driver.c, 249 :: 		return DBL_MAX;
0x2C6C	0x6C000B58  LPM.L	R0, $+244
0x2C70	0x00300B55  JMP	L_end__exp
L___irgrid_Driver__exp25:
;__irgrid_Driver.c, 250 :: 		if (x < EXP_MIN)    //too small?
; x start address is: 12 (R3)
0x2C74	0x6C600B59  LPM.L	R6, $+240
0x2C78	0x4441C000  MOVE.L	R4, R3
0x2C7C	0x00340822  CALL	__Compare_FP+0
0x2C80	0x01280B23  JMPC	R30, GTE, #1, L___irgrid_Driver__exp26
; x end address is: 12 (R3)
;__irgrid_Driver.c, 251 :: 		return 0.0;
0x2C84	0x64000000  LDK.L	R0, #0
0x2C88	0x00300B55  JMP	L_end__exp
L___irgrid_Driver__exp26:
;__irgrid_Driver.c, 252 :: 		sign = x < 0.0;
; x start address is: 12 (R3)
0x2C8C	0x64600000  LDK.L	R6, #0
0x2C90	0x4441C000  MOVE.L	R4, R3
0x2C94	0x00340822  CALL	__Compare_FP+0
0x2C98	0x64000000  LDK.L	R0, #0
0x2C9C	0x01280B29  JMPC	R30, GTE, #1, L___irgrid_Driver__exp88
0x2CA0	0x64000001  LDK.L	R0, #1
L___irgrid_Driver__exp88:
; sign start address is: 72 (R18)
0x2CA4	0x4520500D  BEXTU.L	R18, R0, #256
;__irgrid_Driver.c, 253 :: 		if(sign)
0x2CA8	0x4410500D  BEXTU.L	R1, R0, #256
0x2CAC	0x59E0C002  CMP.B	R1, #0
0x2CB0	0x00280B30  JMPC	R30, Z, #1, L___irgrid_Driver__exp68
;__irgrid_Driver.c, 254 :: 		x = -x;
0x2CB4	0x6C100B5A  LPM.L	R1, $+180
0x2CB8	0x44018016  XOR.L	R0, R3, R1
; x end address is: 12 (R3)
; x start address is: 0 (R0)
; x end address is: 0 (R0)
0x2CBC	0x00300B31  JMP	L___irgrid_Driver__exp27
L___irgrid_Driver__exp68:
;__irgrid_Driver.c, 253 :: 		if(sign)
0x2CC0	0x4401C000  MOVE.L	R0, R3
;__irgrid_Driver.c, 254 :: 		x = -x;
L___irgrid_Driver__exp27:
;__irgrid_Driver.c, 255 :: 		x *= 1.4426950409;            // convert to log2 //
; x start address is: 0 (R0)
0x2CC4	0x44404000  MOVE.L	R4, R0
0x2CC8	0x6C600B5B  LPM.L	R6, $+164
0x2CCC	0x0034019F  CALL	__Mul_FP+0
; x end address is: 0 (R0)
; x start address is: 64 (R16)
0x2CD0	0x45004000  MOVE.L	R16, R0
;__irgrid_Driver.c, 256 :: 		exp = (int)_floor(x);
0x2CD4	0x003405E0  CALL	__irgrid_Driver__floor+0
0x2CD8	0x44404000  MOVE.L	R4, R0
0x2CDC	0x003403ED  CALL	__FloatToSignedIntegral+0
; exp start address is: 76 (R19)
0x2CE0	0x4530400C  BEXTS.L	R19, R0, #0
;__irgrid_Driver.c, 257 :: 		x -= (double)exp;
0x2CE4	0x4440400C  BEXTS.L	R4, R0, #0
0x2CE8	0x003405B6  CALL	__SignedIntegralToFLoat+0
0x2CEC	0x44604000  MOVE.L	R6, R0
0x2CF0	0x44484000  MOVE.L	R4, R16
0x2CF4	0x003405DB  CALL	__Sub_FP+0
; x end address is: 64 (R16)
;__irgrid_Driver.c, 258 :: 		x = _ldexp(_eval_poly(x, coeff, sizeof coeff/sizeof coeff[0] - 1), exp);
0x2CF8	0x64200009  LDK.L	R2, #9
0x2CFC	0x64104F18  LDK.L	R1, #__irgrid_Driver__exp_coeff_L0+0
0x2D00	0x00340567  CALL	__irgrid_Driver__eval_poly+0
0x2D04	0x4419C00C  BEXTS.L	R1, R19, #0
; exp end address is: 76 (R19)
0x2D08	0x0034060A  CALL	__irgrid_Driver__ldexp+0
; x start address is: 4 (R1)
0x2D0C	0x44104000  MOVE.L	R1, R0
;__irgrid_Driver.c, 259 :: 		if(sign) {
0x2D10	0x59E94002  CMP.B	R18, #0
0x2D14	0x00280B54  JMPC	R30, Z, #1, L___irgrid_Driver__exp28
; sign end address is: 72 (R18)
;__irgrid_Driver.c, 260 :: 		if (x == DBL_MAX)
0x2D18	0x4440C000  MOVE.L	R4, R1
0x2D1C	0x6C600B58  LPM.L	R6, $+68
0x2D20	0x00340822  CALL	__Compare_FP+0
0x2D24	0x64000000  LDK.L	R0, #0
0x2D28	0x00200B4C  JMPC	R30, Z, #0, L___irgrid_Driver__exp89
0x2D2C	0x64000001  LDK.L	R0, #1
L___irgrid_Driver__exp89:
0x2D30	0x5DE04002  CMP.L	R0, #0
0x2D34	0x00280B50  JMPC	R30, Z, #1, L___irgrid_Driver__exp29
; x end address is: 4 (R1)
;__irgrid_Driver.c, 261 :: 		return 0.0;
0x2D38	0x64000000  LDK.L	R0, #0
0x2D3C	0x00300B55  JMP	L_end__exp
L___irgrid_Driver__exp29:
;__irgrid_Driver.c, 262 :: 		return 1.0/x;
; x start address is: 4 (R1)
0x2D40	0x4460C000  MOVE.L	R6, R1
0x2D44	0x6C400B56  LPM.L	R4, $+20
0x2D48	0x00340629  CALL	__Div_FP+0
; x end address is: 4 (R1)
0x2D4C	0x00300B55  JMP	L_end__exp
;__irgrid_Driver.c, 263 :: 		}
L___irgrid_Driver__exp28:
;__irgrid_Driver.c, 264 :: 		return x;
; x start address is: 4 (R1)
0x2D50	0x4400C000  MOVE.L	R0, R1
; x end address is: 4 (R1)
;__irgrid_Driver.c, 265 :: 		}
L_end__exp:
0x2D54	0xA0000000  RETURN	
0x2D58	0x3F800000  	#1065353216
0x2D5C	0x42B2D4FE  	#1119016190
0x2D60	0x7F7FFFFF  	#2139095039
0x2D64	0xC2AEAC50  	#-1028740016
0x2D68	0x80000000  	#-2147483648
0x2D6C	0x3FB8AA3B  	#1069066811
; end of __irgrid_Driver__exp
__irgrid_Driver__floor:
;__irgrid_Driver.c, 169 :: 		static double _floor(double x) {
0x1780	0x95D00004  LINK	LR, #4
0x1784	0xB5F00000  STI.L	SP, #0, R0
;__irgrid_Driver.c, 173 :: 		expon = ((*(unsigned long *)&x >> 23) & 255);
0x1788	0x441FC000  ADD.L	R1, SP, #0
0x178C	0xAC108000  LDI.L	R1, R1, #0
0x1790	0x4410C179  LSHR.L	R1, R1, #23
0x1794	0x4410CFF4  AND.L	R1, R1, #255
;__irgrid_Driver.c, 174 :: 		expon = expon- 127;
0x1798	0x4410C00C  BEXTS.L	R1, R1, #0
0x179C	0x4410C7F2  SUB.L	R1, R1, #127
; expon start address is: 0 (R0)
0x17A0	0x4400C00C  BEXTS.L	R0, R1, #0
;__irgrid_Driver.c, 175 :: 		if(expon < 0)
0x17A4	0x5BE0C002  CMP.S	R1, #0
0x17A8	0x012805F3  JMPC	R30, GTE, #1, L___irgrid_Driver__floor10
; expon end address is: 0 (R0)
;__irgrid_Driver.c, 176 :: 		if (x < 0.0)
0x17AC	0x64600000  LDK.L	R6, #0
0x17B0	0xAC4F8000  LDI.L	R4, SP, #0
0x17B4	0x00340822  CALL	__Compare_FP+0
0x17B8	0x012805F1  JMPC	R30, GTE, #1, L___irgrid_Driver__floor11
;__irgrid_Driver.c, 177 :: 		return -1.0;
0x17BC	0x6C000608  LPM.L	R0, $+100
0x17C0	0x00300606  JMP	L_end__floor
L___irgrid_Driver__floor11:
;__irgrid_Driver.c, 179 :: 		return  0.0;
0x17C4	0x64000000  LDK.L	R0, #0
0x17C8	0x00300606  JMP	L_end__floor
L___irgrid_Driver__floor10:
;__irgrid_Driver.c, 180 :: 		if((unsigned)expon > sizeof(double) * CHAR_BIT - 8)
; expon start address is: 0 (R0)
0x17CC	0x4410400D  BEXTU.L	R1, R0, #0
; expon end address is: 0 (R0)
0x17D0	0x5BE0C182  CMP.S	R1, #24
0x17D4	0x01A005F8  JMPC	R30, A, #0, L___irgrid_Driver__floor13
;__irgrid_Driver.c, 181 :: 		return x;           /* already an integer */
0x17D8	0xAC0F8000  LDI.L	R0, SP, #0
0x17DC	0x00300606  JMP	L_end__floor
L___irgrid_Driver__floor13:
;__irgrid_Driver.c, 182 :: 		i = _FRNDINT(x);
0x17E0	0xAC4F8000  LDI.L	R4, SP, #0
0x17E4	0x003403ED  CALL	__FloatToSignedIntegral+0
0x17E8	0x44404000  MOVE.L	R4, R0
0x17EC	0x003405B6  CALL	__SignedIntegralToFLoat+0
; i start address is: 4 (R1)
0x17F0	0x44104000  MOVE.L	R1, R0
;__irgrid_Driver.c, 184 :: 		if(i > x)
0x17F4	0xAC6F8000  LDI.L	R6, SP, #0
0x17F8	0x44404000  MOVE.L	R4, R0
0x17FC	0x00340822  CALL	__Compare_FP+0
0x1800	0x01600605  JMPC	R30, GT, #0, L___irgrid_Driver__floor14
;__irgrid_Driver.c, 185 :: 		return i - 1.0;
0x1804	0x6C600609  LPM.L	R6, $+32
0x1808	0x4440C000  MOVE.L	R4, R1
0x180C	0x003405DB  CALL	__Sub_FP+0
; i end address is: 4 (R1)
0x1810	0x00300606  JMP	L_end__floor
L___irgrid_Driver__floor14:
;__irgrid_Driver.c, 186 :: 		return i;
; i start address is: 4 (R1)
0x1814	0x4400C000  MOVE.L	R0, R1
; i end address is: 4 (R1)
;__irgrid_Driver.c, 187 :: 		}
L_end__floor:
0x1818	0x99D00000  UNLINK	LR
0x181C	0xA0000000  RETURN	
0x1820	0xBF800000  	#-1082130432
0x1824	0x3F800000  	#1065353216
; end of __irgrid_Driver__floor
__FloatToSignedIntegral:
;__Lib_MathDouble.c, 14 :: 		
;__Lib_MathDouble.c, 17 :: 		
0x0FB4	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 19 :: 		
0x0FB8	0x44524088  ASHL.L	R5, R4, #8
;__Lib_MathDouble.c, 21 :: 		
0x0FBC	0x64808000  LDK.L	R8, #32768
;__Lib_MathDouble.c, 22 :: 		
0x0FC0	0x44844108  ASHL.L	R8, R8, #16
;__Lib_MathDouble.c, 24 :: 		
0x0FC4	0x44528085  OR.L	R5, R5, R8
;__Lib_MathDouble.c, 25 :: 		
0x0FC8	0x44724179  LSHR.L	R7, R4, #23
;__Lib_MathDouble.c, 26 :: 		
0x0FCC	0x4473CFF4  AND.L	R7, R7, #255
;__Lib_MathDouble.c, 27 :: 		
0x0FD0	0x446049E0  ADD.L	R6, R0, #158
;__Lib_MathDouble.c, 28 :: 		
0x0FD4	0x44630072  SUB.L	R6, R6, R7
;__Lib_MathDouble.c, 30 :: 		
0x0FD8	0x5DE34002  CMP.L	R6, #0
;__Lib_MathDouble.c, 31 :: 		
0x0FDC	0x01600406  JMPC	R30, GT, #0, label1
;__Lib_MathDouble.c, 33 :: 		
0x0FE0	0x5DE34202  CMP.L	R6, #32
;__Lib_MathDouble.c, 34 :: 		
0x0FE4	0x64800000  LDK.L	R8, #0
;__Lib_MathDouble.c, 35 :: 		
0x0FE8	0x012803FC  JMPC	R30, GTE, #1, label6
;__Lib_MathDouble.c, 36 :: 		
0x0FEC	0x64800001  LDK.L	R8, #1
;__Lib_MathDouble.c, 37 :: 		
label6:
;__Lib_MathDouble.c, 39 :: 		
0x0FF0	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 40 :: 		
0x0FF4	0x00200400  JMPC	R30, Z, #0, label2
;__Lib_MathDouble.c, 42 :: 		
0x0FF8	0x44204000  ADD.L	R2, R0, #0
;__Lib_MathDouble.c, 43 :: 		
0x0FFC	0x00300411  JMP	label_end
;__Lib_MathDouble.c, 45 :: 		
label2:
;__Lib_MathDouble.c, 47 :: 		
0x1000	0x44528069  LSHR.L	R5, R5, R6
;__Lib_MathDouble.c, 49 :: 		
0x1004	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 50 :: 		
0x1008	0x01280404  JMPC	R30, GTE, #1, label3
;__Lib_MathDouble.c, 52 :: 		
0x100C	0x44500052  SUB.L	R5, R0, R5
;__Lib_MathDouble.c, 53 :: 		
label3:
;__Lib_MathDouble.c, 54 :: 		
0x1010	0x44200055  OR.L	R2, R0, R5
;__Lib_MathDouble.c, 55 :: 		
0x1014	0x00300411  JMP	label_end
;__Lib_MathDouble.c, 57 :: 		
label1:
;__Lib_MathDouble.c, 58 :: 		
0x1018	0x6C800413  LPM.L	R8, $+52
;__Lib_MathDouble.c, 61 :: 		
0x101C	0x5DE20082  CMP.L	R4, R8
;__Lib_MathDouble.c, 62 :: 		
0x1020	0x64800000  LDK.L	R8, #0
;__Lib_MathDouble.c, 63 :: 		
0x1024	0x0060040B  JMPC	R30, C, #0, label5
;__Lib_MathDouble.c, 64 :: 		
0x1028	0x64800001  LDK.L	R8, #1
;__Lib_MathDouble.c, 65 :: 		
label5:
;__Lib_MathDouble.c, 67 :: 		
0x102C	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 68 :: 		
0x1030	0x00200410  JMPC	R30, Z, #0, label4
;__Lib_MathDouble.c, 70 :: 		
0x1034	0x64208000  LDK.L	R2, #32768
;__Lib_MathDouble.c, 71 :: 		
0x1038	0x44214108  ASHL.L	R2, R2, #16
;__Lib_MathDouble.c, 73 :: 		
0x103C	0x00300411  JMP	label_end
;__Lib_MathDouble.c, 75 :: 		
label4:
;__Lib_MathDouble.c, 77 :: 		
0x1040	0x6C200413  LPM.L	R2, $+12
;__Lib_MathDouble.c, 79 :: 		
label_end:
;__Lib_MathDouble.c, 81 :: 		
0x1044	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 82 :: 		
0x1048	0x00300415  JMP	$+12
0x104C	0x7F800001  	#2139095041
0x1050	0x7F800001  	#2139095041
;__Lib_MathDouble.c, 83 :: 		
L_end__FloatToSignedIntegral:
0x1054	0xA0000000  RETURN	
; end of __FloatToSignedIntegral
__irgrid_Driver__ldexp:
;__irgrid_Driver.c, 147 :: 		static double _ldexp(double value, int newexp) {
; newexp start address is: 4 (R1)
; value start address is: 0 (R0)
0x1828	0x95D00004  LINK	LR, #4
; newexp end address is: 4 (R1)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
; newexp start address is: 4 (R1)
;__irgrid_Driver.c, 150 :: 		uv.fl = value;
0x182C	0xB5F00000  STI.L	SP, #0, R0
;__irgrid_Driver.c, 151 :: 		newexp += uv.flt.exp;
0x1830	0xAA2F8002  LDI.S	R2, SP, #2
0x1834	0x4421507D  BEXTU.L	R2, R2, #263
0x1838	0x44208020  ADD.L	R2, R1, R2
0x183C	0x4411400C  BEXTS.L	R1, R2, #0
;__irgrid_Driver.c, 152 :: 		if (newexp < 0)
0x1840	0x4421400C  BEXTS.L	R2, R2, #0
0x1844	0x5BE14002  CMP.S	R2, #0
0x1848	0x01280615  JMPC	R30, GTE, #1, L___irgrid_Driver__ldexp4
; value end address is: 0 (R0)
; newexp end address is: 4 (R1)
;__irgrid_Driver.c, 153 :: 		return 0.0;
0x184C	0x64000000  LDK.L	R0, #0
0x1850	0x00300625  JMP	L_end__ldexp
L___irgrid_Driver__ldexp4:
;__irgrid_Driver.c, 155 :: 		if (newexp > MAX_EXPONENT)
; newexp start address is: 4 (R1)
; value start address is: 0 (R0)
0x1854	0x5BE0CFF2  CMP.S	R1, #255
0x1858	0x0160061F  JMPC	R30, GT, #0, L___irgrid_Driver__ldexp6
; newexp end address is: 4 (R1)
;__irgrid_Driver.c, 156 :: 		if (value < 0.0)
0x185C	0x64600000  LDK.L	R6, #0
0x1860	0x44404000  MOVE.L	R4, R0
0x1864	0x00340822  CALL	__Compare_FP+0
0x1868	0x0128061D  JMPC	R30, GTE, #1, L___irgrid_Driver__ldexp7
; value end address is: 0 (R0)
;__irgrid_Driver.c, 157 :: 		return -DBL_MAX;
0x186C	0x6C000627  LPM.L	R0, $+48
0x1870	0x00300625  JMP	L_end__ldexp
L___irgrid_Driver__ldexp7:
;__irgrid_Driver.c, 159 :: 		return DBL_MAX;
0x1874	0x6C000628  LPM.L	R0, $+44
0x1878	0x00300625  JMP	L_end__ldexp
L___irgrid_Driver__ldexp6:
;__irgrid_Driver.c, 161 :: 		uv.flt.exp = newexp;
; newexp start address is: 4 (R1)
0x187C	0x4430C00D  BEXTU.L	R3, R1, #0
; newexp end address is: 4 (R1)
0x1880	0xAA2F8002  LDI.S	R2, SP, #2
0x1884	0x45E1D073  LDL.L	R30, R3, #263
0x1888	0x442101EB  BINS.L	R2, R2, R30
0x188C	0xB3F10002  STI.S	SP, #2, R2
;__irgrid_Driver.c, 162 :: 		return uv.fl;
0x1890	0xAC0F8000  LDI.L	R0, SP, #0
;__irgrid_Driver.c, 164 :: 		}
L_end__ldexp:
0x1894	0x99D00000  UNLINK	LR
0x1898	0xA0000000  RETURN	
0x189C	0xFF7FFFFF  	#-8388609
0x18A0	0x7F7FFFFF  	#2139095039
; end of __irgrid_Driver__ldexp
__Div_FP:
;__Lib_MathDouble.c, 1388 :: 		
;__Lib_MathDouble.c, 1391 :: 		
0x18A4	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 1393 :: 		
0x18A8	0x64B08000  LDK.L	R11, #32768
;__Lib_MathDouble.c, 1394 :: 		
0x18AC	0x44B5C108  ASHL.L	R11, R11, #16
;__Lib_MathDouble.c, 1396 :: 		
0x18B0	0x44824179  LSHR.L	R8, R4, #23
;__Lib_MathDouble.c, 1397 :: 		
0x18B4	0x44844FF4  AND.L	R8, R8, #255
;__Lib_MathDouble.c, 1398 :: 		
0x18B8	0x44A34179  LSHR.L	R10, R6, #23
;__Lib_MathDouble.c, 1399 :: 		
0x18BC	0x44A54FF4  AND.L	R10, R10, #255
;__Lib_MathDouble.c, 1400 :: 		
0x18C0	0x44724088  ASHL.L	R7, R4, #8
;__Lib_MathDouble.c, 1401 :: 		
0x18C4	0x447380B5  OR.L	R7, R7, R11
;__Lib_MathDouble.c, 1402 :: 		
0x18C8	0x44934088  ASHL.L	R9, R6, #8
;__Lib_MathDouble.c, 1403 :: 		
0x18CC	0x449480B5  OR.L	R9, R9, R11
;__Lib_MathDouble.c, 1404 :: 		
0x18D0	0x44E20066  XOR.L	R14, R4, R6
;__Lib_MathDouble.c, 1405 :: 		
0x18D4	0x44B580E4  AND.L	R11, R11, R14
;__Lib_MathDouble.c, 1406 :: 		
0x18D8	0x44E47FF0  ADD.L	R14, R8, #-1
;__Lib_MathDouble.c, 1408 :: 		
0x18DC	0x5DE74FE2  CMP.L	R14, #254
;__Lib_MathDouble.c, 1409 :: 		
0x18E0	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1410 :: 		
0x18E4	0x0060063B  JMPC	R30, C, #0, label_1
;__Lib_MathDouble.c, 1411 :: 		
0x18E8	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1412 :: 		
label_1:
;__Lib_MathDouble.c, 1414 :: 		
0x18EC	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1415 :: 		
0x18F0	0x0028069A  JMPC	R30, Z, #1, label18
;__Lib_MathDouble.c, 1417 :: 		
label26:
;__Lib_MathDouble.c, 1419 :: 		
0x18F4	0x44E57FF0  ADD.L	R14, R10, #-1
;__Lib_MathDouble.c, 1421 :: 		
0x18F8	0x5DE74FE2  CMP.L	R14, #254
;__Lib_MathDouble.c, 1422 :: 		
0x18FC	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1423 :: 		
0x1900	0x00600642  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 1424 :: 		
0x1904	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1425 :: 		
label_2:
;__Lib_MathDouble.c, 1427 :: 		
0x1908	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1428 :: 		
0x190C	0x002806B9  JMPC	R30, Z, #1, label19
;__Lib_MathDouble.c, 1430 :: 		
label32:
;__Lib_MathDouble.c, 1432 :: 		
0x1910	0x5DE38092  CMP.L	R7, R9
;__Lib_MathDouble.c, 1433 :: 		
0x1914	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1434 :: 		
0x1918	0x00600648  JMPC	R30, C, #0, label_3
;__Lib_MathDouble.c, 1435 :: 		
0x191C	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1436 :: 		
label_3:
;__Lib_MathDouble.c, 1438 :: 		
0x1920	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1439 :: 		
0x1924	0x0020064C  JMPC	R30, Z, #0, label20
;__Lib_MathDouble.c, 1441 :: 		
0x1928	0x4473C019  LSHR.L	R7, R7, #1
;__Lib_MathDouble.c, 1442 :: 		
0x192C	0x44844010  ADD.L	R8, R8, #1
;__Lib_MathDouble.c, 1444 :: 		
label20:
;__Lib_MathDouble.c, 1446 :: 		
0x1930	0x44C4C0E9  LSHR.L	R12, R9, #14
;__Lib_MathDouble.c, 1449 :: 		
0x1934	0x5DE60002  CMP.L	R12, R0
;__Lib_MathDouble.c, 1450 :: 		
0x1938	0x00200650  JMPC	R30, Z, #0, label_16
;__Lib_MathDouble.c, 1451 :: 		
0x193C	0x003402AA  CALL	___GenExcept+0
;__Lib_MathDouble.c, 1453 :: 		
label_16:
;__Lib_MathDouble.c, 1458 :: 		
0x1940	0xF59380C0  UDIV.L	R25, R7, R12
;__Lib_MathDouble.c, 1459 :: 		
0x1944	0xF5C380C1  UMOD.L	R28, R7, R12
;__Lib_MathDouble.c, 1460 :: 		
0x1948	0x444CC000  MOVE.L	R4, R25
;__Lib_MathDouble.c, 1461 :: 		
0x194C	0x445E4000  MOVE.L	R5, R28
;__Lib_MathDouble.c, 1463 :: 		
0x1950	0x44D4C128  ASHL.L	R13, R9, #18
;__Lib_MathDouble.c, 1464 :: 		
0x1954	0x44D6C129  LSHR.L	R13, R13, #18
;__Lib_MathDouble.c, 1468 :: 		
0x1958	0xF4668048  MUL.L	R6, R13, R4
;__Lib_MathDouble.c, 1470 :: 		
0x195C	0x4452C0E8  ASHL.L	R5, R5, #14
;__Lib_MathDouble.c, 1472 :: 		
0x1960	0x5DE28062  CMP.L	R5, R6
;__Lib_MathDouble.c, 1473 :: 		
0x1964	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 1474 :: 		
0x1968	0x0060065C  JMPC	R30, C, #0, label_4
;__Lib_MathDouble.c, 1475 :: 		
0x196C	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 1476 :: 		
label_4:
;__Lib_MathDouble.c, 1478 :: 		
0x1970	0x44528062  SUB.L	R5, R5, R6
;__Lib_MathDouble.c, 1480 :: 		
0x1974	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 1481 :: 		
0x1978	0x00280665  JMPC	R30, Z, #1, label21
;__Lib_MathDouble.c, 1483 :: 		
0x197C	0x44427FF0  ADD.L	R4, R4, #-1
;__Lib_MathDouble.c, 1484 :: 		
0x1980	0x44528090  ADD.L	R5, R5, R9
;__Lib_MathDouble.c, 1486 :: 		
0x1984	0x5DE28092  CMP.L	R5, R9
;__Lib_MathDouble.c, 1487 :: 		
0x1988	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 1488 :: 		
0x198C	0x00600665  JMPC	R30, C, #0, label_5
;__Lib_MathDouble.c, 1489 :: 		
0x1990	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 1490 :: 		
label_5:
;__Lib_MathDouble.c, 1492 :: 		
label21:
;__Lib_MathDouble.c, 1495 :: 		
0x1994	0x5DE60002  CMP.L	R12, R0
;__Lib_MathDouble.c, 1496 :: 		
0x1998	0x00200668  JMPC	R30, Z, #0, label_15
;__Lib_MathDouble.c, 1497 :: 		
0x199C	0x003402AA  CALL	___GenExcept+0
;__Lib_MathDouble.c, 1499 :: 		
label_15:
;__Lib_MathDouble.c, 1504 :: 		
0x19A0	0xF59280C0  UDIV.L	R25, R5, R12
;__Lib_MathDouble.c, 1505 :: 		
0x19A4	0xF5C280C1  UMOD.L	R28, R5, R12
;__Lib_MathDouble.c, 1506 :: 		
0x19A8	0x447CC000  MOVE.L	R7, R25
;__Lib_MathDouble.c, 1507 :: 		
0x19AC	0x445E4000  MOVE.L	R5, R28
;__Lib_MathDouble.c, 1511 :: 		
0x19B0	0xF4668078  MUL.L	R6, R13, R7
;__Lib_MathDouble.c, 1513 :: 		
0x19B4	0x4452C0E8  ASHL.L	R5, R5, #14
;__Lib_MathDouble.c, 1515 :: 		
0x19B8	0x5DE28062  CMP.L	R5, R6
;__Lib_MathDouble.c, 1516 :: 		
0x19BC	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 1517 :: 		
0x19C0	0x00600672  JMPC	R30, C, #0, label_6
;__Lib_MathDouble.c, 1518 :: 		
0x19C4	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 1519 :: 		
label_6:
;__Lib_MathDouble.c, 1521 :: 		
0x19C8	0x44528062  SUB.L	R5, R5, R6
;__Lib_MathDouble.c, 1523 :: 		
0x19CC	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 1524 :: 		
0x19D0	0x0028067B  JMPC	R30, Z, #1, label22
;__Lib_MathDouble.c, 1526 :: 		
0x19D4	0x4473FFF0  ADD.L	R7, R7, #-1
;__Lib_MathDouble.c, 1527 :: 		
0x19D8	0x44528090  ADD.L	R5, R5, R9
;__Lib_MathDouble.c, 1529 :: 		
0x19DC	0x5DE28092  CMP.L	R5, R9
;__Lib_MathDouble.c, 1530 :: 		
0x19E0	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 1531 :: 		
0x19E4	0x0060067B  JMPC	R30, C, #0, label_7
;__Lib_MathDouble.c, 1532 :: 		
0x19E8	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 1533 :: 		
label_7:
;__Lib_MathDouble.c, 1535 :: 		
label22:
;__Lib_MathDouble.c, 1537 :: 		
0x19EC	0x44E240E8  ASHL.L	R14, R4, #14
;__Lib_MathDouble.c, 1538 :: 		
0x19F0	0x447380E0  ADD.L	R7, R7, R14
;__Lib_MathDouble.c, 1539 :: 		
0x19F4	0x4473C048  ASHL.L	R7, R7, #4
;__Lib_MathDouble.c, 1541 :: 		
0x19F8	0x5DE28002  CMP.L	R5, R0
;__Lib_MathDouble.c, 1542 :: 		
0x19FC	0x00280681  JMPC	R30, Z, #1, label23
;__Lib_MathDouble.c, 1544 :: 		
0x1A00	0x4473C015  OR.L	R7, R7, #1
;__Lib_MathDouble.c, 1546 :: 		
label23:
;__Lib_MathDouble.c, 1548 :: 		
0x1A04	0x44E047E0  ADD.L	R14, R0, #126
;__Lib_MathDouble.c, 1549 :: 		
0x1A08	0x44E700A2  SUB.L	R14, R14, R10
;__Lib_MathDouble.c, 1550 :: 		
0x1A0C	0x448400E0  ADD.L	R8, R8, R14
;__Lib_MathDouble.c, 1551 :: 		
0x1A10	0x44E47FF0  ADD.L	R14, R8, #-1
;__Lib_MathDouble.c, 1553 :: 		
0x1A14	0x5DE74FE2  CMP.L	R14, #254
;__Lib_MathDouble.c, 1554 :: 		
0x1A18	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1555 :: 		
0x1A1C	0x00600689  JMPC	R30, C, #0, label_8
;__Lib_MathDouble.c, 1556 :: 		
0x1A20	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1557 :: 		
label_8:
;__Lib_MathDouble.c, 1559 :: 		
0x1A24	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1560 :: 		
0x1A28	0x002806CF  JMPC	R30, Z, #1, label24
;__Lib_MathDouble.c, 1562 :: 		
label35:
;__Lib_MathDouble.c, 1564 :: 		
0x1A2C	0x4473C800  ADD.L	R7, R7, #128
;__Lib_MathDouble.c, 1566 :: 		
0x1A30	0x5DE3C802  CMP.L	R7, #128
;__Lib_MathDouble.c, 1567 :: 		
0x1A34	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 1568 :: 		
0x1A38	0x00600690  JMPC	R30, C, #0, label_9
;__Lib_MathDouble.c, 1569 :: 		
0x1A3C	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 1570 :: 		
label_9:
;__Lib_MathDouble.c, 1572 :: 		
0x1A40	0x448400E0  ADD.L	R8, R8, R14
;__Lib_MathDouble.c, 1573 :: 		
0x1A44	0x44E3C089  LSHR.L	R14, R7, #8
;__Lib_MathDouble.c, 1574 :: 		
0x1A48	0x44E74014  AND.L	R14, R14, #1
;__Lib_MathDouble.c, 1575 :: 		
0x1A4C	0x447380E2  SUB.L	R7, R7, R14
;__Lib_MathDouble.c, 1576 :: 		
0x1A50	0x4473C018  ASHL.L	R7, R7, #1
;__Lib_MathDouble.c, 1577 :: 		
0x1A54	0x4473C099  LSHR.L	R7, R7, #9
;__Lib_MathDouble.c, 1578 :: 		
0x1A58	0x44E44178  ASHL.L	R14, R8, #23
;__Lib_MathDouble.c, 1579 :: 		
0x1A5C	0x447380E5  OR.L	R7, R7, R14
;__Lib_MathDouble.c, 1580 :: 		
0x1A60	0x442380B5  OR.L	R2, R7, R11
;__Lib_MathDouble.c, 1582 :: 		
label33:
;__Lib_MathDouble.c, 1584 :: 		
0x1A64	0x003006ED  JMP	label_end
;__Lib_MathDouble.c, 1586 :: 		
label18:
;__Lib_MathDouble.c, 1588 :: 		
0x1A68	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 1589 :: 		
0x1A6C	0x002006AB  JMPC	R30, Z, #0, label25
;__Lib_MathDouble.c, 1591 :: 		
0x1A70	0x44738070  ADD.L	R7, R7, R7
;__Lib_MathDouble.c, 1593 :: 		
0x1A74	0x5DE38002  CMP.L	R7, R0
;__Lib_MathDouble.c, 1594 :: 		
0x1A78	0x002006AB  JMPC	R30, Z, #0, label25
;__Lib_MathDouble.c, 1597 :: 		
0x1A7C	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 1598 :: 		
0x1A80	0x5DE3C002  CMP.L	R7, #0
;__Lib_MathDouble.c, 1599 :: 		
0x1A84	0x002806A8  JMPC	R30, Z, #1, label_11
;__Lib_MathDouble.c, 1601 :: 		
0x1A88	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 1602 :: 		
0x1A8C	0x4593C000  MOVE.L	R25, R7
;__Lib_MathDouble.c, 1604 :: 		
label_10:
;__Lib_MathDouble.c, 1605 :: 		
0x1A90	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 1607 :: 		
0x1A94	0x5DECC002  CMP.L	R25, #0
;__Lib_MathDouble.c, 1608 :: 		
0x1A98	0x459CC018  ASHL.L	R25, R25, #1
;__Lib_MathDouble.c, 1609 :: 		
0x1A9C	0x00E006A4  JMPC	R30, S, #0, label_10
;__Lib_MathDouble.c, 1610 :: 		
label_11:
;__Lib_MathDouble.c, 1612 :: 		
0x1AA0	0x448400C2  SUB.L	R8, R8, R12
;__Lib_MathDouble.c, 1613 :: 		
0x1AA4	0x447380C8  ASHL.L	R7, R7, R12
;__Lib_MathDouble.c, 1614 :: 		
0x1AA8	0x0030063D  JMP	label26
;__Lib_MathDouble.c, 1616 :: 		
label25:
;__Lib_MathDouble.c, 1618 :: 		
0x1AAC	0x5DE50082  CMP.L	R10, R8
;__Lib_MathDouble.c, 1619 :: 		
0x1AB0	0x002006B0  JMPC	R30, Z, #0, label27
;__Lib_MathDouble.c, 1621 :: 		
0x1AB4	0x44E48090  ADD.L	R14, R9, R9
;__Lib_MathDouble.c, 1623 :: 		
0x1AB8	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 1624 :: 		
0x1ABC	0x002806EA  JMPC	R30, Z, #1, label28
;__Lib_MathDouble.c, 1626 :: 		
label27:
;__Lib_MathDouble.c, 1628 :: 		
0x1AC0	0x44F04FF0  ADD.L	R15, R0, #255
;__Lib_MathDouble.c, 1630 :: 		
0x1AC4	0x5DE500F2  CMP.L	R10, R15
;__Lib_MathDouble.c, 1631 :: 		
0x1AC8	0x002806B9  JMPC	R30, Z, #1, label19
;__Lib_MathDouble.c, 1633 :: 		
0x1ACC	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 1634 :: 		
0x1AD0	0x002806CD  JMPC	R30, Z, #1, label29
;__Lib_MathDouble.c, 1636 :: 		
0x1AD4	0x44E38070  ADD.L	R14, R7, R7
;__Lib_MathDouble.c, 1638 :: 		
0x1AD8	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 1639 :: 		
0x1ADC	0x002006EA  JMPC	R30, Z, #0, label28
;__Lib_MathDouble.c, 1641 :: 		
0x1AE0	0x003006E6  JMP	label30
;__Lib_MathDouble.c, 1643 :: 		
label19:
;__Lib_MathDouble.c, 1645 :: 		
0x1AE4	0x5DE50002  CMP.L	R10, R0
;__Lib_MathDouble.c, 1646 :: 		
0x1AE8	0x002006CA  JMPC	R30, Z, #0, label31
;__Lib_MathDouble.c, 1648 :: 		
0x1AEC	0x44948090  ADD.L	R9, R9, R9
;__Lib_MathDouble.c, 1650 :: 		
0x1AF0	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 1651 :: 		
0x1AF4	0x002806E6  JMPC	R30, Z, #1, label30
;__Lib_MathDouble.c, 1654 :: 		
0x1AF8	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 1655 :: 		
0x1AFC	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 1656 :: 		
0x1B00	0x002806C7  JMPC	R30, Z, #1, label_13
;__Lib_MathDouble.c, 1658 :: 		
0x1B04	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 1659 :: 		
0x1B08	0x4594C000  MOVE.L	R25, R9
;__Lib_MathDouble.c, 1661 :: 		
label_12:
;__Lib_MathDouble.c, 1662 :: 		
0x1B0C	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 1664 :: 		
0x1B10	0x5DECC002  CMP.L	R25, #0
;__Lib_MathDouble.c, 1665 :: 		
0x1B14	0x459CC018  ASHL.L	R25, R25, #1
;__Lib_MathDouble.c, 1666 :: 		
0x1B18	0x00E006C3  JMPC	R30, S, #0, label_12
;__Lib_MathDouble.c, 1667 :: 		
label_13:
;__Lib_MathDouble.c, 1669 :: 		
0x1B1C	0x44A500C2  SUB.L	R10, R10, R12
;__Lib_MathDouble.c, 1670 :: 		
0x1B20	0x449480C8  ASHL.L	R9, R9, R12
;__Lib_MathDouble.c, 1671 :: 		
0x1B24	0x00300644  JMP	label32
;__Lib_MathDouble.c, 1673 :: 		
label31:
;__Lib_MathDouble.c, 1675 :: 		
0x1B28	0x44E48090  ADD.L	R14, R9, R9
;__Lib_MathDouble.c, 1677 :: 		
0x1B2C	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 1678 :: 		
0x1B30	0x002006EA  JMPC	R30, Z, #0, label28
;__Lib_MathDouble.c, 1680 :: 		
label29:
;__Lib_MathDouble.c, 1682 :: 		
0x1B34	0x442000B5  OR.L	R2, R0, R11
;__Lib_MathDouble.c, 1683 :: 		
0x1B38	0x00300699  JMP	label33
;__Lib_MathDouble.c, 1685 :: 		
label24:
;__Lib_MathDouble.c, 1687 :: 		
0x1B3C	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 1688 :: 		
0x1B40	0x016806E6  JMPC	R30, GT, #1, label30
;__Lib_MathDouble.c, 1690 :: 		
0x1B44	0x44C04010  ADD.L	R12, R0, #1
;__Lib_MathDouble.c, 1691 :: 		
0x1B48	0x44C60082  SUB.L	R12, R12, R8
;__Lib_MathDouble.c, 1693 :: 		
0x1B4C	0x5DE64802  CMP.L	R12, #128
;__Lib_MathDouble.c, 1694 :: 		
0x1B50	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1695 :: 		
0x1B54	0x006006D7  JMPC	R30, C, #0, label_14
;__Lib_MathDouble.c, 1696 :: 		
0x1B58	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1697 :: 		
label_14:
;__Lib_MathDouble.c, 1699 :: 		
0x1B5C	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1700 :: 		
0x1B60	0x002806CD  JMPC	R30, Z, #1, label29
;__Lib_MathDouble.c, 1702 :: 		
0x1B64	0x44E04200  ADD.L	R14, R0, #32
;__Lib_MathDouble.c, 1703 :: 		
0x1B68	0x44E700C2  SUB.L	R14, R14, R12
;__Lib_MathDouble.c, 1704 :: 		
0x1B6C	0x448380E8  ASHL.L	R8, R7, R14
;__Lib_MathDouble.c, 1705 :: 		
0x1B70	0x447380C9  LSHR.L	R7, R7, R12
;__Lib_MathDouble.c, 1707 :: 		
0x1B74	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 1708 :: 		
0x1B78	0x002806E0  JMPC	R30, Z, #1, label34
;__Lib_MathDouble.c, 1710 :: 		
0x1B7C	0x4473C025  OR.L	R7, R7, #2
;__Lib_MathDouble.c, 1712 :: 		
label34:
;__Lib_MathDouble.c, 1714 :: 		
0x1B80	0x44804000  ADD.L	R8, R0, #0
;__Lib_MathDouble.c, 1715 :: 		
0x1B84	0x44E3C800  ADD.L	R14, R7, #128
;__Lib_MathDouble.c, 1717 :: 		
0x1B88	0x5DE74002  CMP.L	R14, #0
;__Lib_MathDouble.c, 1718 :: 		
0x1B8C	0x0128068B  JMPC	R30, GTE, #1, label35
;__Lib_MathDouble.c, 1720 :: 		
0x1B90	0x44804010  ADD.L	R8, R0, #1
;__Lib_MathDouble.c, 1721 :: 		
0x1B94	0x0030068B  JMP	label35
;__Lib_MathDouble.c, 1723 :: 		
label30:
;__Lib_MathDouble.c, 1725 :: 		
0x1B98	0x64F07F80  LDK.L	R15, #32640
;__Lib_MathDouble.c, 1726 :: 		
0x1B9C	0x44F7C108  ASHL.L	R15, R15, #16
;__Lib_MathDouble.c, 1728 :: 		
0x1BA0	0x442580F5  OR.L	R2, R11, R15
;__Lib_MathDouble.c, 1729 :: 		
0x1BA4	0x00300699  JMP	label33
;__Lib_MathDouble.c, 1731 :: 		
label28:
;__Lib_MathDouble.c, 1733 :: 		
0x1BA8	0x6420FFC0  LDK.L	R2, #65472
;__Lib_MathDouble.c, 1734 :: 		
0x1BAC	0x44214108  ASHL.L	R2, R2, #16
;__Lib_MathDouble.c, 1736 :: 		
0x1BB0	0x00300699  JMP	label33
;__Lib_MathDouble.c, 1738 :: 		
label_end:
;__Lib_MathDouble.c, 1740 :: 		
0x1BB4	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 1742 :: 		
L_end__Div_FP:
0x1BB8	0xA0000000  RETURN	
; end of __Div_FP
___GenExcept:
;__Lib_System.c, 79 :: 		
;__Lib_System.c, 80 :: 		
L___GenExcept4:
0x0AA8	0x003002AA  JMP	L___GenExcept4
;__Lib_System.c, 81 :: 		
L_end___GenExcept:
0x0AAC	0xA0000000  RETURN	
; end of ___GenExcept
__irgrid_Driver__sqrt:
;__irgrid_Driver.c, 202 :: 		static double _sqrt(double x) {
; x start address is: 0 (R0)
0x33E4	0x95D00004  LINK	LR, #4
0x33E8	0x45004000  MOVE.L	R16, R0
; x end address is: 0 (R0)
; x start address is: 64 (R16)
;__irgrid_Driver.c, 207 :: 		if(x <= 0.0)
0x33EC	0x64600000  LDK.L	R6, #0
0x33F0	0x44484000  MOVE.L	R4, R16
0x33F4	0x00340822  CALL	__Compare_FP+0
0x33F8	0x01680D01  JMPC	R30, GT, #1, L___irgrid_Driver__sqrt17
; x end address is: 64 (R16)
;__irgrid_Driver.c, 208 :: 		return 0.0;
0x33FC	0x64000000  LDK.L	R0, #0
0x3400	0x00300D43  JMP	L_end__sqrt
L___irgrid_Driver__sqrt17:
;__irgrid_Driver.c, 209 :: 		og = x;
; og start address is: 4 (R1)
; x start address is: 64 (R16)
0x3404	0x44184000  MOVE.L	R1, R16
;__irgrid_Driver.c, 210 :: 		if(og < 1.0)
0x3408	0x6C600D45  LPM.L	R6, $+268
0x340C	0x44484000  MOVE.L	R4, R16
0x3410	0x00340822  CALL	__Compare_FP+0
0x3414	0x01280D0C  JMPC	R30, GTE, #1, L___irgrid_Driver__sqrt65
;__irgrid_Driver.c, 211 :: 		og = 1.0/og;
0x3418	0x4460C000  MOVE.L	R6, R1
0x341C	0x6C400D45  LPM.L	R4, $+248
0x3420	0x00340629  CALL	__Div_FP+0
0x3424	0x44104000  MOVE.L	R1, R0
; og end address is: 4 (R1)
0x3428	0x4400C000  MOVE.L	R0, R1
0x342C	0x00300D0D  JMP	L___irgrid_Driver__sqrt18
L___irgrid_Driver__sqrt65:
;__irgrid_Driver.c, 210 :: 		if(og < 1.0)
0x3430	0x4400C000  MOVE.L	R0, R1
;__irgrid_Driver.c, 211 :: 		og = 1.0/og;
L___irgrid_Driver__sqrt18:
;__irgrid_Driver.c, 212 :: 		og = _frexp(og, &expon);
; og start address is: 0 (R0)
0x3434	0x441FC000  ADD.L	R1, SP, #0
; og end address is: 0 (R0)
0x3438	0x003404AD  CALL	__irgrid_Driver__frexp+0
;__irgrid_Driver.c, 213 :: 		og = _ldexp(og, expon/2);                // make an educated guess //
0x343C	0xAA1F8000  LDI.S	R1, SP, #0
0x3440	0x4410C00C  BEXTS.L	R1, R1, #0
0x3444	0x4410C01A  ASHR.L	R1, R1, #1
0x3448	0x4410C00C  BEXTS.L	R1, R1, #0
0x344C	0x0034060A  CALL	__irgrid_Driver__ldexp+0
; og start address is: 4 (R1)
0x3450	0x44104000  MOVE.L	R1, R0
;__irgrid_Driver.c, 214 :: 		if(x < 1.0)
0x3454	0x6C600D45  LPM.L	R6, $+192
0x3458	0x44484000  MOVE.L	R4, R16
0x345C	0x00340822  CALL	__Compare_FP+0
0x3460	0x64000000  LDK.L	R0, #0
0x3464	0x01280D1B  JMPC	R30, GTE, #1, L___irgrid_Driver__sqrt83
0x3468	0x64000001  LDK.L	R0, #1
L___irgrid_Driver__sqrt83:
0x346C	0x5DE04002  CMP.L	R0, #0
0x3470	0x00280D23  JMPC	R30, Z, #1, L___irgrid_Driver__sqrt66
;__irgrid_Driver.c, 215 :: 		og = 1.0/og;
0x3474	0x4460C000  MOVE.L	R6, R1
0x3478	0x6C400D45  LPM.L	R4, $+156
0x347C	0x00340629  CALL	__Div_FP+0
0x3480	0x44104000  MOVE.L	R1, R0
; og end address is: 4 (R1)
0x3484	0x4510C000  MOVE.L	R17, R1
0x3488	0x00300D24  JMP	L___irgrid_Driver__sqrt19
L___irgrid_Driver__sqrt66:
;__irgrid_Driver.c, 214 :: 		if(x < 1.0)
0x348C	0x4510C000  MOVE.L	R17, R1
;__irgrid_Driver.c, 215 :: 		og = 1.0/og;
L___irgrid_Driver__sqrt19:
;__irgrid_Driver.c, 216 :: 		niter = 20;
; og start address is: 68 (R17)
; niter start address is: 0 (R0)
0x3490	0x64000014  LDK.L	R0, #20
; x end address is: 64 (R16)
; niter end address is: 0 (R0)
; og end address is: 68 (R17)
0x3494	0x44384000  MOVE.L	R3, R16
0x3498	0x4500400D  BEXTU.L	R16, R0, #0
;__irgrid_Driver.c, 217 :: 		do {
0x349C	0x00300D28  JMP	L___irgrid_Driver__sqrt20
L___irgrid_Driver__sqrt67:
;__irgrid_Driver.c, 222 :: 		} while(--niter);
;__irgrid_Driver.c, 217 :: 		do {
L___irgrid_Driver__sqrt20:
;__irgrid_Driver.c, 218 :: 		ng = (x/og + og)/2.0;
; niter start address is: 64 (R16)
; og start address is: 68 (R17)
; x start address is: 12 (R3)
0x34A0	0x4468C000  MOVE.L	R6, R17
0x34A4	0x4441C000  MOVE.L	R4, R3
0x34A8	0x00340629  CALL	__Div_FP+0
0x34AC	0x44404000  MOVE.L	R4, R0
0x34B0	0x4468C000  MOVE.L	R6, R17
0x34B4	0x003400CD  CALL	__Add_FP+0
0x34B8	0x6C600D46  LPM.L	R6, $+96
0x34BC	0x44404000  MOVE.L	R4, R0
0x34C0	0x00340629  CALL	__Div_FP+0
; ng start address is: 4 (R1)
0x34C4	0x44104000  MOVE.L	R1, R0
;__irgrid_Driver.c, 219 :: 		if(ng == og)
0x34C8	0x44404000  MOVE.L	R4, R0
0x34CC	0x4468C000  MOVE.L	R6, R17
0x34D0	0x00340822  CALL	__Compare_FP+0
0x34D4	0x64000000  LDK.L	R0, #0
0x34D8	0x00200D38  JMPC	R30, Z, #0, L___irgrid_Driver__sqrt84
0x34DC	0x64000001  LDK.L	R0, #1
L___irgrid_Driver__sqrt84:
0x34E0	0x5DE04002  CMP.L	R0, #0
0x34E4	0x00280D3C  JMPC	R30, Z, #1, L___irgrid_Driver__sqrt23
; x end address is: 12 (R3)
; ng end address is: 4 (R1)
; niter end address is: 64 (R16)
;__irgrid_Driver.c, 220 :: 		break;
0x34E8	0x4408C000  MOVE.L	R0, R17
; og end address is: 68 (R17)
0x34EC	0x00300D43  JMP	L___irgrid_Driver__sqrt21
L___irgrid_Driver__sqrt23:
;__irgrid_Driver.c, 221 :: 		og = ng;
; niter start address is: 64 (R16)
; og start address is: 68 (R17)
; ng start address is: 4 (R1)
; x start address is: 12 (R3)
0x34F0	0x4510C000  MOVE.L	R17, R1
; ng end address is: 4 (R1)
;__irgrid_Driver.c, 222 :: 		} while(--niter);
0x34F4	0x44184012  SUB.L	R1, R16, #1
0x34F8	0x4410C00D  BEXTU.L	R1, R1, #0
0x34FC	0x4500C00D  BEXTU.L	R16, R1, #0
0x3500	0x5BE0C002  CMP.S	R1, #0
0x3504	0x00200D28  JMPC	R30, Z, #0, L___irgrid_Driver__sqrt67
; x end address is: 12 (R3)
; og end address is: 68 (R17)
; niter end address is: 64 (R16)
0x3508	0x4408C000  MOVE.L	R0, R17
L___irgrid_Driver__sqrt21:
;__irgrid_Driver.c, 224 :: 		return og;
; og start address is: 0 (R0)
; og end address is: 0 (R0)
;__irgrid_Driver.c, 225 :: 		}
L_end__sqrt:
0x350C	0x99D00000  UNLINK	LR
0x3510	0xA0000000  RETURN	
0x3514	0x3F800000  	#1065353216
0x3518	0x40000000  	#1073741824
; end of __irgrid_Driver__sqrt
__Unsigned8IntToFloat:
;__Lib_MathDouble.c, 609 :: 		
;__Lib_MathDouble.c, 612 :: 		
0x35D0	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 614 :: 		
0x35D4	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 615 :: 		
0x35D8	0x01280D7E  JMPC	R30, GTE, #1, label_signed
;__Lib_MathDouble.c, 617 :: 		
0x35DC	0x003405B6  CALL	__SignedIntegralToFLoat+0
;__Lib_MathDouble.c, 618 :: 		
0x35E0	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 620 :: 		
0x35E4	0x44410005  OR.L	R4, R2, R0
;__Lib_MathDouble.c, 622 :: 		
0x35E8	0x64504380  LDK.L	R5, #17280
;__Lib_MathDouble.c, 623 :: 		
0x35EC	0x4452C108  ASHL.L	R5, R5, #16
;__Lib_MathDouble.c, 625 :: 		
0x35F0	0x003408B8  CALL	__Lib_MathDouble__UnsignedIntegralToFloat+0
;__Lib_MathDouble.c, 626 :: 		
0x35F4	0x00300D80  JMP	label_end
;__Lib_MathDouble.c, 628 :: 		
label_signed:
;__Lib_MathDouble.c, 630 :: 		
0x35F8	0x003405B6  CALL	__SignedIntegralToFLoat+0
;__Lib_MathDouble.c, 631 :: 		
0x35FC	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 634 :: 		
label_end:
;__Lib_MathDouble.c, 636 :: 		
0x3600	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 638 :: 		
L_end__Unsigned8IntToFloat:
0x3604	0xA0000000  RETURN	
; end of __Unsigned8IntToFloat
__Lib_MathDouble__UnsignedIntegralToFloat:
;__Lib_MathDouble.c, 236 :: 		
;__Lib_MathDouble.c, 239 :: 		
0x22E0	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 241 :: 		
0x22E4	0x44924179  LSHR.L	R9, R4, #23
;__Lib_MathDouble.c, 242 :: 		
0x22E8	0x4494CFF4  AND.L	R9, R9, #255
;__Lib_MathDouble.c, 243 :: 		
0x22EC	0x44B2C179  LSHR.L	R11, R5, #23
;__Lib_MathDouble.c, 244 :: 		
0x22F0	0x44B5CFF4  AND.L	R11, R11, #255
;__Lib_MathDouble.c, 246 :: 		
0x22F4	0x64708000  LDK.L	R7, #32768
;__Lib_MathDouble.c, 247 :: 		
0x22F8	0x4473C108  ASHL.L	R7, R7, #16
;__Lib_MathDouble.c, 249 :: 		
0x22FC	0x44824088  ASHL.L	R8, R4, #8
;__Lib_MathDouble.c, 250 :: 		
0x2300	0x44840075  OR.L	R8, R8, R7
;__Lib_MathDouble.c, 251 :: 		
0x2304	0x44A2C088  ASHL.L	R10, R5, #8
;__Lib_MathDouble.c, 252 :: 		
0x2308	0x44A50075  OR.L	R10, R10, R7
;__Lib_MathDouble.c, 253 :: 		
0x230C	0x44D4FFF0  ADD.L	R13, R9, #-1
;__Lib_MathDouble.c, 255 :: 		
0x2310	0x5DE6CFE2  CMP.L	R13, #254
;__Lib_MathDouble.c, 256 :: 		
0x2314	0x64300000  LDK.L	R3, #0
;__Lib_MathDouble.c, 257 :: 		
0x2318	0x006008C8  JMPC	R30, C, #0, label_1
;__Lib_MathDouble.c, 258 :: 		
0x231C	0x64300001  LDK.L	R3, #1
;__Lib_MathDouble.c, 259 :: 		
label_1:
;__Lib_MathDouble.c, 261 :: 		
0x2320	0x5DE18002  CMP.L	R3, R0
;__Lib_MathDouble.c, 262 :: 		
0x2324	0x00280949  JMPC	R30, Z, #1, label1
;__Lib_MathDouble.c, 264 :: 		
label18:
;__Lib_MathDouble.c, 266 :: 		
0x2328	0x44D5FFF0  ADD.L	R13, R11, #-1
;__Lib_MathDouble.c, 268 :: 		
0x232C	0x5DE6CFE2  CMP.L	R13, #254
;__Lib_MathDouble.c, 269 :: 		
0x2330	0x64300000  LDK.L	R3, #0
;__Lib_MathDouble.c, 270 :: 		
0x2334	0x006008CF  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 271 :: 		
0x2338	0x64300001  LDK.L	R3, #1
;__Lib_MathDouble.c, 272 :: 		
label_2:
;__Lib_MathDouble.c, 274 :: 		
0x233C	0x5DE18002  CMP.L	R3, R0
;__Lib_MathDouble.c, 275 :: 		
0x2340	0x0028096B  JMPC	R30, Z, #1, label2
;__Lib_MathDouble.c, 277 :: 		
label23:
;__Lib_MathDouble.c, 279 :: 		
0x2344	0x44C480B2  SUB.L	R12, R9, R11
;__Lib_MathDouble.c, 281 :: 		
0x2348	0x5DE64002  CMP.L	R12, #0
;__Lib_MathDouble.c, 282 :: 		
0x234C	0x00E808E3  JMPC	R30, S, #1, label3
;__Lib_MathDouble.c, 284 :: 		
0x2350	0x5DE64202  CMP.L	R12, #32
;__Lib_MathDouble.c, 285 :: 		
0x2354	0x64300000  LDK.L	R3, #0
;__Lib_MathDouble.c, 286 :: 		
0x2358	0x012808D8  JMPC	R30, GTE, #1, label_3
;__Lib_MathDouble.c, 287 :: 		
0x235C	0x64300001  LDK.L	R3, #1
;__Lib_MathDouble.c, 288 :: 		
label_3:
;__Lib_MathDouble.c, 290 :: 		
0x2360	0x5DE18002  CMP.L	R3, R0
;__Lib_MathDouble.c, 291 :: 		
0x2364	0x002008DC  JMPC	R30, Z, #0, label4
;__Lib_MathDouble.c, 293 :: 		
0x2368	0x003008F3  JMP	label5
;__Lib_MathDouble.c, 294 :: 		
0x236C	0x44A04020  ADD.L	R10, R0, #2
;__Lib_MathDouble.c, 296 :: 		
label4:
;__Lib_MathDouble.c, 298 :: 		
0x2370	0x446000A5  OR.L	R6, R0, R10
;__Lib_MathDouble.c, 299 :: 		
0x2374	0x44A500C9  LSHR.L	R10, R10, R12
;__Lib_MathDouble.c, 300 :: 		
0x2378	0x44D500C8  ASHL.L	R13, R10, R12
;__Lib_MathDouble.c, 302 :: 		
0x237C	0x5DE68062  CMP.L	R13, R6
;__Lib_MathDouble.c, 303 :: 		
0x2380	0x002808F3  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 305 :: 		
0x2384	0x44A54025  OR.L	R10, R10, #2
;__Lib_MathDouble.c, 306 :: 		
0x2388	0x003008F3  JMP	label5
;__Lib_MathDouble.c, 308 :: 		
label3:
;__Lib_MathDouble.c, 310 :: 		
0x238C	0x449000B5  OR.L	R9, R0, R11
;__Lib_MathDouble.c, 311 :: 		
0x2390	0x44C000C2  SUB.L	R12, R0, R12
;__Lib_MathDouble.c, 313 :: 		
0x2394	0x5DE64202  CMP.L	R12, #32
;__Lib_MathDouble.c, 314 :: 		
0x2398	0x64300000  LDK.L	R3, #0
;__Lib_MathDouble.c, 315 :: 		
0x239C	0x012808E9  JMPC	R30, GTE, #1, label_4
;__Lib_MathDouble.c, 316 :: 		
0x23A0	0x64300001  LDK.L	R3, #1
;__Lib_MathDouble.c, 317 :: 		
label_4:
;__Lib_MathDouble.c, 319 :: 		
0x23A4	0x5DE18002  CMP.L	R3, R0
;__Lib_MathDouble.c, 320 :: 		
0x23A8	0x002008ED  JMPC	R30, Z, #0, label6
;__Lib_MathDouble.c, 322 :: 		
0x23AC	0x44804020  ADD.L	R8, R0, #2
;__Lib_MathDouble.c, 323 :: 		
0x23B0	0x003008F3  JMP	label5
;__Lib_MathDouble.c, 325 :: 		
label6:
;__Lib_MathDouble.c, 327 :: 		
0x23B4	0x44600085  OR.L	R6, R0, R8
;__Lib_MathDouble.c, 328 :: 		
0x23B8	0x448400C9  LSHR.L	R8, R8, R12
;__Lib_MathDouble.c, 329 :: 		
0x23BC	0x44D400C8  ASHL.L	R13, R8, R12
;__Lib_MathDouble.c, 331 :: 		
0x23C0	0x5DE68062  CMP.L	R13, R6
;__Lib_MathDouble.c, 332 :: 		
0x23C4	0x002808F3  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 334 :: 		
0x23C8	0x44844025  OR.L	R8, R8, #2
;__Lib_MathDouble.c, 336 :: 		
label5:
;__Lib_MathDouble.c, 338 :: 		
0x23CC	0x44C20074  AND.L	R12, R4, R7
;__Lib_MathDouble.c, 339 :: 		
0x23D0	0x44D60056  XOR.L	R13, R12, R5
;__Lib_MathDouble.c, 341 :: 		
0x23D4	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 342 :: 		
0x23D8	0x00E80909  JMPC	R30, S, #1, label7
;__Lib_MathDouble.c, 344 :: 		
0x23DC	0x448400A0  ADD.L	R8, R8, R10
;__Lib_MathDouble.c, 346 :: 		
0x23E0	0x5DE400A2  CMP.L	R8, R10
;__Lib_MathDouble.c, 347 :: 		
0x23E4	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 348 :: 		
0x23E8	0x006008FC  JMPC	R30, C, #0, label_5
;__Lib_MathDouble.c, 349 :: 		
0x23EC	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 350 :: 		
label_5:
;__Lib_MathDouble.c, 352 :: 		
0x23F0	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 353 :: 		
0x23F4	0x00280920  JMPC	R30, Z, #1, label8
;__Lib_MathDouble.c, 355 :: 		
0x23F8	0x44D44014  AND.L	R13, R8, #1
;__Lib_MathDouble.c, 357 :: 		
0x23FC	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 358 :: 		
0x2400	0x00280902  JMPC	R30, Z, #1, label9
;__Lib_MathDouble.c, 360 :: 		
0x2404	0x44844025  OR.L	R8, R8, #2
;__Lib_MathDouble.c, 362 :: 		
label9:
;__Lib_MathDouble.c, 364 :: 		
0x2408	0x44844019  LSHR.L	R8, R8, #1
;__Lib_MathDouble.c, 365 :: 		
0x240C	0x4494C010  ADD.L	R9, R9, #1
;__Lib_MathDouble.c, 366 :: 		
0x2410	0x44304FF0  ADD.L	R3, R0, #255
;__Lib_MathDouble.c, 368 :: 		
0x2414	0x5DE48032  CMP.L	R9, R3
;__Lib_MathDouble.c, 369 :: 		
0x2418	0x00200920  JMPC	R30, Z, #0, label8
;__Lib_MathDouble.c, 371 :: 		
0x241C	0x44804000  ADD.L	R8, R0, #0
;__Lib_MathDouble.c, 372 :: 		
0x2420	0x00300920  JMP	label8
;__Lib_MathDouble.c, 374 :: 		
label7:
;__Lib_MathDouble.c, 376 :: 		
0x2424	0x5DE400A2  CMP.L	R8, R10
;__Lib_MathDouble.c, 377 :: 		
0x2428	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 378 :: 		
0x242C	0x0060090D  JMPC	R30, C, #0, label_6
;__Lib_MathDouble.c, 379 :: 		
0x2430	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 380 :: 		
label_6:
;__Lib_MathDouble.c, 382 :: 		
0x2434	0x448400A2  SUB.L	R8, R8, R10
;__Lib_MathDouble.c, 384 :: 		
0x2438	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 385 :: 		
0x243C	0x00280913  JMPC	R30, Z, #1, label10
;__Lib_MathDouble.c, 387 :: 		
0x2440	0x44800082  SUB.L	R8, R0, R8
;__Lib_MathDouble.c, 388 :: 		
0x2444	0x44C60076  XOR.L	R12, R12, R7
;__Lib_MathDouble.c, 390 :: 		
0x2448	0x00300915  JMP	label11
;__Lib_MathDouble.c, 392 :: 		
label10:
;__Lib_MathDouble.c, 394 :: 		
0x244C	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 395 :: 		
0x2450	0x00280983  JMPC	R30, Z, #1, label12
;__Lib_MathDouble.c, 397 :: 		
label11:
;__Lib_MathDouble.c, 400 :: 		
0x2454	0x64600020  LDK.L	R6, #32
;__Lib_MathDouble.c, 401 :: 		
0x2458	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 402 :: 		
0x245C	0x0028091E  JMPC	R30, Z, #1, label_8
;__Lib_MathDouble.c, 404 :: 		
0x2460	0x646FFFFF  LDK.L	R6, #-1
;__Lib_MathDouble.c, 405 :: 		
0x2464	0x44944000  MOVE.L	R9, R8
;__Lib_MathDouble.c, 407 :: 		
label_7:
;__Lib_MathDouble.c, 408 :: 		
0x2468	0x44634010  ADD.L	R6, R6, #1
;__Lib_MathDouble.c, 410 :: 		
0x246C	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 411 :: 		
0x2470	0x4494C018  ASHL.L	R9, R9, #1
;__Lib_MathDouble.c, 412 :: 		
0x2474	0x00E0091A  JMPC	R30, S, #0, label_7
;__Lib_MathDouble.c, 413 :: 		
label_8:
;__Lib_MathDouble.c, 415 :: 		
0x2478	0x44948062  SUB.L	R9, R9, R6
;__Lib_MathDouble.c, 416 :: 		
0x247C	0x44840068  ASHL.L	R8, R8, R6
;__Lib_MathDouble.c, 418 :: 		
label8:
;__Lib_MathDouble.c, 420 :: 		
0x2480	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 421 :: 		
0x2484	0x01600931  JMPC	R30, GT, #0, label13
;__Lib_MathDouble.c, 423 :: 		
label15:
;__Lib_MathDouble.c, 425 :: 		
0x2488	0x44844800  ADD.L	R8, R8, #128
;__Lib_MathDouble.c, 427 :: 		
0x248C	0x5DE44802  CMP.L	R8, #128
;__Lib_MathDouble.c, 428 :: 		
0x2490	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 429 :: 		
0x2494	0x00600927  JMPC	R30, C, #0, label_9
;__Lib_MathDouble.c, 430 :: 		
0x2498	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 431 :: 		
label_9:
;__Lib_MathDouble.c, 433 :: 		
0x249C	0x449480D0  ADD.L	R9, R9, R13
;__Lib_MathDouble.c, 434 :: 		
0x24A0	0x44D44089  LSHR.L	R13, R8, #8
;__Lib_MathDouble.c, 435 :: 		
0x24A4	0x44D6C014  AND.L	R13, R13, #1
;__Lib_MathDouble.c, 436 :: 		
0x24A8	0x448400D2  SUB.L	R8, R8, R13
;__Lib_MathDouble.c, 437 :: 		
0x24AC	0x44844018  ASHL.L	R8, R8, #1
;__Lib_MathDouble.c, 438 :: 		
0x24B0	0x44844099  LSHR.L	R8, R8, #9
;__Lib_MathDouble.c, 439 :: 		
0x24B4	0x44D4C178  ASHL.L	R13, R9, #23
;__Lib_MathDouble.c, 440 :: 		
0x24B8	0x448400D5  OR.L	R8, R8, R13
;__Lib_MathDouble.c, 441 :: 		
0x24BC	0x442400C5  OR.L	R2, R8, R12
;__Lib_MathDouble.c, 442 :: 		
0x24C0	0x00300987  JMP	label_end
;__Lib_MathDouble.c, 444 :: 		
label13:
;__Lib_MathDouble.c, 446 :: 		
0x24C4	0x44604010  ADD.L	R6, R0, #1
;__Lib_MathDouble.c, 447 :: 		
0x24C8	0x44630092  SUB.L	R6, R6, R9
;__Lib_MathDouble.c, 449 :: 		
0x24CC	0x5DE34202  CMP.L	R6, #32
;__Lib_MathDouble.c, 450 :: 		
0x24D0	0x64300000  LDK.L	R3, #0
;__Lib_MathDouble.c, 451 :: 		
0x24D4	0x00600937  JMPC	R30, C, #0, label_10
;__Lib_MathDouble.c, 452 :: 		
0x24D8	0x64300001  LDK.L	R3, #1
;__Lib_MathDouble.c, 453 :: 		
label_10:
;__Lib_MathDouble.c, 455 :: 		
0x24DC	0x5DE18002  CMP.L	R3, R0
;__Lib_MathDouble.c, 456 :: 		
0x24E0	0x00280983  JMPC	R30, Z, #1, label12
;__Lib_MathDouble.c, 458 :: 		
0x24E4	0x64308000  LDK.L	R3, #32768
;__Lib_MathDouble.c, 459 :: 		
0x24E8	0x4431C108  ASHL.L	R3, R3, #16
;__Lib_MathDouble.c, 461 :: 		
0x24EC	0x44840035  OR.L	R8, R8, R3
;__Lib_MathDouble.c, 462 :: 		
0x24F0	0x44D04200  ADD.L	R13, R0, #32
;__Lib_MathDouble.c, 463 :: 		
0x24F4	0x44D68062  SUB.L	R13, R13, R6
;__Lib_MathDouble.c, 464 :: 		
0x24F8	0x449400D8  ASHL.L	R9, R8, R13
;__Lib_MathDouble.c, 465 :: 		
0x24FC	0x44840069  LSHR.L	R8, R8, R6
;__Lib_MathDouble.c, 467 :: 		
0x2500	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 468 :: 		
0x2504	0x00280943  JMPC	R30, Z, #1, label14
;__Lib_MathDouble.c, 470 :: 		
0x2508	0x44844015  OR.L	R8, R8, #1
;__Lib_MathDouble.c, 472 :: 		
label14:
;__Lib_MathDouble.c, 474 :: 		
0x250C	0x44904000  ADD.L	R9, R0, #0
;__Lib_MathDouble.c, 475 :: 		
0x2510	0x44D44800  ADD.L	R13, R8, #128
;__Lib_MathDouble.c, 477 :: 		
0x2514	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 478 :: 		
0x2518	0x01280922  JMPC	R30, GTE, #1, label15
;__Lib_MathDouble.c, 480 :: 		
0x251C	0x44904010  ADD.L	R9, R0, #1
;__Lib_MathDouble.c, 481 :: 		
0x2520	0x00300922  JMP	label15
;__Lib_MathDouble.c, 483 :: 		
label1:
;__Lib_MathDouble.c, 485 :: 		
0x2524	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 486 :: 		
0x2528	0x00200961  JMPC	R30, Z, #0, label16
;__Lib_MathDouble.c, 488 :: 		
0x252C	0x44840080  ADD.L	R8, R8, R8
;__Lib_MathDouble.c, 490 :: 		
0x2530	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 491 :: 		
0x2534	0x0028095A  JMPC	R30, Z, #1, label17
;__Lib_MathDouble.c, 494 :: 		
0x2538	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 495 :: 		
0x253C	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 496 :: 		
0x2540	0x00280957  JMPC	R30, Z, #1, label_12
;__Lib_MathDouble.c, 497 :: 		
0x2544	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 498 :: 		
0x2548	0x44944000  MOVE.L	R9, R8
;__Lib_MathDouble.c, 499 :: 		
label_11:
;__Lib_MathDouble.c, 500 :: 		
0x254C	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 501 :: 		
0x2550	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 502 :: 		
0x2554	0x4494C018  ASHL.L	R9, R9, #1
;__Lib_MathDouble.c, 503 :: 		
0x2558	0x00E00953  JMPC	R30, S, #0, label_11
;__Lib_MathDouble.c, 504 :: 		
label_12:
;__Lib_MathDouble.c, 506 :: 		
0x255C	0x449480C2  SUB.L	R9, R9, R12
;__Lib_MathDouble.c, 507 :: 		
0x2560	0x448400C8  ASHL.L	R8, R8, R12
;__Lib_MathDouble.c, 508 :: 		
0x2564	0x003008CA  JMP	label18
;__Lib_MathDouble.c, 510 :: 		
label17:
;__Lib_MathDouble.c, 512 :: 		
0x2568	0x44304FF0  ADD.L	R3, R0, #255
;__Lib_MathDouble.c, 514 :: 		
0x256C	0x5DE58032  CMP.L	R11, R3
;__Lib_MathDouble.c, 515 :: 		
0x2570	0x0028096B  JMPC	R30, Z, #1, label2
;__Lib_MathDouble.c, 517 :: 		
0x2574	0x64308000  LDK.L	R3, #32768
;__Lib_MathDouble.c, 518 :: 		
0x2578	0x4431C108  ASHL.L	R3, R3, #16
;__Lib_MathDouble.c, 520 :: 		
0x257C	0x5DE28032  CMP.L	R5, R3
;__Lib_MathDouble.c, 521 :: 		
0x2580	0x0020097F  JMPC	R30, Z, #0, label19
;__Lib_MathDouble.c, 523 :: 		
label16:
;__Lib_MathDouble.c, 525 :: 		
0x2584	0x44D40080  ADD.L	R13, R8, R8
;__Lib_MathDouble.c, 527 :: 		
0x2588	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 528 :: 		
0x258C	0x00200985  JMPC	R30, Z, #0, label20
;__Lib_MathDouble.c, 530 :: 		
0x2590	0x44304FF0  ADD.L	R3, R0, #255
;__Lib_MathDouble.c, 532 :: 		
0x2594	0x5DE58032  CMP.L	R11, R3
;__Lib_MathDouble.c, 533 :: 		
0x2598	0x00200981  JMPC	R30, Z, #0, label21
;__Lib_MathDouble.c, 535 :: 		
0x259C	0x44D20056  XOR.L	R13, R4, R5
;__Lib_MathDouble.c, 537 :: 		
0x25A0	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 538 :: 		
0x25A4	0x00E80985  JMPC	R30, S, #1, label20
;__Lib_MathDouble.c, 540 :: 		
0x25A8	0x0030097F  JMP	label19
;__Lib_MathDouble.c, 542 :: 		
label2:
;__Lib_MathDouble.c, 544 :: 		
0x25AC	0x5DE58002  CMP.L	R11, R0
;__Lib_MathDouble.c, 545 :: 		
0x25B0	0x0020097C  JMPC	R30, Z, #0, label22
;__Lib_MathDouble.c, 547 :: 		
0x25B4	0x44A500A0  ADD.L	R10, R10, R10
;__Lib_MathDouble.c, 549 :: 		
0x25B8	0x5DE50002  CMP.L	R10, R0
;__Lib_MathDouble.c, 550 :: 		
0x25BC	0x00280981  JMPC	R30, Z, #1, label21
;__Lib_MathDouble.c, 553 :: 		
0x25C0	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 554 :: 		
0x25C4	0x5DE54002  CMP.L	R10, #0
;__Lib_MathDouble.c, 555 :: 		
0x25C8	0x00280979  JMPC	R30, Z, #1, label_14
;__Lib_MathDouble.c, 557 :: 		
0x25CC	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 558 :: 		
0x25D0	0x44954000  MOVE.L	R9, R10
;__Lib_MathDouble.c, 560 :: 		
label_13:
;__Lib_MathDouble.c, 561 :: 		
0x25D4	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 563 :: 		
0x25D8	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 564 :: 		
0x25DC	0x4494C018  ASHL.L	R9, R9, #1
;__Lib_MathDouble.c, 565 :: 		
0x25E0	0x00E00975  JMPC	R30, S, #0, label_13
;__Lib_MathDouble.c, 566 :: 		
label_14:
;__Lib_MathDouble.c, 568 :: 		
0x25E4	0x44B580C2  SUB.L	R11, R11, R12
;__Lib_MathDouble.c, 569 :: 		
0x25E8	0x44A500C8  ASHL.L	R10, R10, R12
;__Lib_MathDouble.c, 570 :: 		
0x25EC	0x003008D1  JMP	label23
;__Lib_MathDouble.c, 572 :: 		
label22:
;__Lib_MathDouble.c, 574 :: 		
0x25F0	0x44D500A0  ADD.L	R13, R10, R10
;__Lib_MathDouble.c, 576 :: 		
0x25F4	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 577 :: 		
0x25F8	0x00200985  JMPC	R30, Z, #0, label20
;__Lib_MathDouble.c, 579 :: 		
label19:
;__Lib_MathDouble.c, 581 :: 		
0x25FC	0x44200055  OR.L	R2, R0, R5
;__Lib_MathDouble.c, 582 :: 		
0x2600	0x00300987  JMP	label_end
;__Lib_MathDouble.c, 584 :: 		
label21:
;__Lib_MathDouble.c, 586 :: 		
0x2604	0x44200045  OR.L	R2, R0, R4
;__Lib_MathDouble.c, 587 :: 		
0x2608	0x00300987  JMP	label_end
;__Lib_MathDouble.c, 589 :: 		
label12:
;__Lib_MathDouble.c, 591 :: 		
0x260C	0x44204000  ADD.L	R2, R0, #0
;__Lib_MathDouble.c, 592 :: 		
0x2610	0x00300987  JMP	label_end
;__Lib_MathDouble.c, 594 :: 		
label20:
;__Lib_MathDouble.c, 596 :: 		
0x2614	0x6420FFC0  LDK.L	R2, #65472
;__Lib_MathDouble.c, 597 :: 		
0x2618	0x44214108  ASHL.L	R2, R2, #16
;__Lib_MathDouble.c, 599 :: 		
label_end:
;__Lib_MathDouble.c, 602 :: 		
L_end__UnsignedIntegralToFloat:
0x261C	0xA0000000  RETURN	
; end of __Lib_MathDouble__UnsignedIntegralToFloat
__irgrid_Driver__get_cpix:
;__irgrid_Driver.c, 436 :: 		static void _get_cpix()
0x3E84	0x95D00008  LINK	LR, #8
;__irgrid_Driver.c, 441 :: 		tmp[0] = 0x02;
0x3E88	0x442FC020  ADD.L	R2, SP, #2
0x3E8C	0x64000002  LDK.L	R0, #2
0x3E90	0xB0200000  STI.B	R2, #0, R0
;__irgrid_Driver.c, 442 :: 		tmp[1] = 0x41;
0x3E94	0x44114010  ADD.L	R1, R2, #1
0x3E98	0x64000041  LDK.L	R0, #65
0x3E9C	0xB0100000  STI.B	R1, #0, R0
;__irgrid_Driver.c, 443 :: 		tmp[2] = 0x00;
0x3EA0	0x44114020  ADD.L	R1, R2, #2
0x3EA4	0x64000000  LDK.L	R0, #0
0x3EA8	0xB0100000  STI.B	R1, #0, R0
;__irgrid_Driver.c, 444 :: 		tmp[3] = 0x01;
0x3EAC	0x44114030  ADD.L	R1, R2, #3
0x3EB0	0x64000001  LDK.L	R0, #1
0x3EB4	0xB0100000  STI.B	R1, #0, R0
;__irgrid_Driver.c, 446 :: 		hal_i2cStart();
0x3EB8	0x00340D52  CALL	__irgrid_Driver_hal_i2cStart+0
;__irgrid_Driver.c, 447 :: 		hal_i2cWrite(_slaveRAM, tmp, 4, END_MODE_RESTART);
0x3EBC	0x441FC020  ADD.L	R1, SP, #2
0x3EC0	0xC0000366  LDA.B	R0, __irgrid_Driver__slaveRAM+0
0x3EC4	0x64300001  LDK.L	R3, #1
0x3EC8	0x64200004  LDK.L	R2, #4
0x3ECC	0x00340D57  CALL	__irgrid_Driver_hal_i2cWrite+0
;__irgrid_Driver.c, 448 :: 		hal_i2cRead(_slaveRAM, rd, 2, END_MODE_STOP );
0x3ED0	0x441FC000  ADD.L	R1, SP, #0
0x3ED4	0xC0000366  LDA.B	R0, __irgrid_Driver__slaveRAM+0
0x3ED8	0x64300000  LDK.L	R3, #0
0x3EDC	0x64200002  LDK.L	R2, #2
0x3EE0	0x00340C43  CALL	__irgrid_Driver_hal_i2cRead+0
;__irgrid_Driver.c, 450 :: 		cpix = ((uint16_t)(rd[1] << 8) | rd[0]);
0x3EE4	0x442FC000  ADD.L	R2, SP, #0
0x3EE8	0x44014010  ADD.L	R0, R2, #1
0x3EEC	0xA8000000  LDI.B	R0, R0, #0
0x3EF0	0x44104088  ASHL.L	R1, R0, #8
0x3EF4	0x4410C00D  BEXTU.L	R1, R1, #0
0x3EF8	0xA8010000  LDI.B	R0, R2, #0
0x3EFC	0x44008005  OR.L	R0, R1, R0
0x3F00	0xBA0003F4  STA.S	__irgrid_Driver_cpix+0, R0
;__irgrid_Driver.c, 452 :: 		if (cpix >= 32768)
0x3F04	0x4410400C  BEXTS.L	R1, R0, #0
0x3F08	0x64008000  LDK.L	R0, #32768
0x3F0C	0x5BE08002  CMP.S	R1, R0
0x3F10	0x00680FCA  JMPC	R30, C, #1, L___irgrid_Driver__get_cpix49
;__irgrid_Driver.c, 454 :: 		cpix -= 65536;
0x3F14	0xC21003F4  LDA.S	R1, __irgrid_Driver_cpix+0
0x3F18	0x4410C00C  BEXTS.L	R1, R1, #0
0x3F1C	0x64010000  LDK.L	R0, #65536
0x3F20	0x44008002  SUB.L	R0, R1, R0
0x3F24	0xBA0003F4  STA.S	__irgrid_Driver_cpix+0, R0
;__irgrid_Driver.c, 455 :: 		}
L___irgrid_Driver__get_cpix49:
;__irgrid_Driver.c, 456 :: 		}
L_end__get_cpix:
0x3F28	0x99D00000  UNLINK	LR
0x3F2C	0xA0000000  RETURN	
; end of __irgrid_Driver__get_cpix
__irgrid_Driver__calc_to:
;__irgrid_Driver.c, 508 :: 		static void _calc_to()
0x3704	0x95D00010  LINK	LR, #16
;__irgrid_Driver.c, 518 :: 		emissivity = (256 * _eeprom_data[_IRGRID_CAL_EMIS_H] + _eeprom_data[_IRGRID_CAL_EMIS_L]) / 32768.0;
0x3708	0xC0000335  LDA.B	R0, __irgrid_Driver__eeprom_data+229
0x370C	0x44104088  ASHL.L	R1, R0, #8
0x3710	0x4410C00C  BEXTS.L	R1, R1, #0
0x3714	0xC0000334  LDA.B	R0, __irgrid_Driver__eeprom_data+228
0x3718	0x44008000  ADD.L	R0, R1, R0
0x371C	0x4400400C  BEXTS.L	R0, R0, #0
0x3720	0x4440400C  BEXTS.L	R4, R0, #0
0x3724	0x003405B6  CALL	__SignedIntegralToFLoat+0
0x3728	0x6C600F63  LPM.L	R6, $+1636
0x372C	0x44404000  MOVE.L	R4, R0
0x3730	0x00340629  CALL	__Div_FP+0
0x3734	0xBC0003F8  STA.L	__irgrid_Driver_emissivity+0, R0
;__irgrid_Driver.c, 519 :: 		a_common = (int16_t) 256 * _eeprom_data[_IRGRID_CAL_ACOMMON_H] + _eeprom_data[_IRGRID_CAL_ACOMMON_L];
0x3738	0xC0000321  LDA.B	R0, __irgrid_Driver__eeprom_data+209
0x373C	0x44104088  ASHL.L	R1, R0, #8
0x3740	0x4410C00C  BEXTS.L	R1, R1, #0
0x3744	0xC0000320  LDA.B	R0, __irgrid_Driver__eeprom_data+208
0x3748	0x44008000  ADD.L	R0, R1, R0
0x374C	0xBA0003F6  STA.S	__irgrid_Driver_a_common+0, R0
;__irgrid_Driver.c, 521 :: 		alpha_cp = (256 * _eeprom_data[_IRGRID_CAL_ALPHA_CP_H] + _eeprom_data[_IRGRID_CAL_ALPHA_CP_L]) / (_pow(2, _eeprom_data[_IRGRID_CAL_A0_SCALE]) * _pow(2, (3 - resolution)));
0x3750	0xC0000327  LDA.B	R0, __irgrid_Driver__eeprom_data+215
0x3754	0x44104088  ASHL.L	R1, R0, #8
0x3758	0x4410C00C  BEXTS.L	R1, R1, #0
0x375C	0xC0000326  LDA.B	R0, __irgrid_Driver__eeprom_data+214
0x3760	0x44008000  ADD.L	R0, R1, R0
0x3764	0xB3F00004  STI.S	SP, #4, R0
0x3768	0xC0400332  LDA.B	R4, __irgrid_Driver__eeprom_data+226
0x376C	0x00340D74  CALL	__Unsigned8IntToFloat+0
0x3770	0x44104000  MOVE.L	R1, R0
0x3774	0x6C000F64  LPM.L	R0, $+1564
0x3778	0x00340D82  CALL	__irgrid_Driver__pow+0
0x377C	0xB5F00000  STI.L	SP, #0, R0
0x3780	0xC2100352  LDA.S	R1, __irgrid_Driver_resolution+0
0x3784	0x4410C00C  BEXTS.L	R1, R1, #0
0x3788	0x64000003  LDK.L	R0, #3
0x378C	0x44000012  SUB.L	R0, R0, R1
0x3790	0x4400400C  BEXTS.L	R0, R0, #0
0x3794	0x4440400C  BEXTS.L	R4, R0, #0
0x3798	0x003405B6  CALL	__SignedIntegralToFLoat+0
0x379C	0x44104000  MOVE.L	R1, R0
0x37A0	0x6C000F64  LPM.L	R0, $+1520
0x37A4	0x00340D82  CALL	__irgrid_Driver__pow+0
0x37A8	0xAC4F8000  LDI.L	R4, SP, #0
0x37AC	0x44604000  MOVE.L	R6, R0
0x37B0	0x0034019F  CALL	__Mul_FP+0
0x37B4	0xAA1F8004  LDI.S	R1, SP, #4
0x37B8	0x4410C00C  BEXTS.L	R1, R1, #0
0x37BC	0xB5F00000  STI.L	SP, #0, R0
0x37C0	0x4440C00C  BEXTS.L	R4, R1, #0
0x37C4	0x003405B6  CALL	__SignedIntegralToFLoat+0
0x37C8	0xAC6F8000  LDI.L	R6, SP, #0
0x37CC	0x44404000  MOVE.L	R4, R0
0x37D0	0x00340629  CALL	__Div_FP+0
0x37D4	0xBC0003FC  STA.L	__irgrid_Driver_alpha_cp+0, R0
;__irgrid_Driver.c, 522 :: 		a_i_scale = (int16_t) (_eeprom_data[_IRGRID_CAL_AI_SCALE] & 0xF0) >> 4;
0x37D8	0xC0000329  LDA.B	R0, __irgrid_Driver__eeprom_data+217
0x37DC	0x44004F04  AND.L	R0, R0, #240
0x37E0	0x4400500D  BEXTU.L	R0, R0, #256
0x37E4	0x4400404A  ASHR.L	R0, R0, #4
0x37E8	0xBA000400  STA.S	__irgrid_Driver_a_i_scale+0, R0
;__irgrid_Driver.c, 523 :: 		b_i_scale = (int16_t) _eeprom_data[_IRGRID_CAL_BI_SCALE] & 0x0F;
0x37EC	0xC0000329  LDA.B	R0, __irgrid_Driver__eeprom_data+217
0x37F0	0x440040F4  AND.L	R0, R0, #15
0x37F4	0xBA000402  STA.S	__irgrid_Driver_b_i_scale+0, R0
;__irgrid_Driver.c, 525 :: 		a_cp = (float) 256 * _eeprom_data[_IRGRID_CAL_ACP_H] + _eeprom_data[_IRGRID_CAL_ACP_L];
0x37F8	0xC0400324  LDA.B	R4, __irgrid_Driver__eeprom_data+212
0x37FC	0x00340D74  CALL	__Unsigned8IntToFloat+0
0x3800	0x6C400F65  LPM.L	R4, $+1428
0x3804	0x44604000  MOVE.L	R6, R0
0x3808	0x0034019F  CALL	__Mul_FP+0
0x380C	0xB5F00000  STI.L	SP, #0, R0
0x3810	0xC0400323  LDA.B	R4, __irgrid_Driver__eeprom_data+211
0x3814	0x00340D74  CALL	__Unsigned8IntToFloat+0
0x3818	0xAC4F8000  LDI.L	R4, SP, #0
0x381C	0x44604000  MOVE.L	R6, R0
0x3820	0x003400CD  CALL	__Add_FP+0
0x3824	0xBC000404  STA.L	__irgrid_Driver_a_cp+0, R0
;__irgrid_Driver.c, 526 :: 		a_cp /= _pow(2, (3 - resolution));
0x3828	0xC2100352  LDA.S	R1, __irgrid_Driver_resolution+0
0x382C	0x4410C00C  BEXTS.L	R1, R1, #0
0x3830	0x64000003  LDK.L	R0, #3
0x3834	0x44000012  SUB.L	R0, R0, R1
0x3838	0x4400400C  BEXTS.L	R0, R0, #0
0x383C	0x4440400C  BEXTS.L	R4, R0, #0
0x3840	0x003405B6  CALL	__SignedIntegralToFLoat+0
0x3844	0x44104000  MOVE.L	R1, R0
0x3848	0x6C000F64  LPM.L	R0, $+1352
0x384C	0x00340D82  CALL	__irgrid_Driver__pow+0
0x3850	0x44604000  MOVE.L	R6, R0
0x3854	0xC4400404  LDA.L	R4, __irgrid_Driver_a_cp+0
0x3858	0x00340629  CALL	__Div_FP+0
0x385C	0xBC000404  STA.L	__irgrid_Driver_a_cp+0, R0
;__irgrid_Driver.c, 527 :: 		b_cp = (float) _eeprom_data[_IRGRID_CAL_BCP];
0x3860	0xC0400325  LDA.B	R4, __irgrid_Driver__eeprom_data+213
0x3864	0x00340D74  CALL	__Unsigned8IntToFloat+0
0x3868	0xBC000408  STA.L	__irgrid_Driver_b_cp+0, R0
;__irgrid_Driver.c, 528 :: 		b_cp /= (_pow(2, b_i_scale) * _pow(2, (3 - resolution)));
0x386C	0xC2400402  LDA.S	R4, __irgrid_Driver_b_i_scale+0
0x3870	0x4442400C  BEXTS.L	R4, R4, #0
0x3874	0x003405B6  CALL	__SignedIntegralToFLoat+0
0x3878	0x44104000  MOVE.L	R1, R0
0x387C	0x6C000F64  LPM.L	R0, $+1300
0x3880	0x00340D82  CALL	__irgrid_Driver__pow+0
0x3884	0xB5F00000  STI.L	SP, #0, R0
0x3888	0xC2100352  LDA.S	R1, __irgrid_Driver_resolution+0
0x388C	0x4410C00C  BEXTS.L	R1, R1, #0
0x3890	0x64000003  LDK.L	R0, #3
0x3894	0x44000012  SUB.L	R0, R0, R1
0x3898	0x4400400C  BEXTS.L	R0, R0, #0
0x389C	0x4440400C  BEXTS.L	R4, R0, #0
0x38A0	0x003405B6  CALL	__SignedIntegralToFLoat+0
0x38A4	0x44104000  MOVE.L	R1, R0
0x38A8	0x6C000F64  LPM.L	R0, $+1256
0x38AC	0x00340D82  CALL	__irgrid_Driver__pow+0
0x38B0	0xAC4F8000  LDI.L	R4, SP, #0
0x38B4	0x44604000  MOVE.L	R6, R0
0x38B8	0x0034019F  CALL	__Mul_FP+0
0x38BC	0x44604000  MOVE.L	R6, R0
0x38C0	0xC4400408  LDA.L	R4, __irgrid_Driver_b_cp+0
0x38C4	0x00340629  CALL	__Div_FP+0
0x38C8	0xBC000408  STA.L	__irgrid_Driver_b_cp+0, R0
;__irgrid_Driver.c, 529 :: 		tgc = (float) _eeprom_data[_IRGRID_CAL_TGC];
0x38CC	0xC0400328  LDA.B	R4, __irgrid_Driver__eeprom_data+216
0x38D0	0x00340D74  CALL	__Unsigned8IntToFloat+0
0x38D4	0xBC00040C  STA.L	__irgrid_Driver_tgc+0, R0
;__irgrid_Driver.c, 530 :: 		tgc /= 32.0;
0x38D8	0x6C600F66  LPM.L	R6, $+1216
0x38DC	0x44404000  MOVE.L	R4, R0
0x38E0	0x00340629  CALL	__Div_FP+0
0x38E4	0xBC00040C  STA.L	__irgrid_Driver_tgc+0, R0
;__irgrid_Driver.c, 531 :: 		vcp_offset_compensated = (float) cpix - (a_cp + b_cp * (_temperature_amb - 25.0));
0x38E8	0xC24003F4  LDA.S	R4, __irgrid_Driver_cpix+0
0x38EC	0x4442400C  BEXTS.L	R4, R4, #0
0x38F0	0x003405B6  CALL	__SignedIntegralToFLoat+0
0x38F4	0xB5F00000  STI.L	SP, #0, R0
0x38F8	0x6C600F67  LPM.L	R6, $+1188
0x38FC	0xC4400360  LDA.L	R4, __irgrid_Driver__temperature_amb+0
0x3900	0x003405DB  CALL	__Sub_FP+0
0x3904	0xC4400408  LDA.L	R4, __irgrid_Driver_b_cp+0
0x3908	0x44604000  MOVE.L	R6, R0
0x390C	0x0034019F  CALL	__Mul_FP+0
0x3910	0xC4400404  LDA.L	R4, __irgrid_Driver_a_cp+0
0x3914	0x44604000  MOVE.L	R6, R0
0x3918	0x003400CD  CALL	__Add_FP+0
0x391C	0xAC4F8000  LDI.L	R4, SP, #0
0x3920	0x44604000  MOVE.L	R6, R0
0x3924	0x003405DB  CALL	__Sub_FP+0
; vcp_offset_compensated start address is: 84 (R21)
0x3928	0x45504000  MOVE.L	R21, R0
;__irgrid_Driver.c, 533 :: 		for (i = 0; i < 64; i++)
; i start address is: 88 (R22)
0x392C	0x65600000  LDK.L	R22, #0
; i end address is: 88 (R22)
L___irgrid_Driver__calc_to53:
; i start address is: 88 (R22)
; vcp_offset_compensated start address is: 84 (R21)
; vcp_offset_compensated end address is: 84 (R21)
0x3930	0x5BEB4402  CMP.S	R22, #64
0x3934	0x00600F61  JMPC	R30, C, #0, L___irgrid_Driver__calc_to54
; vcp_offset_compensated end address is: 84 (R21)
;__irgrid_Driver.c, 535 :: 		_a_data[i] = ((float) a_common + _eeprom_data[i] * _pow(2, a_i_scale)) / _pow(2, (3 - resolution));
; vcp_offset_compensated start address is: 84 (R21)
0x3938	0x440B400D  BEXTU.L	R0, R22, #0
0x393C	0x44104028  ASHL.L	R1, R0, #2
0x3940	0x64000410  LDK.L	R0, #__irgrid_Driver__a_data+0
0x3944	0x44000010  ADD.L	R0, R0, R1
0x3948	0xB5F00008  STI.L	SP, #8, R0
0x394C	0xC24003F6  LDA.S	R4, __irgrid_Driver_a_common+0
0x3950	0x4442400C  BEXTS.L	R4, R4, #0
0x3954	0x003405B6  CALL	__SignedIntegralToFLoat+0
0x3958	0xB5F00004  STI.L	SP, #4, R0
0x395C	0x64000250  LDK.L	R0, #__irgrid_Driver__eeprom_data+0
0x3960	0x44000160  ADD.L	R0, R0, R22
0x3964	0xB5F00000  STI.L	SP, #0, R0
0x3968	0xC2400400  LDA.S	R4, __irgrid_Driver_a_i_scale+0
0x396C	0x4442400C  BEXTS.L	R4, R4, #0
0x3970	0x003405B6  CALL	__SignedIntegralToFLoat+0
0x3974	0x44104000  MOVE.L	R1, R0
0x3978	0x6C000F64  LPM.L	R0, $+1048
0x397C	0x00340D82  CALL	__irgrid_Driver__pow+0
0x3980	0xAC1F8000  LDI.L	R1, SP, #0
0x3984	0xB5F00000  STI.L	SP, #0, R0
0x3988	0xA8408000  LDI.B	R4, R1, #0
0x398C	0x00340D74  CALL	__Unsigned8IntToFloat+0
0x3990	0xAC4F8000  LDI.L	R4, SP, #0
0x3994	0x44604000  MOVE.L	R6, R0
0x3998	0x0034019F  CALL	__Mul_FP+0
0x399C	0xAC4F8004  LDI.L	R4, SP, #4
0x39A0	0x44604000  MOVE.L	R6, R0
0x39A4	0x003400CD  CALL	__Add_FP+0
0x39A8	0xB5F00000  STI.L	SP, #0, R0
0x39AC	0xC2100352  LDA.S	R1, __irgrid_Driver_resolution+0
0x39B0	0x4410C00C  BEXTS.L	R1, R1, #0
0x39B4	0x64000003  LDK.L	R0, #3
0x39B8	0x44000012  SUB.L	R0, R0, R1
0x39BC	0x4400400C  BEXTS.L	R0, R0, #0
0x39C0	0x4440400C  BEXTS.L	R4, R0, #0
0x39C4	0x003405B6  CALL	__SignedIntegralToFLoat+0
0x39C8	0x44104000  MOVE.L	R1, R0
0x39CC	0x6C000F64  LPM.L	R0, $+964
0x39D0	0x00340D82  CALL	__irgrid_Driver__pow+0
0x39D4	0xAC4F8000  LDI.L	R4, SP, #0
0x39D8	0x44604000  MOVE.L	R6, R0
0x39DC	0x00340629  CALL	__Div_FP+0
0x39E0	0xAC1F8008  LDI.L	R1, SP, #8
0x39E4	0xB4100000  STI.L	R1, #0, R0
;__irgrid_Driver.c, 536 :: 		_b_data[i] = _eeprom_data[0x40 + i];
0x39E8	0x440B400D  BEXTU.L	R0, R22, #0
0x39EC	0x44104028  ASHL.L	R1, R0, #2
0x39F0	0x64000510  LDK.L	R0, #__irgrid_Driver__b_data+0
0x39F4	0x44000010  ADD.L	R0, R0, R1
0x39F8	0xB5F00000  STI.L	SP, #0, R0
0x39FC	0x441B4400  ADD.L	R1, R22, #64
0x3A00	0x4410C00D  BEXTU.L	R1, R1, #0
0x3A04	0x64000250  LDK.L	R0, #__irgrid_Driver__eeprom_data+0
0x3A08	0x44000010  ADD.L	R0, R0, R1
0x3A0C	0xA8000000  LDI.B	R0, R0, #0
0x3A10	0x4440500D  BEXTU.L	R4, R0, #256
0x3A14	0x00340D74  CALL	__Unsigned8IntToFloat+0
0x3A18	0xAC1F8000  LDI.L	R1, SP, #0
0x3A1C	0xB4100000  STI.L	R1, #0, R0
;__irgrid_Driver.c, 538 :: 		if (_b_data[i] > 127)
0x3A20	0x440B400D  BEXTU.L	R0, R22, #0
0x3A24	0x44104028  ASHL.L	R1, R0, #2
0x3A28	0x64000510  LDK.L	R0, #__irgrid_Driver__b_data+0
0x3A2C	0x44000010  ADD.L	R0, R0, R1
0x3A30	0xAC400000  LDI.L	R4, R0, #0
0x3A34	0x6C600F68  LPM.L	R6, $+876
0x3A38	0x00340822  CALL	__Compare_FP+0
0x3A3C	0x64000000  LDK.L	R0, #0
0x3A40	0x01600E92  JMPC	R30, GT, #0, L___irgrid_Driver__calc_to108
0x3A44	0x64000001  LDK.L	R0, #1
L___irgrid_Driver__calc_to108:
0x3A48	0x5DE04002  CMP.L	R0, #0
0x3A4C	0x00280E9E  JMPC	R30, Z, #1, L___irgrid_Driver__calc_to56
;__irgrid_Driver.c, 540 :: 		_b_data[i] -= 256;
0x3A50	0x440B400D  BEXTU.L	R0, R22, #0
0x3A54	0x44104028  ASHL.L	R1, R0, #2
0x3A58	0x64000510  LDK.L	R0, #__irgrid_Driver__b_data+0
0x3A5C	0x44000010  ADD.L	R0, R0, R1
0x3A60	0xB5F00000  STI.L	SP, #0, R0
0x3A64	0xAC400000  LDI.L	R4, R0, #0
0x3A68	0x6C600F65  LPM.L	R6, $+812
0x3A6C	0x003405DB  CALL	__Sub_FP+0
0x3A70	0xAC1F8000  LDI.L	R1, SP, #0
0x3A74	0xB4100000  STI.L	R1, #0, R0
;__irgrid_Driver.c, 541 :: 		}
L___irgrid_Driver__calc_to56:
;__irgrid_Driver.c, 543 :: 		_b_data[i] = _b_data[i] / (_pow(2, b_i_scale) * _pow(2, (3 - resolution)));
0x3A78	0x440B400D  BEXTU.L	R0, R22, #0
0x3A7C	0x44104028  ASHL.L	R1, R0, #2
0x3A80	0x64000510  LDK.L	R0, #__irgrid_Driver__b_data+0
0x3A84	0x44000010  ADD.L	R0, R0, R1
0x3A88	0xB5F00008  STI.L	SP, #8, R0
0x3A8C	0xAC000000  LDI.L	R0, R0, #0
0x3A90	0xB5F00004  STI.L	SP, #4, R0
0x3A94	0xC2400402  LDA.S	R4, __irgrid_Driver_b_i_scale+0
0x3A98	0x4442400C  BEXTS.L	R4, R4, #0
0x3A9C	0x003405B6  CALL	__SignedIntegralToFLoat+0
0x3AA0	0x44104000  MOVE.L	R1, R0
0x3AA4	0x6C000F64  LPM.L	R0, $+748
0x3AA8	0x00340D82  CALL	__irgrid_Driver__pow+0
0x3AAC	0xB5F00000  STI.L	SP, #0, R0
0x3AB0	0xC2100352  LDA.S	R1, __irgrid_Driver_resolution+0
0x3AB4	0x4410C00C  BEXTS.L	R1, R1, #0
0x3AB8	0x64000003  LDK.L	R0, #3
0x3ABC	0x44000012  SUB.L	R0, R0, R1
0x3AC0	0x4400400C  BEXTS.L	R0, R0, #0
0x3AC4	0x4440400C  BEXTS.L	R4, R0, #0
0x3AC8	0x003405B6  CALL	__SignedIntegralToFLoat+0
0x3ACC	0x44104000  MOVE.L	R1, R0
0x3AD0	0x6C000F64  LPM.L	R0, $+704
0x3AD4	0x00340D82  CALL	__irgrid_Driver__pow+0
0x3AD8	0xAC4F8000  LDI.L	R4, SP, #0
0x3ADC	0x44604000  MOVE.L	R6, R0
0x3AE0	0x0034019F  CALL	__Mul_FP+0
0x3AE4	0xAC4F8004  LDI.L	R4, SP, #4
0x3AE8	0x44604000  MOVE.L	R6, R0
0x3AEC	0x00340629  CALL	__Div_FP+0
0x3AF0	0xAC1F8008  LDI.L	R1, SP, #8
0x3AF4	0xB4100000  STI.L	R1, #0, R0
;__irgrid_Driver.c, 544 :: 		vir_offset_compensated = _ir_data[i] - (_a_data[i] + _b_data[i] * (_temperature_amb - 25.0));
0x3AF8	0x442B400D  BEXTU.L	R2, R22, #0
0x3AFC	0x44114018  ASHL.L	R1, R2, #1
0x3B00	0x64000370  LDK.L	R0, #__irgrid_Driver__ir_data+0
0x3B04	0x44000010  ADD.L	R0, R0, R1
0x3B08	0xAA000000  LDI.S	R0, R0, #0
0x3B0C	0xB3F0000C  STI.S	SP, #12, R0
0x3B10	0x44114028  ASHL.L	R1, R2, #2
0x3B14	0xB5F08008  STI.L	SP, #8, R1
0x3B18	0x64000410  LDK.L	R0, #__irgrid_Driver__a_data+0
0x3B1C	0x44000010  ADD.L	R0, R0, R1
0x3B20	0xAC000000  LDI.L	R0, R0, #0
0x3B24	0xB5F00004  STI.L	SP, #4, R0
0x3B28	0x64000510  LDK.L	R0, #__irgrid_Driver__b_data+0
0x3B2C	0x44000010  ADD.L	R0, R0, R1
0x3B30	0xB5F00000  STI.L	SP, #0, R0
0x3B34	0x6C600F67  LPM.L	R6, $+616
0x3B38	0xC4400360  LDA.L	R4, __irgrid_Driver__temperature_amb+0
0x3B3C	0x003405DB  CALL	__Sub_FP+0
0x3B40	0xAC1F8000  LDI.L	R1, SP, #0
0x3B44	0xAC408000  LDI.L	R4, R1, #0
0x3B48	0x44604000  MOVE.L	R6, R0
0x3B4C	0x0034019F  CALL	__Mul_FP+0
0x3B50	0xAC4F8004  LDI.L	R4, SP, #4
0x3B54	0x44604000  MOVE.L	R6, R0
0x3B58	0x003400CD  CALL	__Add_FP+0
0x3B5C	0xAA1F800C  LDI.S	R1, SP, #12
0x3B60	0x4410C00C  BEXTS.L	R1, R1, #0
0x3B64	0xB5F00000  STI.L	SP, #0, R0
0x3B68	0x4440C00C  BEXTS.L	R4, R1, #0
0x3B6C	0x003405B6  CALL	__SignedIntegralToFLoat+0
0x3B70	0xAC6F8000  LDI.L	R6, SP, #0
0x3B74	0x44404000  MOVE.L	R4, R0
0x3B78	0x003405DB  CALL	__Sub_FP+0
; vir_offset_compensated start address is: 4 (R1)
0x3B7C	0x44104000  MOVE.L	R1, R0
;__irgrid_Driver.c, 545 :: 		vir_tgc_compensated = vir_offset_compensated - tgc * vcp_offset_compensated;
0x3B80	0xC440040C  LDA.L	R4, __irgrid_Driver_tgc+0
0x3B84	0x446AC000  MOVE.L	R6, R21
0x3B88	0x0034019F  CALL	__Mul_FP+0
0x3B8C	0x44604000  MOVE.L	R6, R0
0x3B90	0x4440C000  MOVE.L	R4, R1
0x3B94	0x003405DB  CALL	__Sub_FP+0
; vir_offset_compensated end address is: 4 (R1)
; vir_tgc_compensated start address is: 92 (R23)
0x3B98	0x45704000  MOVE.L	R23, R0
;__irgrid_Driver.c, 546 :: 		_alpha_a_data[i] = ((256 * _eeprom_data[_IRGRID_CAL_A0_H] + _eeprom_data[_IRGRID_CAL_A0_L]) / _pow(2, _eeprom_data[_IRGRID_CAL_A0_SCALE]));
0x3B9C	0x64100610  LDK.L	R1, #__irgrid_Driver__alpha_a_data+0
0x3BA0	0xAC0F8008  LDI.L	R0, SP, #8
0x3BA4	0x44008000  ADD.L	R0, R1, R0
0x3BA8	0xB5F00004  STI.L	SP, #4, R0
0x3BAC	0xC0000331  LDA.B	R0, __irgrid_Driver__eeprom_data+225
0x3BB0	0x44104088  ASHL.L	R1, R0, #8
0x3BB4	0x4410C00C  BEXTS.L	R1, R1, #0
0x3BB8	0xC0000330  LDA.B	R0, __irgrid_Driver__eeprom_data+224
0x3BBC	0x44008000  ADD.L	R0, R1, R0
0x3BC0	0xB3F00000  STI.S	SP, #0, R0
0x3BC4	0xC0400332  LDA.B	R4, __irgrid_Driver__eeprom_data+226
0x3BC8	0x00340D74  CALL	__Unsigned8IntToFloat+0
0x3BCC	0x44104000  MOVE.L	R1, R0
0x3BD0	0x6C000F64  LPM.L	R0, $+448
0x3BD4	0x00340D82  CALL	__irgrid_Driver__pow+0
0x3BD8	0xAA1F8000  LDI.S	R1, SP, #0
0x3BDC	0x4410C00C  BEXTS.L	R1, R1, #0
0x3BE0	0xB5F00000  STI.L	SP, #0, R0
0x3BE4	0x4440C00C  BEXTS.L	R4, R1, #0
0x3BE8	0x003405B6  CALL	__SignedIntegralToFLoat+0
0x3BEC	0xAC6F8000  LDI.L	R6, SP, #0
0x3BF0	0x44404000  MOVE.L	R4, R0
0x3BF4	0x00340629  CALL	__Div_FP+0
0x3BF8	0xAC1F8004  LDI.L	R1, SP, #4
0x3BFC	0xB4100000  STI.L	R1, #0, R0
;__irgrid_Driver.c, 547 :: 		_alpha_a_data[i] += (_eeprom_data[0x80 + i] / _pow(2, _eeprom_data[_IRGRID_CAL_DELTA_A_SCALE]));
0x3C00	0x440B400D  BEXTU.L	R0, R22, #0
0x3C04	0x44104028  ASHL.L	R1, R0, #2
0x3C08	0x64000610  LDK.L	R0, #__irgrid_Driver__alpha_a_data+0
0x3C0C	0x44000010  ADD.L	R0, R0, R1
0x3C10	0xB5F00004  STI.L	SP, #4, R0
0x3C14	0x64000080  LDK.L	R0, #128
0x3C18	0x44100160  ADD.L	R1, R0, R22
0x3C1C	0x4410C00D  BEXTU.L	R1, R1, #0
0x3C20	0x64000250  LDK.L	R0, #__irgrid_Driver__eeprom_data+0
0x3C24	0x44000010  ADD.L	R0, R0, R1
0x3C28	0xA8000000  LDI.B	R0, R0, #0
0x3C2C	0xB1F00000  STI.B	SP, #0, R0
0x3C30	0xC0400333  LDA.B	R4, __irgrid_Driver__eeprom_data+227
0x3C34	0x00340D74  CALL	__Unsigned8IntToFloat+0
0x3C38	0x44104000  MOVE.L	R1, R0
0x3C3C	0x6C000F64  LPM.L	R0, $+340
0x3C40	0x00340D82  CALL	__irgrid_Driver__pow+0
0x3C44	0xA81F8000  LDI.B	R1, SP, #0
0x3C48	0xB5F00000  STI.L	SP, #0, R0
0x3C4C	0x4440D00D  BEXTU.L	R4, R1, #256
0x3C50	0x00340D74  CALL	__Unsigned8IntToFloat+0
0x3C54	0xAC6F8000  LDI.L	R6, SP, #0
0x3C58	0x44404000  MOVE.L	R4, R0
0x3C5C	0x00340629  CALL	__Div_FP+0
0x3C60	0xAC1F8004  LDI.L	R1, SP, #4
0x3C64	0xAC408000  LDI.L	R4, R1, #0
0x3C68	0x44604000  MOVE.L	R6, R0
0x3C6C	0x003400CD  CALL	__Add_FP+0
0x3C70	0xAC1F8004  LDI.L	R1, SP, #4
0x3C74	0xB4100000  STI.L	R1, #0, R0
;__irgrid_Driver.c, 548 :: 		_alpha_a_data[i] = _alpha_a_data[i] / _pow(2, 3 - resolution);
0x3C78	0x440B400D  BEXTU.L	R0, R22, #0
0x3C7C	0x44104028  ASHL.L	R1, R0, #2
0x3C80	0x64000610  LDK.L	R0, #__irgrid_Driver__alpha_a_data+0
0x3C84	0x44000010  ADD.L	R0, R0, R1
0x3C88	0xB5F00004  STI.L	SP, #4, R0
0x3C8C	0xAC000000  LDI.L	R0, R0, #0
0x3C90	0xB5F00000  STI.L	SP, #0, R0
0x3C94	0xC2100352  LDA.S	R1, __irgrid_Driver_resolution+0
0x3C98	0x4410C00C  BEXTS.L	R1, R1, #0
0x3C9C	0x64000003  LDK.L	R0, #3
0x3CA0	0x44000012  SUB.L	R0, R0, R1
0x3CA4	0x4400400C  BEXTS.L	R0, R0, #0
0x3CA8	0x4440400C  BEXTS.L	R4, R0, #0
0x3CAC	0x003405B6  CALL	__SignedIntegralToFLoat+0
0x3CB0	0x44104000  MOVE.L	R1, R0
0x3CB4	0x6C000F64  LPM.L	R0, $+220
0x3CB8	0x00340D82  CALL	__irgrid_Driver__pow+0
0x3CBC	0xAC4F8000  LDI.L	R4, SP, #0
0x3CC0	0x44604000  MOVE.L	R6, R0
0x3CC4	0x00340629  CALL	__Div_FP+0
0x3CC8	0xAC1F8004  LDI.L	R1, SP, #4
0x3CCC	0xB4100000  STI.L	R1, #0, R0
;__irgrid_Driver.c, 549 :: 		vir_normal = vir_tgc_compensated / (_alpha_a_data[i] - tgc * alpha_cp);
0x3CD0	0x440B400D  BEXTU.L	R0, R22, #0
0x3CD4	0x44104028  ASHL.L	R1, R0, #2
0x3CD8	0xB5F08004  STI.L	SP, #4, R1
0x3CDC	0x64000610  LDK.L	R0, #__irgrid_Driver__alpha_a_data+0
0x3CE0	0x44000010  ADD.L	R0, R0, R1
0x3CE4	0xAC000000  LDI.L	R0, R0, #0
0x3CE8	0xB5F00000  STI.L	SP, #0, R0
0x3CEC	0xC440040C  LDA.L	R4, __irgrid_Driver_tgc+0
0x3CF0	0xC46003FC  LDA.L	R6, __irgrid_Driver_alpha_cp+0
0x3CF4	0x0034019F  CALL	__Mul_FP+0
0x3CF8	0xAC4F8000  LDI.L	R4, SP, #0
0x3CFC	0x44604000  MOVE.L	R6, R0
0x3D00	0x003405DB  CALL	__Sub_FP+0
0x3D04	0x44604000  MOVE.L	R6, R0
0x3D08	0x444BC000  MOVE.L	R4, R23
0x3D0C	0x00340629  CALL	__Div_FP+0
; vir_tgc_compensated end address is: 92 (R23)
;__irgrid_Driver.c, 550 :: 		vir_compensated = vir_normal / emissivity;
0x3D10	0xC46003F8  LDA.L	R6, __irgrid_Driver_emissivity+0
0x3D14	0x44404000  MOVE.L	R4, R0
0x3D18	0x00340629  CALL	__Div_FP+0
; vir_compensated start address is: 92 (R23)
0x3D1C	0x45704000  MOVE.L	R23, R0
;__irgrid_Driver.c, 553 :: 		_temperature_data[i] = 329.5 - (_exp((_log((vir_compensated + _pow((_temperature_amb + 273.15), 4)))/4.0)));
0x3D20	0x64100710  LDK.L	R1, #__irgrid_Driver__temperature_data+0
0x3D24	0xAC0F8004  LDI.L	R0, SP, #4
0x3D28	0x44008000  ADD.L	R0, R1, R0
0x3D2C	0xB5F00000  STI.L	SP, #0, R0
0x3D30	0xC4400360  LDA.L	R4, __irgrid_Driver__temperature_amb+0
0x3D34	0x6C600F69  LPM.L	R6, $+112
0x3D38	0x003400CD  CALL	__Add_FP+0
0x3D3C	0x6C100F6A  LPM.L	R1, $+108
0x3D40	0x00340D82  CALL	__irgrid_Driver__pow+0
0x3D44	0x444BC000  MOVE.L	R4, R23
0x3D48	0x44604000  MOVE.L	R6, R0
0x3D4C	0x003400CD  CALL	__Add_FP+0
; vir_compensated end address is: 92 (R23)
0x3D50	0x00340B5C  CALL	__irgrid_Driver__log+0
0x3D54	0x6C600F6A  LPM.L	R6, $+84
0x3D58	0x44404000  MOVE.L	R4, R0
0x3D5C	0x00340629  CALL	__Div_FP+0
0x3D60	0x00340B10  CALL	__irgrid_Driver__exp+0
0x3D64	0x44604000  MOVE.L	R6, R0
0x3D68	0x6C400F6B  LPM.L	R4, $+68
0x3D6C	0x003405DB  CALL	__Sub_FP+0
0x3D70	0xAC1F8000  LDI.L	R1, SP, #0
0x3D74	0xB4100000  STI.L	R1, #0, R0
;__irgrid_Driver.c, 533 :: 		for (i = 0; i < 64; i++)
0x3D78	0x456B4010  ADD.L	R22, R22, #1
0x3D7C	0x456B400D  BEXTU.L	R22, R22, #0
;__irgrid_Driver.c, 554 :: 		}
; vcp_offset_compensated end address is: 84 (R21)
; i end address is: 88 (R22)
0x3D80	0x00300E4C  JMP	L___irgrid_Driver__calc_to53
L___irgrid_Driver__calc_to54:
;__irgrid_Driver.c, 555 :: 		}
L_end__calc_to:
0x3D84	0x99D00000  UNLINK	LR
0x3D88	0xA0000000  RETURN	
0x3D8C	0x47000000  	#1191182336
0x3D90	0x40000000  	#1073741824
0x3D94	0x43800000  	#1132462080
0x3D98	0x42000000  	#1107296256
0x3D9C	0x41C80000  	#1103626240
0x3DA0	0x42FE0000  	#1123942400
0x3DA4	0x43889333  	#1133024051
0x3DA8	0x40800000  	#1082130432
0x3DAC	0x43A4C000  	#1134870528
; end of __irgrid_Driver__calc_to
_irgrid_get_temperature:
;__irgrid_Driver.c, 669 :: 		void irgrid_get_temperature(float *buffer)
; buffer start address is: 0 (R0)
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__irgrid_Driver.c, 671 :: 		memcpy(buffer, _temperature_data, sizeof(float) * 64);
0x4A14	0x64200100  LDK.L	R2, #256
0x4A18	0x64100710  LDK.L	R1, #__irgrid_Driver__temperature_data+0
; buffer end address is: 0 (R0)
0x4A1C	0x00340F6C  CALL	_memcpy+0
;__irgrid_Driver.c, 672 :: 		}
L_end_irgrid_get_temperature:
0x4A20	0xA0000000  RETURN	
; end of _irgrid_get_temperature
_memcpy:
;__Lib_CString.c, 44 :: 		
; n start address is: 8 (R2)
; s1 start address is: 4 (R1)
; d1 start address is: 0 (R0)
0x3DB0	0x4430C000  MOVE.L	R3, R1
0x3DB4	0x44104000  MOVE.L	R1, R0
; n end address is: 8 (R2)
; s1 end address is: 4 (R1)
; d1 end address is: 0 (R0)
; d1 start address is: 4 (R1)
; s1 start address is: 12 (R3)
; n start address is: 8 (R2)
;__Lib_CString.c, 48 :: 		
; ss start address is: 0 (R0)
0x3DB8	0x4401C000  MOVE.L	R0, R3
; s1 end address is: 12 (R3)
;__Lib_CString.c, 49 :: 		
; dd start address is: 20 (R5)
0x3DBC	0x4450C000  MOVE.L	R5, R1
; d1 end address is: 4 (R1)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
;__Lib_CString.c, 50 :: 		
L_memcpy7:
; dd start address is: 20 (R5)
; ss start address is: 0 (R0)
; n start address is: 8 (R2)
; d1 start address is: 4 (R1)
0x3DC0	0x4441400C  BEXTS.L	R4, R2, #0
0x3DC4	0x44314012  SUB.L	R3, R2, #1
0x3DC8	0x4421C00C  BEXTS.L	R2, R3, #0
; n end address is: 8 (R2)
0x3DCC	0x5BE24002  CMP.S	R4, #0
0x3DD0	0x00280F7A  JMPC	R30, Z, #1, L_memcpy8
; n end address is: 8 (R2)
;__Lib_CString.c, 51 :: 		
; n start address is: 8 (R2)
0x3DD4	0xA8300000  LDI.B	R3, R0, #0
0x3DD8	0xB0518000  STI.B	R5, #0, R3
0x3DDC	0x4452C010  ADD.L	R5, R5, #1
0x3DE0	0x44004010  ADD.L	R0, R0, #1
; n end address is: 8 (R2)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
0x3DE4	0x00300F70  JMP	L_memcpy7
L_memcpy8:
;__Lib_CString.c, 53 :: 		
0x3DE8	0x4400C000  MOVE.L	R0, R1
; d1 end address is: 4 (R1)
;__Lib_CString.c, 54 :: 		
L_end_memcpy:
0x3DEC	0xA0000000  RETURN	
; end of _memcpy
_FloatToStr:
;__Lib_Conversions.c, 639 :: 		
; str start address is: 4 (R1)
; fnum start address is: 0 (R0)
0x4664	0x95D00004  LINK	LR, #4
0x4668	0x44204000  MOVE.L	R2, R0
0x466C	0x4440C000  MOVE.L	R4, R1
; str end address is: 4 (R1)
; fnum end address is: 0 (R0)
; fnum start address is: 8 (R2)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 641 :: 		
; bpoint start address is: 0 (R0)
0x4670	0x64000000  LDK.L	R0, #0
;__Lib_Conversions.c, 643 :: 		
; dexpon start address is: 4 (R1)
0x4674	0x64100000  LDK.L	R1, #0
;__Lib_Conversions.c, 646 :: 		
0x4678	0xB5F10000  STI.L	SP, #0, R2
; fnum end address is: 8 (R2)
;__Lib_Conversions.c, 647 :: 		
0x467C	0xAC3F8000  LDI.L	R3, SP, #0
0x4680	0x642FFFFF  LDK.L	R2, #-1
0x4684	0x5DE18022  CMP.L	R3, R2
0x4688	0x002011A9  JMPC	R30, Z, #0, L_FloatToStr90
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 648 :: 		
0x468C	0x64200042  LDK.L	R2, #?lstr1___Lib_Conversions+0
0x4690	0x44114000  MOVE.L	R1, R2
0x4694	0x44024000  MOVE.L	R0, R4
; str end address is: 16 (R4)
0x4698	0x00340F7C  CALL	_strcpy+0
;__Lib_Conversions.c, 649 :: 		
0x469C	0x64000003  LDK.L	R0, #3
0x46A0	0x00301266  JMP	L_end_FloatToStr
;__Lib_Conversions.c, 650 :: 		
L_FloatToStr90:
;__Lib_Conversions.c, 651 :: 		
; dexpon start address is: 4 (R1)
; str start address is: 16 (R4)
; i start address is: 20 (R5)
; bpoint start address is: 0 (R0)
0x46A4	0x64500001  LDK.L	R5, #1
;__Lib_Conversions.c, 652 :: 		
0x46A8	0x442FC000  ADD.L	R2, SP, #0
0x46AC	0x44214030  ADD.L	R2, R2, #3
0x46B0	0xA8210000  LDI.B	R2, R2, #0
0x46B4	0x44214804  AND.L	R2, R2, #128
0x46B8	0x59E14002  CMP.B	R2, #0
0x46BC	0x002811BC  JMPC	R30, Z, #1, L__FloatToStr125
;__Lib_Conversions.c, 653 :: 		
0x46C0	0x442FC000  ADD.L	R2, SP, #0
0x46C4	0x44314030  ADD.L	R3, R2, #3
0x46C8	0xA8218000  LDI.B	R2, R3, #0
0x46CC	0x44214806  XOR.L	R2, R2, #128
0x46D0	0xB0310000  STI.B	R3, #0, R2
;__Lib_Conversions.c, 654 :: 		
0x46D4	0x4422C010  ADD.L	R2, R5, #1
; i end address is: 20 (R5)
; i start address is: 12 (R3)
0x46D8	0x4431500D  BEXTU.L	R3, R2, #256
;__Lib_Conversions.c, 655 :: 		
0x46DC	0x6420002D  LDK.L	R2, #45
0x46E0	0xB0410000  STI.B	R4, #0, R2
0x46E4	0x44424010  ADD.L	R4, R4, #1
; i end address is: 12 (R3)
; str end address is: 16 (R4)
0x46E8	0x4461D00D  BEXTU.L	R6, R3, #256
;__Lib_Conversions.c, 656 :: 		
0x46EC	0x003011BD  JMP	L_FloatToStr91
L__FloatToStr125:
;__Lib_Conversions.c, 652 :: 		
0x46F0	0x4462D00D  BEXTU.L	R6, R5, #256
;__Lib_Conversions.c, 656 :: 		
L_FloatToStr91:
;__Lib_Conversions.c, 657 :: 		
; str start address is: 16 (R4)
; i start address is: 24 (R6)
0x46F4	0xAC2F8000  LDI.L	R2, SP, #0
0x46F8	0x5DE14002  CMP.L	R2, #0
0x46FC	0x002011C6  JMPC	R30, Z, #0, L_FloatToStr92
; bpoint end address is: 0 (R0)
; i end address is: 24 (R6)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 658 :: 		
0x4700	0x64200046  LDK.L	R2, #?lstr2___Lib_Conversions+0
0x4704	0x44114000  MOVE.L	R1, R2
0x4708	0x44024000  MOVE.L	R0, R4
; str end address is: 16 (R4)
0x470C	0x00340F7C  CALL	_strcpy+0
;__Lib_Conversions.c, 659 :: 		
0x4710	0x64000000  LDK.L	R0, #0
0x4714	0x00301266  JMP	L_end_FloatToStr
;__Lib_Conversions.c, 660 :: 		
L_FloatToStr92:
;__Lib_Conversions.c, 661 :: 		
; dexpon start address is: 4 (R1)
; i start address is: 24 (R6)
; str start address is: 16 (R4)
; bpoint start address is: 0 (R0)
0x4718	0xAC3F8000  LDI.L	R3, SP, #0
0x471C	0x6C201268  LPM.L	R2, $+644
0x4720	0x5DE18022  CMP.L	R3, R2
0x4724	0x002011D0  JMPC	R30, Z, #0, L_FloatToStr93
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 662 :: 		
0x4728	0x64200048  LDK.L	R2, #?lstr3___Lib_Conversions+0
0x472C	0x44114000  MOVE.L	R1, R2
0x4730	0x44024000  MOVE.L	R0, R4
; str end address is: 16 (R4)
0x4734	0x00340F7C  CALL	_strcpy+0
;__Lib_Conversions.c, 663 :: 		
0x4738	0x4403500D  BEXTU.L	R0, R6, #256
; i end address is: 24 (R6)
0x473C	0x00301266  JMP	L_end_FloatToStr
;__Lib_Conversions.c, 664 :: 		
L_FloatToStr93:
;__Lib_Conversions.c, 672 :: 		
; dexpon start address is: 4 (R1)
; str start address is: 16 (R4)
; bpoint start address is: 0 (R0)
0x4740	0x44D0500D  BEXTU.L	R13, R0, #256
; str end address is: 16 (R4)
; dexpon end address is: 4 (R1)
0x4744	0x44E24000  MOVE.L	R14, R4
L_FloatToStr94:
; bpoint end address is: 0 (R0)
; str start address is: 56 (R14)
; dexpon start address is: 4 (R1)
; bpoint start address is: 52 (R13)
0x4748	0x6C601269  LPM.L	R6, $+604
0x474C	0xAC4F8000  LDI.L	R4, SP, #0
0x4750	0x00340822  CALL	__Compare_FP+0
0x4754	0x012811DD  JMPC	R30, GTE, #1, L_FloatToStr95
;__Lib_Conversions.c, 673 :: 		
0x4758	0xAC4F8000  LDI.L	R4, SP, #0
0x475C	0x6C60126A  LPM.L	R6, $+588
0x4760	0x0034019F  CALL	__Mul_FP+0
0x4764	0xB5F00000  STI.L	SP, #0, R0
;__Lib_Conversions.c, 674 :: 		
0x4768	0x4410C012  SUB.L	R1, R1, #1
0x476C	0x4410D00C  BEXTS.L	R1, R1, #256
;__Lib_Conversions.c, 675 :: 		
0x4770	0x003011D2  JMP	L_FloatToStr94
L_FloatToStr95:
;__Lib_Conversions.c, 680 :: 		
; str end address is: 56 (R14)
; dexpon end address is: 4 (R1)
L_FloatToStr96:
; bpoint end address is: 52 (R13)
; bpoint start address is: 52 (R13)
; dexpon start address is: 4 (R1)
; str start address is: 56 (R14)
0x4774	0x6C60126A  LPM.L	R6, $+564
0x4778	0xAC4F8000  LDI.L	R4, SP, #0
0x477C	0x00340822  CALL	__Compare_FP+0
0x4780	0x64000000  LDK.L	R0, #0
0x4784	0x012011E3  JMPC	R30, GTE, #0, L__FloatToStr176
0x4788	0x64000001  LDK.L	R0, #1
L__FloatToStr176:
0x478C	0x5DE04002  CMP.L	R0, #0
0x4790	0x002811EC  JMPC	R30, Z, #1, L_FloatToStr97
;__Lib_Conversions.c, 681 :: 		
0x4794	0xAC4F8000  LDI.L	R4, SP, #0
0x4798	0x6C60126B  LPM.L	R6, $+532
0x479C	0x0034019F  CALL	__Mul_FP+0
0x47A0	0xB5F00000  STI.L	SP, #0, R0
;__Lib_Conversions.c, 682 :: 		
0x47A4	0x4410C010  ADD.L	R1, R1, #1
0x47A8	0x4410D00C  BEXTS.L	R1, R1, #256
;__Lib_Conversions.c, 683 :: 		
0x47AC	0x003011DD  JMP	L_FloatToStr96
L_FloatToStr97:
;__Lib_Conversions.c, 688 :: 		
0x47B0	0xAC2F8000  LDI.L	R2, SP, #0
0x47B4	0x44214018  ASHL.L	R2, R2, #1
0x47B8	0xB5F10000  STI.L	SP, #0, R2
;__Lib_Conversions.c, 697 :: 		
0x47BC	0x442FC000  ADD.L	R2, SP, #0
0x47C0	0x44214030  ADD.L	R2, R2, #3
0x47C4	0xA8210000  LDI.B	R2, R2, #0
0x47C8	0x442147F2  SUB.L	R2, R2, #127
; d start address is: 0 (R0)
0x47CC	0x4401500D  BEXTU.L	R0, R2, #256
;__Lib_Conversions.c, 700 :: 		
0x47D0	0x442FC000  ADD.L	R2, SP, #0
0x47D4	0x44314030  ADD.L	R3, R2, #3
0x47D8	0x64200001  LDK.L	R2, #1
0x47DC	0xB0310000  STI.B	R3, #0, R2
;__Lib_Conversions.c, 701 :: 		
0x47E0	0x4430500D  BEXTU.L	R3, R0, #256
; d end address is: 0 (R0)
0x47E4	0xAC2F8000  LDI.L	R2, SP, #0
0x47E8	0x44210038  ASHL.L	R2, R2, R3
0x47EC	0xB5F10000  STI.L	SP, #0, R2
;__Lib_Conversions.c, 702 :: 		
0x47F0	0x442FC000  ADD.L	R2, SP, #0
0x47F4	0x44214030  ADD.L	R2, R2, #3
0x47F8	0xA8210000  LDI.B	R2, R2, #0
0x47FC	0x44214300  ADD.L	R2, R2, #48
0x4800	0xB0E10000  STI.B	R14, #0, R2
0x4804	0x44074010  ADD.L	R0, R14, #1
; str end address is: 56 (R14)
; str start address is: 0 (R0)
;__Lib_Conversions.c, 703 :: 		
0x4808	0x59E0C012  CMP.B	R1, #1
0x480C	0x01201209  JMPC	R30, GTE, #0, L__FloatToStr124
0x4810	0x59E0C062  CMP.B	R1, #6
0x4814	0x01681209  JMPC	R30, GT, #1, L__FloatToStr123
0x4818	0x44504000  MOVE.L	R5, R0
; bpoint end address is: 52 (R13)
0x481C	0x4426D00D  BEXTU.L	R2, R13, #256
0x4820	0x0030120D  JMP	L_FloatToStr100
L__FloatToStr124:
L__FloatToStr123:
;__Lib_Conversions.c, 704 :: 		
0x4824	0x6420002E  LDK.L	R2, #46
0x4828	0xB0010000  STI.B	R0, #0, R2
0x482C	0x44504010  ADD.L	R5, R0, #1
; str end address is: 0 (R0)
; str start address is: 20 (R5)
;__Lib_Conversions.c, 705 :: 		
; bpoint start address is: 8 (R2)
0x4830	0x64200001  LDK.L	R2, #1
; bpoint end address is: 8 (R2)
; str end address is: 20 (R5)
;__Lib_Conversions.c, 706 :: 		
L_FloatToStr100:
;__Lib_Conversions.c, 707 :: 		
; bpoint start address is: 8 (R2)
; str start address is: 20 (R5)
; d start address is: 0 (R0)
0x4834	0x64000006  LDK.L	R0, #6
; dexpon end address is: 4 (R1)
; bpoint end address is: 8 (R2)
; str end address is: 20 (R5)
; d end address is: 0 (R0)
0x4838	0x4440D00C  BEXTS.L	R4, R1, #256
0x483C	0x4411500D  BEXTU.L	R1, R2, #256
L_FloatToStr101:
; d start address is: 0 (R0)
; str start address is: 20 (R5)
; bpoint start address is: 4 (R1)
; dexpon start address is: 16 (R4)
0x4840	0x59E04002  CMP.B	R0, #0
0x4844	0x00281234  JMPC	R30, Z, #1, L_FloatToStr102
;__Lib_Conversions.c, 708 :: 		
0x4848	0x442FC000  ADD.L	R2, SP, #0
0x484C	0x44314030  ADD.L	R3, R2, #3
0x4850	0x64200000  LDK.L	R2, #0
0x4854	0xB0310000  STI.B	R3, #0, R2
;__Lib_Conversions.c, 709 :: 		
0x4858	0xAC2F8000  LDI.L	R2, SP, #0
0x485C	0x44314028  ASHL.L	R3, R2, #2
0x4860	0xAC2F8000  LDI.L	R2, SP, #0
0x4864	0x44210030  ADD.L	R2, R2, R3
0x4868	0xB5F10000  STI.L	SP, #0, R2
;__Lib_Conversions.c, 710 :: 		
0x486C	0xAC2F8000  LDI.L	R2, SP, #0
0x4870	0x44214018  ASHL.L	R2, R2, #1
0x4874	0xB5F10000  STI.L	SP, #0, R2
;__Lib_Conversions.c, 711 :: 		
0x4878	0x442FC000  ADD.L	R2, SP, #0
0x487C	0x44214030  ADD.L	R2, R2, #3
0x4880	0xA8210000  LDI.B	R2, R2, #0
0x4884	0x44214300  ADD.L	R2, R2, #48
0x4888	0xB0510000  STI.B	R5, #0, R2
0x488C	0x4452C010  ADD.L	R5, R5, #1
;__Lib_Conversions.c, 712 :: 		
0x4890	0x59E0C002  CMP.B	R1, #0
0x4894	0x00201231  JMPC	R30, Z, #0, L__FloatToStr127
;__Lib_Conversions.c, 713 :: 		
0x4898	0x44224012  SUB.L	R2, R4, #1
; dexpon end address is: 16 (R4)
; dexpon start address is: 12 (R3)
0x489C	0x4431500C  BEXTS.L	R3, R2, #256
0x48A0	0x59E14002  CMP.B	R2, #0
0x48A4	0x0020122F  JMPC	R30, Z, #0, L__FloatToStr126
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 714 :: 		
0x48A8	0x6420002E  LDK.L	R2, #46
0x48AC	0xB0510000  STI.B	R5, #0, R2
0x48B0	0x4452C010  ADD.L	R5, R5, #1
;__Lib_Conversions.c, 715 :: 		
; bpoint start address is: 4 (R1)
0x48B4	0x64100001  LDK.L	R1, #1
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 716 :: 		
0x48B8	0x0030122F  JMP	L_FloatToStr105
L__FloatToStr126:
;__Lib_Conversions.c, 713 :: 		
;__Lib_Conversions.c, 716 :: 		
L_FloatToStr105:
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0x48BC	0x4441D00C  BEXTS.L	R4, R3, #256
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
; dexpon end address is: 12 (R3)
0x48C0	0x00301231  JMP	L_FloatToStr104
L__FloatToStr127:
;__Lib_Conversions.c, 712 :: 		
;__Lib_Conversions.c, 716 :: 		
L_FloatToStr104:
;__Lib_Conversions.c, 707 :: 		
; str start address is: 20 (R5)
; bpoint start address is: 4 (R1)
; dexpon start address is: 16 (R4)
0x48C4	0x44004012  SUB.L	R0, R0, #1
0x48C8	0x4400500D  BEXTU.L	R0, R0, #256
;__Lib_Conversions.c, 717 :: 		
; bpoint end address is: 4 (R1)
; d end address is: 0 (R0)
0x48CC	0x00301210  JMP	L_FloatToStr101
L_FloatToStr102:
;__Lib_Conversions.c, 718 :: 		
0x48D0	0x4412C000  MOVE.L	R1, R5
; dexpon end address is: 16 (R4)
0x48D4	0x4402500C  BEXTS.L	R0, R4, #256
L_FloatToStr106:
; str end address is: 20 (R5)
; dexpon start address is: 0 (R0)
; str start address is: 4 (R1)
0x48D8	0x4420FFF0  ADD.L	R2, R1, #-1
0x48DC	0xA8210000  LDI.B	R2, R2, #0
0x48E0	0x59E14302  CMP.B	R2, #48
0x48E4	0x0020123C  JMPC	R30, Z, #0, L_FloatToStr107
;__Lib_Conversions.c, 719 :: 		
0x48E8	0x4410C012  SUB.L	R1, R1, #1
0x48EC	0x00301236  JMP	L_FloatToStr106
L_FloatToStr107:
;__Lib_Conversions.c, 720 :: 		
0x48F0	0x4420FFF0  ADD.L	R2, R1, #-1
0x48F4	0xA8210000  LDI.B	R2, R2, #0
0x48F8	0x59E142E2  CMP.B	R2, #46
0x48FC	0x00201242  JMPC	R30, Z, #0, L__FloatToStr128
;__Lib_Conversions.c, 721 :: 		
0x4900	0x4410C012  SUB.L	R1, R1, #1
; str end address is: 4 (R1)
0x4904	0x00301242  JMP	L_FloatToStr108
L__FloatToStr128:
;__Lib_Conversions.c, 720 :: 		
;__Lib_Conversions.c, 721 :: 		
L_FloatToStr108:
;__Lib_Conversions.c, 722 :: 		
; str start address is: 4 (R1)
0x4908	0x59E04002  CMP.B	R0, #0
0x490C	0x00281262  JMPC	R30, Z, #1, L__FloatToStr131
;__Lib_Conversions.c, 723 :: 		
0x4910	0x64200065  LDK.L	R2, #101
0x4914	0xB0110000  STI.B	R1, #0, R2
0x4918	0x4410C010  ADD.L	R1, R1, #1
;__Lib_Conversions.c, 724 :: 		
0x491C	0x59E04002  CMP.B	R0, #0
0x4920	0x01281251  JMPC	R30, GTE, #1, L__FloatToStr129
;__Lib_Conversions.c, 725 :: 		
0x4924	0x6420002D  LDK.L	R2, #45
0x4928	0xB0110000  STI.B	R1, #0, R2
0x492C	0x4410C010  ADD.L	R1, R1, #1
;__Lib_Conversions.c, 726 :: 		
0x4930	0x64200000  LDK.L	R2, #0
0x4934	0x44210002  SUB.L	R2, R2, R0
0x4938	0x4401500C  BEXTS.L	R0, R2, #256
; dexpon end address is: 0 (R0)
; str end address is: 4 (R1)
0x493C	0x4430500C  BEXTS.L	R3, R0, #256
;__Lib_Conversions.c, 727 :: 		
0x4940	0x00301252  JMP	L_FloatToStr110
L__FloatToStr129:
;__Lib_Conversions.c, 724 :: 		
0x4944	0x4430500C  BEXTS.L	R3, R0, #256
;__Lib_Conversions.c, 727 :: 		
L_FloatToStr110:
;__Lib_Conversions.c, 728 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 4 (R1)
; d start address is: 0 (R0)
0x4948	0x4401D00D  BEXTU.L	R0, R3, #256
;__Lib_Conversions.c, 729 :: 		
0x494C	0x4421D00D  BEXTU.L	R2, R3, #256
; dexpon end address is: 12 (R3)
0x4950	0x59E14092  CMP.B	R2, #9
0x4954	0x01A0125C  JMPC	R30, A, #0, L__FloatToStr130
;__Lib_Conversions.c, 730 :: 		
0x4958	0xF42040A0  UDIV.L	R2, R0, #10
0x495C	0x4421500D  BEXTU.L	R2, R2, #256
0x4960	0x44214300  ADD.L	R2, R2, #48
0x4964	0xB0110000  STI.B	R1, #0, R2
0x4968	0x4410C010  ADD.L	R1, R1, #1
; str end address is: 4 (R1)
0x496C	0x0030125C  JMP	L_FloatToStr111
L__FloatToStr130:
;__Lib_Conversions.c, 729 :: 		
;__Lib_Conversions.c, 730 :: 		
L_FloatToStr111:
;__Lib_Conversions.c, 731 :: 		
; str start address is: 4 (R1)
0x4970	0xF42040A1  UMOD.L	R2, R0, #10
0x4974	0x4421500D  BEXTU.L	R2, R2, #256
; d end address is: 0 (R0)
0x4978	0x44214300  ADD.L	R2, R2, #48
0x497C	0xB0110000  STI.B	R1, #0, R2
0x4980	0x4400C010  ADD.L	R0, R1, #1
; str end address is: 4 (R1)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 732 :: 		
0x4984	0x00301263  JMP	L_FloatToStr109
L__FloatToStr131:
;__Lib_Conversions.c, 722 :: 		
0x4988	0x4400C000  MOVE.L	R0, R1
;__Lib_Conversions.c, 732 :: 		
L_FloatToStr109:
;__Lib_Conversions.c, 733 :: 		
; str start address is: 0 (R0)
0x498C	0x64200000  LDK.L	R2, #0
0x4990	0xB0010000  STI.B	R0, #0, R2
; str end address is: 0 (R0)
;__Lib_Conversions.c, 734 :: 		
0x4994	0x64000000  LDK.L	R0, #0
;__Lib_Conversions.c, 735 :: 		
L_end_FloatToStr:
0x4998	0x99D00000  UNLINK	LR
0x499C	0xA0000000  RETURN	
0x49A0	0x7F800000  	#2139095040
0x49A4	0x3F800000  	#1065353216
0x49A8	0x41200000  	#1092616192
0x49AC	0x3DCCCCCD  	#1036831949
; end of _FloatToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x3DF0	0x95D00004  LINK	LR, #4
0x3DF4	0xB5F08000  STI.L	SP, #0, R1
0x3DF8	0x44104000  MOVE.L	R1, R0
0x3DFC	0xAC0F8000  LDI.L	R0, SP, #0
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x3E00	0x4430C000  MOVE.L	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x3E04	0x4441C000  MOVE.L	R4, R3
0x3E08	0x4421C010  ADD.L	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x3E0C	0x44514000  MOVE.L	R5, R2
; cp end address is: 20 (R5)
0x3E10	0x44304000  MOVE.L	R3, R0
0x3E14	0x44204010  ADD.L	R2, R0, #1
0x3E18	0x44014000  MOVE.L	R0, R2
; from end address is: 0 (R0)
0x3E1C	0xA8218000  LDI.B	R2, R3, #0
0x3E20	0xB0410000  STI.B	R4, #0, R2
0x3E24	0xA8220000  LDI.B	R2, R4, #0
0x3E28	0x59E14002  CMP.B	R2, #0
0x3E2C	0x00280F8E  JMPC	R30, Z, #1, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x3E30	0x4432C000  MOVE.L	R3, R5
0x3E34	0x00300F81  JMP	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x3E38	0x4400C000  MOVE.L	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x3E3C	0x99D00000  UNLINK	LR
0x3E40	0xA0000000  RETURN	
; end of _strcpy
_Ltrim:
;__Lib_Conversions.c, 539 :: 		
; string start address is: 0 (R0)
0x4B54	0x44104000  MOVE.L	R1, R0
; string end address is: 0 (R0)
; string start address is: 4 (R1)
;__Lib_Conversions.c, 543 :: 		
; trimmed start address is: 20 (R5)
0x4B58	0x64500000  LDK.L	R5, #0
;__Lib_Conversions.c, 544 :: 		
; original start address is: 0 (R0)
0x4B5C	0x4400C000  MOVE.L	R0, R1
;__Lib_Conversions.c, 545 :: 		
; p start address is: 16 (R4)
0x4B60	0x4440C000  MOVE.L	R4, R1
; string end address is: 4 (R1)
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
; original end address is: 0 (R0)
0x4B64	0x4430C000  MOVE.L	R3, R1
;__Lib_Conversions.c, 546 :: 		
0x4B68	0x003012DB  JMP	L_Ltrim84
L__Ltrim121:
;__Lib_Conversions.c, 552 :: 		
;__Lib_Conversions.c, 546 :: 		
L_Ltrim84:
;__Lib_Conversions.c, 547 :: 		
; p start address is: 16 (R4)
; string start address is: 12 (R3)
; original start address is: 0 (R0)
; trimmed start address is: 20 (R5)
; string start address is: 12 (R3)
; string end address is: 12 (R3)
0x4B6C	0xA8100000  LDI.B	R1, R0, #0
0x4B70	0x59E0C202  CMP.B	R1, #32
0x4B74	0x002012E1  JMPC	R30, Z, #0, L__Ltrim120
; string end address is: 12 (R3)
; string start address is: 12 (R3)
0x4B78	0x5BE2C002  CMP.S	R5, #0
0x4B7C	0x002012E1  JMPC	R30, Z, #0, L__Ltrim119
; trimmed end address is: 20 (R5)
0x4B80	0x003012E5  JMP	L_Ltrim89
L__Ltrim120:
L__Ltrim119:
;__Lib_Conversions.c, 548 :: 		
; trimmed start address is: 20 (R5)
0x4B84	0x64500001  LDK.L	R5, #1
;__Lib_Conversions.c, 549 :: 		
0x4B88	0xA8100000  LDI.B	R1, R0, #0
0x4B8C	0xB0408000  STI.B	R4, #0, R1
0x4B90	0x44424010  ADD.L	R4, R4, #1
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
;__Lib_Conversions.c, 550 :: 		
L_Ltrim89:
;__Lib_Conversions.c, 552 :: 		
; p start address is: 16 (R4)
; trimmed start address is: 20 (R5)
0x4B94	0x44204000  MOVE.L	R2, R0
0x4B98	0x44004010  ADD.L	R0, R0, #1
0x4B9C	0xA8110000  LDI.B	R1, R2, #0
0x4BA0	0x59E0C002  CMP.B	R1, #0
0x4BA4	0x002012DB  JMPC	R30, Z, #0, L__Ltrim121
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
; original end address is: 0 (R0)
;__Lib_Conversions.c, 553 :: 		
0x4BA8	0x4401C000  MOVE.L	R0, R3
; string end address is: 12 (R3)
;__Lib_Conversions.c, 554 :: 		
L_end_Ltrim:
0x4BAC	0xA0000000  RETURN	
; end of _Ltrim
___CC2DB:
;__Lib_System.c, 4 :: 		
;__Lib_System.c, 6 :: 		
L_loopCC2DB:
;__Lib_System.c, 7 :: 		
0x4BB0	0xC99E0000  LPMI.B	R25, R28, #0
;__Lib_System.c, 8 :: 		
0x4BB4	0xB1BC8000  STI.B	R27, #0, R25
;__Lib_System.c, 9 :: 		
0x4BB8	0x45CE4010  ADD.L	R28, R28, #1
;__Lib_System.c, 10 :: 		
0x4BBC	0x45BDC010  ADD.L	R27, R27, #1
;__Lib_System.c, 11 :: 		
0x4BC0	0x5DED81A2  CMP.L	R27, R26
;__Lib_System.c, 12 :: 		
0x4BC4	0x002012EC  JMPC	R30, Z, #0, L_loopCC2DB
;__Lib_System.c, 14 :: 		
L_end___CC2DB:
0x4BC8	0xA0000000  RETURN	
; end of ___CC2DB
__Lib_System_InitialSetUpCLKPMC:
;__Lib_System.c, 43 :: 		
;__Lib_System.c, 48 :: 		
0x4D7C	0x6C001362  LPM.L	R0, $+12
0x4D80	0xBC000830  STA.L	___System_CLOCK_IN_KHZ+0, R0
;__Lib_System.c, 52 :: 		
L_end_InitialSetUpCLKPMC:
0x4D84	0xA0000000  RETURN	
0x4D88	0x000186A0  	#100000
; end of __Lib_System_InitialSetUpCLKPMC
0x4F78	0x65B00004  LDK.L	R27, #4
0x4F7C	0x65A0004D  LDK.L	R26, #77
0x4F80	0x65C04ECC  LDK.L	R28, #20172
0x4F84	0x003412EC  CALL	___CC2DB
0x4F88	0x65B00050  LDK.L	R27, #80
0x4F8C	0x65A0010C  LDK.L	R26, #268
0x4F90	0x65C04DB0  LDK.L	R28, #19888
0x4F94	0x003412EC  CALL	___CC2DB
0x4F98	0xA0000000  RETURN	
0x4F9C	0x64000004  LDK.L	R0, #4
0x4FA0	0x64100000  LDK.L	R1, #0
0x4FA4	0x64200840  LDK.L	R2, #2112
0x4FA8	0xF0008027  MEMSET.B	R0, R1, R2
0x4FAC	0xA0000000  RETURN	
;__Lib_I2C.c,0 :: ?ICS__Lib_I2C_i2cm_base [4]
0x4DB0	0x00010300 ;?ICS__Lib_I2C_i2cm_base+0
; end of ?ICS__Lib_I2C_i2cm_base
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART1Struct [88]
0x4DB4	0x00010320 ;?ICS__Lib_UART_UART1Struct+0
0x4DB8	0x00010320 ;?ICS__Lib_UART_UART1Struct+4
0x4DBC	0x00010321 ;?ICS__Lib_UART_UART1Struct+8
0x4DC0	0x00010320 ;?ICS__Lib_UART_UART1Struct+12
0x4DC4	0x00010321 ;?ICS__Lib_UART_UART1Struct+16
0x4DC8	0x00010322 ;?ICS__Lib_UART_UART1Struct+20
0x4DCC	0x00010322 ;?ICS__Lib_UART_UART1Struct+24
0x4DD0	0x00010323 ;?ICS__Lib_UART_UART1Struct+28
0x4DD4	0x00010324 ;?ICS__Lib_UART_UART1Struct+32
0x4DD8	0x00010325 ;?ICS__Lib_UART_UART1Struct+36
0x4DDC	0x00010326 ;?ICS__Lib_UART_UART1Struct+40
0x4DE0	0x00010327 ;?ICS__Lib_UART_UART1Struct+44
0x4DE4	0x00010322 ;?ICS__Lib_UART_UART1Struct+48
0x4DE8	0x00010324 ;?ICS__Lib_UART_UART1Struct+52
0x4DEC	0x00010325 ;?ICS__Lib_UART_UART1Struct+56
0x4DF0	0x00010326 ;?ICS__Lib_UART_UART1Struct+60
0x4DF4	0x00010327 ;?ICS__Lib_UART_UART1Struct+64
0x4DF8	0x00010321 ;?ICS__Lib_UART_UART1Struct+68
0x4DFC	0x00010323 ;?ICS__Lib_UART_UART1Struct+72
0x4E00	0x00010324 ;?ICS__Lib_UART_UART1Struct+76
0x4E04	0x00010325 ;?ICS__Lib_UART_UART1Struct+80
0x4E08	0x00000000 ;?ICS__Lib_UART_UART1Struct+84
; end of ?ICS__Lib_UART_UART1Struct
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART2Struct [88]
0x4E0C	0x00010330 ;?ICS__Lib_UART_UART2Struct+0
0x4E10	0x00010330 ;?ICS__Lib_UART_UART2Struct+4
0x4E14	0x00010331 ;?ICS__Lib_UART_UART2Struct+8
0x4E18	0x00010330 ;?ICS__Lib_UART_UART2Struct+12
0x4E1C	0x00010331 ;?ICS__Lib_UART_UART2Struct+16
0x4E20	0x00010332 ;?ICS__Lib_UART_UART2Struct+20
0x4E24	0x00010332 ;?ICS__Lib_UART_UART2Struct+24
0x4E28	0x00010333 ;?ICS__Lib_UART_UART2Struct+28
0x4E2C	0x00010334 ;?ICS__Lib_UART_UART2Struct+32
0x4E30	0x00010335 ;?ICS__Lib_UART_UART2Struct+36
0x4E34	0x00010336 ;?ICS__Lib_UART_UART2Struct+40
0x4E38	0x00010337 ;?ICS__Lib_UART_UART2Struct+44
0x4E3C	0x00010332 ;?ICS__Lib_UART_UART2Struct+48
0x4E40	0x00010334 ;?ICS__Lib_UART_UART2Struct+52
0x4E44	0x00010335 ;?ICS__Lib_UART_UART2Struct+56
0x4E48	0x00010336 ;?ICS__Lib_UART_UART2Struct+60
0x4E4C	0x00010337 ;?ICS__Lib_UART_UART2Struct+64
0x4E50	0x00010331 ;?ICS__Lib_UART_UART2Struct+68
0x4E54	0x00010333 ;?ICS__Lib_UART_UART2Struct+72
0x4E58	0x00010334 ;?ICS__Lib_UART_UART2Struct+76
0x4E5C	0x00010335 ;?ICS__Lib_UART_UART2Struct+80
0x4E60	0x00000000 ;?ICS__Lib_UART_UART2Struct+84
; end of ?ICS__Lib_UART_UART2Struct
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART1 [4]
0x4E64	0x00000054 ;?ICS__Lib_UART_UART1+0
; end of ?ICS__Lib_UART_UART1
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART2 [4]
0x4E68	0x000000AC ;?ICS__Lib_UART_UART2+0
; end of ?ICS__Lib_UART_UART2
;easyft90x_v7_FT900.c,47 :: __MIKROBUS1_GPIO [96]
0x4E6C	0x00002EB0 ;__MIKROBUS1_GPIO+0
0x4E70	0x0000306C ;__MIKROBUS1_GPIO+4
0x4E74	0x000030D0 ;__MIKROBUS1_GPIO+8
0x4E78	0x000030E4 ;__MIKROBUS1_GPIO+12
0x4E7C	0x000030F8 ;__MIKROBUS1_GPIO+16
0x4E80	0x000030BC ;__MIKROBUS1_GPIO+20
0x4E84	0x00003080 ;__MIKROBUS1_GPIO+24
0x4E88	0x00003094 ;__MIKROBUS1_GPIO+28
0x4E8C	0x000030A8 ;__MIKROBUS1_GPIO+32
0x4E90	0x00002290 ;__MIKROBUS1_GPIO+36
0x4E94	0x0000227C ;__MIKROBUS1_GPIO+40
0x4E98	0x000022A4 ;__MIKROBUS1_GPIO+44
0x4E9C	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x4EA0	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x4EA4	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x4EA8	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x4EAC	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x4EB0	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x4EB4	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x4EB8	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x4EBC	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x4EC0	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x4EC4	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x4EC8	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;Click_IR_Grid_FT90x.c,0 :: ?ICS?lstr3_Click_IR_Grid_FT90x [2]
0x4ECC	0x0009 ;?ICS?lstr3_Click_IR_Grid_FT90x+0
; end of ?ICS?lstr3_Click_IR_Grid_FT90x
;Click_IR_Grid_FT90x.c,0 :: ?ICS?lstr4_Click_IR_Grid_FT90x [2]
0x4ECE	0x0020 ;?ICS?lstr4_Click_IR_Grid_FT90x+0
; end of ?ICS?lstr4_Click_IR_Grid_FT90x
;Click_IR_Grid_FT90x.c,0 :: ?ICS?lstr5_Click_IR_Grid_FT90x [2]
0x4ED0	0x0020 ;?ICS?lstr5_Click_IR_Grid_FT90x+0
; end of ?ICS?lstr5_Click_IR_Grid_FT90x
;Click_IR_Grid_FT90x.c,0 :: ?ICS?lstr6_Click_IR_Grid_FT90x [2]
0x4ED2	0x0020 ;?ICS?lstr6_Click_IR_Grid_FT90x+0
; end of ?ICS?lstr6_Click_IR_Grid_FT90x
;Click_IR_Grid_FT90x.c,0 :: ?ICS?lstr7_Click_IR_Grid_FT90x [2]
0x4ED4	0x0020 ;?ICS?lstr7_Click_IR_Grid_FT90x+0
; end of ?ICS?lstr7_Click_IR_Grid_FT90x
;Click_IR_Grid_FT90x.c,0 :: ?ICS?lstr1_Click_IR_Grid_FT90x [20]
0x4ED6	0x47205249 ;?ICS?lstr1_Click_IR_Grid_FT90x+0
0x4EDA	0x20444952 ;?ICS?lstr1_Click_IR_Grid_FT90x+4
0x4EDE	0x54494E49 ;?ICS?lstr1_Click_IR_Grid_FT90x+8
0x4EE2	0x494C4149 ;?ICS?lstr1_Click_IR_Grid_FT90x+12
0x4EE6	0x0044455A ;?ICS?lstr1_Click_IR_Grid_FT90x+16
; end of ?ICS?lstr1_Click_IR_Grid_FT90x
;,0 :: _initBlock_12 [32]
; Containing: ?ICS?lstr2_Click_IR_Grid_FT90x [31]
;             ?ICS__irgrid_Driver_startF [1]
0x4EEA	0x47205249 ;_initBlock_12+0 : ?ICS?lstr2_Click_IR_Grid_FT90x at 0x4EEA
0x4EEE	0x20444952 ;_initBlock_12+4
0x4EF2	0x504D4554 ;_initBlock_12+8
0x4EF6	0x54415245 ;_initBlock_12+12
0x4EFA	0x20455255 ;_initBlock_12+16
0x4EFE	0x5553454D ;_initBlock_12+20
0x4F02	0x454D4552 ;_initBlock_12+24
0x4F06	0x0000544E ;_initBlock_12+28 : ?ICS__irgrid_Driver_startF at 0x4F09
; end of _initBlock_12
;__Lib_Conversions.c,0 :: ?ICS?lstr1___Lib_Conversions [4]
0x4F0A	0x004E614E ;?ICS?lstr1___Lib_Conversions+0
; end of ?ICS?lstr1___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr2___Lib_Conversions [2]
0x4F0E	0x0030 ;?ICS?lstr2___Lib_Conversions+0
; end of ?ICS?lstr2___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr3___Lib_Conversions [4]
0x4F10	0x00464E49 ;?ICS?lstr3___Lib_Conversions+0
; end of ?ICS?lstr3___Lib_Conversions
;__Lib_I2C.c,0 :: ?ICS__Lib_I2C_I2CM_highSpeedStatus [1]
0x4F14	0x00 ;?ICS__Lib_I2C_I2CM_highSpeedStatus+0
; end of ?ICS__Lib_I2C_I2CM_highSpeedStatus
;__irgrid_Driver.c,233 :: __irgrid_Driver__exp_coeff_L0 [40]
0x4F18	0x3F800000 ;__irgrid_Driver__exp_coeff_L0+0
0x4F1C	0x3F317218 ;__irgrid_Driver__exp_coeff_L0+4
0x4F20	0x3E75FDF0 ;__irgrid_Driver__exp_coeff_L0+8
0x4F24	0x3D635847 ;__irgrid_Driver__exp_coeff_L0+12
0x4F28	0x3C1D9558 ;__irgrid_Driver__exp_coeff_L0+16
0x4F2C	0x3AAEC482 ;__irgrid_Driver__exp_coeff_L0+20
0x4F30	0x392178A8 ;__irgrid_Driver__exp_coeff_L0+24
0x4F34	0x378093EF ;__irgrid_Driver__exp_coeff_L0+28
0x4F38	0x35A792A0 ;__irgrid_Driver__exp_coeff_L0+32
0x4F3C	0x34155646 ;__irgrid_Driver__exp_coeff_L0+36
; end of __irgrid_Driver__exp_coeff_L0
;__irgrid_Driver.c,271 :: __irgrid_Driver__log_coeff_L0 [36]
0x4F40	0x2EDBE6FF ;__irgrid_Driver__log_coeff_L0+0
0x4F44	0x3F7FFFC4 ;__irgrid_Driver__log_coeff_L0+4
0x4F48	0xBEFFEF80 ;__irgrid_Driver__log_coeff_L0+8
0x4F4C	0x3EA9E190 ;__irgrid_Driver__log_coeff_L0+12
0x4F50	0xBE7682EC ;__irgrid_Driver__log_coeff_L0+16
0x4F54	0x3E2BAD82 ;__irgrid_Driver__log_coeff_L0+20
0x4F58	0xBDC33C0E ;__irgrid_Driver__log_coeff_L0+24
0x4F5C	0x3D13D187 ;__irgrid_Driver__log_coeff_L0+28
0x4F60	0xBBD37841 ;__irgrid_Driver__log_coeff_L0+32
; end of __irgrid_Driver__log_coeff_L0
;easyft90x_v7_FT900.c,15 :: __MIKROBUS1_I2C [12]
0x4F64	0x00002EC4 ;__MIKROBUS1_I2C+0
0x4F68	0x000027A8 ;__MIKROBUS1_I2C+4
0x4F6C	0x000029F8 ;__MIKROBUS1_I2C+8
; end of __MIKROBUS1_I2C
;Click_IR_Grid_FT90x.c,16 :: __IRGRID_I2C_CFG [8]
0x4F70	0x00000000 ;__IRGRID_I2C_CFG+0
0x4F74	0x00000000 ;__IRGRID_I2C_CFG+4
; end of __IRGRID_I2C_CFG
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0090     [376]    __Lib_UART_UARTx_Write_Reg
0x0208     [112]    __Lib_UART_UARTx_Write_RegDLL
0x0278     [188]    __Lib_UART_UARTx_Write_ICR
0x0334     [840]    __Add_FP
0x067C     [592]    __Mul_FP
0x08CC     [476]    __Lib_UART_UARTx_Read_Reg
0x0AA8       [8]    ___GenExcept
0x0AB0    [1284]    __Lib_UART_UARTX_Read_Reg550
0x0FB4     [164]    __FloatToSignedIntegral
0x1058     [112]    __Lib_UART_UARTx_Write_RegDLM
0x10C8     [220]    __Lib_UART_UARTx_Set_Data_Bits
0x11A4     [272]    _I2CM1_Read
0x12B4      [60]    __irgrid_Driver__frexp
0x12F0      [56]    __Lib_UART_UARTx_Write
0x1328     [264]    _I2CM1_Write
0x1430     [280]    __Lib_UART_UARTx_Set_Polarity
0x1548      [84]    __Lib_UART_UARTx_Set_Stop_Bits
0x159C      [96]    __irgrid_Driver__eval_poly
0x15FC      [36]    __Lib_UART_UARTx_Set_Flow_Control
0x1620     [184]    __Lib_UART_UARTx_Set_Baud_Rate
0x16D8     [148]    __SignedIntegralToFLoat
0x176C      [20]    __Sub_FP
0x1780     [168]    __irgrid_Driver__floor
0x1828     [124]    __irgrid_Driver__ldexp
0x18A4     [792]    __Div_FP
0x1BBC      [16]    __Lib_UART_UARTx_Soft_Reset
0x1BCC     [880]    __Lib_UART_UARTX_Write_Reg550
0x1F3C     [332]    __Lib_UART_UARTx_Read_ICR
0x2088     [220]    __Compare_FP
0x2164     [180]    __Lib_UART_UARTx_Sys_Init
0x2218      [20]    easyft90x_v7_FT900__setSCK_2
0x222C      [20]    easyft90x_v7_FT900__setCS_2
0x2240      [20]    easyft90x_v7_FT900__setPWM_2
0x2254      [20]    easyft90x_v7_FT900__setMOSI_2
0x2268      [20]    easyft90x_v7_FT900__setMISO_2
0x227C      [20]    easyft90x_v7_FT900__setSCL_1
0x2290      [20]    easyft90x_v7_FT900__setTX_1
0x22A4      [20]    easyft90x_v7_FT900__setSDA_1
0x22B8      [20]    easyft90x_v7_FT900__setRST_2
0x22CC      [20]    easyft90x_v7_FT900__setAN_2
0x22E0     [832]    __Lib_MathDouble__UnsignedIntegralToFloat
0x2620     [392]    _I2CM1_Read_10Bit
0x27A8     [592]    _I2CM1_Write_Bytes
0x29F8     [584]    _I2CM1_Read_Bytes
0x2C40     [304]    __irgrid_Driver__exp
0x2D70     [156]    __irgrid_Driver__log
0x2E0C      [20]    easyft90x_v7_FT900__setRX_2
0x2E20      [20]    easyft90x_v7_FT900__setINT_2
0x2E34      [20]    easyft90x_v7_FT900__setTX_2
0x2E48      [20]    easyft90x_v7_FT900__setSDA_2
0x2E5C      [20]    easyft90x_v7_FT900__setSCL_2
0x2E70      [32]    _UART1_Write
0x2E90      [32]    _UART2_Write
0x2EB0      [20]    easyft90x_v7_FT900__setAN_1
0x2EC4      [20]    _I2CM1_Set_Slave_Address
0x2ED8     [248]    __Lib_UART_UARTx_Init_Advanced
0x2FD0      [60]    _Get_Peripheral_Clock_kHz
0x300C      [96]    __Lib_I2C_I2CM1_Pad_Init
0x306C      [20]    easyft90x_v7_FT900__setRST_1
0x3080      [20]    easyft90x_v7_FT900__setPWM_1
0x3094      [20]    easyft90x_v7_FT900__setINT_1
0x30A8      [20]    easyft90x_v7_FT900__setRX_1
0x30BC      [20]    easyft90x_v7_FT900__setMOSI_1
0x30D0      [20]    easyft90x_v7_FT900__setCS_1
0x30E4      [20]    easyft90x_v7_FT900__setSCK_1
0x30F8      [20]    easyft90x_v7_FT900__setMISO_1
0x310C     [116]    __irgrid_Driver_hal_i2cRead
0x3180      [44]    _UART2_Init
0x31AC     [132]    __irgrid_Driver__get_cfg
0x3230     [436]    _I2CM1_Init
0x33E4     [312]    __irgrid_Driver__sqrt
0x351C      [44]    _UART1_Init
0x3548      [20]    __irgrid_Driver_hal_i2cStart
0x355C     [116]    __irgrid_Driver_hal_i2cWrite
0x35D0      [56]    __Unsigned8IntToFloat
0x3608     [212]    __irgrid_Driver__pow
0x36DC      [20]    easyft90x_v7_FT900__log_init1
0x36F0      [20]    easyft90x_v7_FT900__log_init2
0x3704    [1708]    __irgrid_Driver__calc_to
0x3DB0      [64]    _memcpy
0x3DF0      [84]    _strcpy
0x3E44      [32]    easyft90x_v7_FT900__i2cInit_2
0x3E64      [32]    easyft90x_v7_FT900__i2cInit_1
0x3E84     [172]    __irgrid_Driver__get_cpix
0x3F30      [20]    easyft90x_v7_FT900__log_initUart
0x3F44     [100]    __irgrid_Driver__set_trim
0x3FA8     [268]    __irgrid_Driver__set_cgf
0x40B4      [28]    easyft90x_v7_FT900__log_write
0x40D0       [4]    __irgrid_Driver_hal_gpioMap
0x40D4      [36]    __irgrid_Driver_hal_i2cMap
0x40F8      [64]    __irgrid_Driver__get_eeprom
0x4138     [136]    __irgrid_Driver__get_ptat
0x41C0     [284]    __irgrid_Driver__get_ir
0x42DC     [720]    __irgrid_Driver__calc_ta
0x45AC     [184]    _mikrobus_logWrite
0x4664     [844]    _FloatToStr
0x49B0     [100]    _irgrid_deviceInit
0x4A14      [16]    _irgrid_get_temperature
0x4A24      [48]    _irgrid_i2cDriverInit
0x4A54     [116]    _irgrid_measure
0x4AC8      [60]    _mikrobus_i2cInit
0x4B04      [80]    _mikrobus_logInit
0x4B54      [92]    _Ltrim
0x4BB0      [28]    ___CC2DB
0x4BCC      [68]    _systemInit
0x4C10     [272]    _applicationTask
0x4D20      [92]    _applicationInit
0x4D7C      [16]    __Lib_System_InitialSetUpCLKPMC
0x4D8C      [36]    _main
0x4F78      [36]    _InitStaticLink
0x4F9C      [20]    _ZeroStaticLink
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0004       [2]    ?lstr3_Click_IR_Grid_FT90x
0x0006       [2]    ?lstr4_Click_IR_Grid_FT90x
0x0008       [2]    ?lstr5_Click_IR_Grid_FT90x
0x000A       [2]    ?lstr6_Click_IR_Grid_FT90x
0x000C       [2]    ?lstr7_Click_IR_Grid_FT90x
0x000E      [20]    ?lstr1_Click_IR_Grid_FT90x
0x0022      [31]    ?lstr2_Click_IR_Grid_FT90x
0x0041       [1]    __irgrid_Driver_startF
0x0042       [4]    ?lstr1___Lib_Conversions
0x0046       [2]    ?lstr2___Lib_Conversions
0x0048       [4]    ?lstr3___Lib_Conversions
0x004C       [1]    __Lib_I2C_I2CM_highSpeedStatus
0x004D       [1]    __irgrid_Driver__refresh_rate
0x004E       [2]    __irgrid_Driver_k_t1_scale
0x0050       [4]    __Lib_I2C_i2cm_base
0x0054      [88]    __Lib_UART_UART1Struct
0x00AC      [88]    __Lib_UART_UART2Struct
0x0104       [4]    __Lib_UART_UART1
0x0108       [4]    __Lib_UART_UART2
0x010C     [256]    _ir_tmp
0x020C      [64]    _txt
0x024C       [4]    _logger
0x0250     [256]    __irgrid_Driver__eeprom_data
0x0350       [2]    __irgrid_Driver_k_t2_scale
0x0352       [2]    __irgrid_Driver_resolution
0x0354       [4]    __irgrid_Driver_v_th
0x0358       [4]    __irgrid_Driver_k_t1
0x035C       [4]    __irgrid_Driver_k_t2
0x0360       [4]    __irgrid_Driver__temperature_amb
0x0364       [2]    __irgrid_Driver_ptat
0x0366       [1]    __irgrid_Driver__slaveRAM
0x0367       [1]    __irgrid_Driver__slaveEEPROM
0x0368       [4]    __irgrid_Driver_fp_i2cStart
0x036C       [4]    __irgrid_Driver_fp_i2cRead
0x0370     [128]    __irgrid_Driver__ir_data
0x03F0       [4]    __irgrid_Driver_fp_i2cWrite
0x03F4       [2]    __irgrid_Driver_cpix
0x03F6       [2]    __irgrid_Driver_a_common
0x03F8       [4]    __irgrid_Driver_emissivity
0x03FC       [4]    __irgrid_Driver_alpha_cp
0x0400       [2]    __irgrid_Driver_a_i_scale
0x0402       [2]    __irgrid_Driver_b_i_scale
0x0404       [4]    __irgrid_Driver_a_cp
0x0408       [4]    __irgrid_Driver_b_cp
0x040C       [4]    __irgrid_Driver_tgc
0x0410     [256]    __irgrid_Driver__a_data
0x0510     [256]    __irgrid_Driver__b_data
0x0610     [256]    __irgrid_Driver__alpha_a_data
0x0710     [256]    __irgrid_Driver__temperature_data
0x0810       [4]    _I2CM_Soft_Reset_Ptr
0x0814       [4]    _I2CM_Set_Slave_Address_Ptr
0x0818       [4]    _I2CM_Write_Ptr
0x081C       [4]    _I2CM_Write_10Bit_Ptr
0x0820       [4]    _I2CM_Write_Bytes_Ptr
0x0824       [4]    _I2CM_Read_Ptr
0x0828       [4]    _I2CM_Read_10Bit_Ptr
0x082C       [4]    _I2CM_Read_Bytes_Ptr
0x0830       [4]    ___System_CLOCK_IN_KHZ
0x0834       [4]    _UART_Rd_Ptr
0x0838       [4]    _UART_Wr_Ptr
0x083C       [4]    _UART_Rdy_Ptr
0x0840       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x4DB0       [4]    ?ICS__Lib_I2C_i2cm_base
0x4DB4      [88]    ?ICS__Lib_UART_UART1Struct
0x4E0C      [88]    ?ICS__Lib_UART_UART2Struct
0x4E64       [4]    ?ICS__Lib_UART_UART1
0x4E68       [4]    ?ICS__Lib_UART_UART2
0x4E6C      [96]    __MIKROBUS1_GPIO
0x4ECC       [2]    ?ICS?lstr3_Click_IR_Grid_FT90x
0x4ECE       [2]    ?ICS?lstr4_Click_IR_Grid_FT90x
0x4ED0       [2]    ?ICS?lstr5_Click_IR_Grid_FT90x
0x4ED2       [2]    ?ICS?lstr6_Click_IR_Grid_FT90x
0x4ED4       [2]    ?ICS?lstr7_Click_IR_Grid_FT90x
0x4ED6      [20]    ?ICS?lstr1_Click_IR_Grid_FT90x
0x4EEA      [31]    ?ICS?lstr2_Click_IR_Grid_FT90x
0x4F09       [1]    ?ICS__irgrid_Driver_startF
0x4F0A       [4]    ?ICS?lstr1___Lib_Conversions
0x4F0E       [2]    ?ICS?lstr2___Lib_Conversions
0x4F10       [4]    ?ICS?lstr3___Lib_Conversions
0x4F14       [1]    ?ICS__Lib_I2C_I2CM_highSpeedStatus
0x4F18      [40]    __irgrid_Driver__exp_coeff_L0
0x4F40      [36]    __irgrid_Driver__log_coeff_L0
0x4F64      [12]    __MIKROBUS1_I2C
0x4F70       [8]    __IRGRID_I2C_CFG
