`include "defines.v"

module i_accumulatorMUX(
	input [`accMuxSelLen-1:0]	accMuxSel,
	input [7:0] uartDataIn, uartStatIn,
	input [7:0]	accMuxOut,
	input [`immDataLen-1:0]		immData,
	input [7:0] tcLoadIn, tcAccIn,
	input DEFAULT_CLOCK,
	input DEFAULT_RESET,
	input	[7:0]	aluOut
);
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 54)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34)) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 31)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 18)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 11)) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 7)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 9)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 6)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 4)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 5)) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 12)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 4)) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 3)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 3)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 0)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 0)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 4)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 9)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 7)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 8)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 131)) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 255)) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 128)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 2) && (aluOut <= 127)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121)) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 131) && (tcLoadIn <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 4) && (immData <= 109)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15)) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15)) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 86)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 255)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255)) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 167)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 167) && (immData <= 255)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 170) && (tcAccIn <= 255)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 83) && (uartDataIn <= 166)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 81)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 82) && (immData <= 166)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 4)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 80) && (uartStatIn <= 165)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 82)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11)) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 80)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 87) && (tcAccIn <= 169)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 88) && (tcAccIn <= 169)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 131) && (tcLoadIn <= 205)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 172) && (tcAccIn <= 243)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 255)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 67) && (uartDataIn <= 131)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 68) && (uartDataIn <= 131)) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 189)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 191) && (aluOut <= 255)) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 61)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 187)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 189) && (uartStatIn <= 255)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 189) && (uartStatIn <= 255)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 63)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 187)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 120) && (aluOut <= 186)) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 67)) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 66)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 5) && (accMuxSel <= 8)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 188) && (tcAccIn <= 255)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 59)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 1) && (accMuxSel <= 4)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 64) && (aluOut <= 128)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 188) && (tcLoadIn <= 255)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 255)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 64) && (immData <= 126)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 58)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 60)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 63)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 8) && (accMuxSel <= 11)) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 61) && (immData <= 122)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 191) && (immData <= 255)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 58) && (aluOut <= 119)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 188)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 196) && (aluOut <= 255)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 61) && (tcLoadIn <= 123)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 188)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 60) && (uartStatIn <= 123)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 57) && (tcAccIn <= 121)) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 56)) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 190)) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 12) && (accMuxSel <= 15)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 12) && (accMuxSel <= 15)) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 59) && (tcAccIn <= 121)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 62) && (uartStatIn <= 123)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 12) && (accMuxSel <= 15)) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 2) && (aluOut <= 59)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 57)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 131) && (tcLoadIn <= 187)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 85) && (aluOut <= 138)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 254)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 69) && (aluOut <= 127)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 102)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 99) && (uartDataIn <= 151)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 12) && (accMuxSel <= 15)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 199) && (aluOut <= 252)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 139) && (aluOut <= 195)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 192)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 192)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 58) && (immData <= 109)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 157) && (tcAccIn <= 207)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 49)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 152) && (uartDataIn <= 204)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 205) && (uartDataIn <= 255)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 208) && (aluOut <= 255)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 71) && (uartDataIn <= 117)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 42) && (tcAccIn <= 86)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 6)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 6) && (aluOut <= 56)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 210) && (aluOut <= 255)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 210) && (aluOut <= 255)) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 156)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 11)) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 164) && (tcAccIn <= 209)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 82) && (aluOut <= 128)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 51) && (uartDataIn <= 98)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 165) && (tcAccIn <= 208)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 13) && (uartStatIn <= 54)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 121) && (tcLoadIn <= 165)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 12) && (accMuxSel <= 14)) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 46)) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 116) && (aluOut <= 160)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 2)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 211) && (uartDataIn <= 255)) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 209) && (uartStatIn <= 255)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 9)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 123)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 165) && (tcLoadIn <= 208)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 83) && (uartDataIn <= 123)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 4) && (immData <= 47)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 208) && (tcAccIn <= 255)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 47) && (uartDataIn <= 90)) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 15) && (tcAccIn <= 56)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 125) && (tcAccIn <= 169)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 123)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 161) && (aluOut <= 207)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 208)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 208)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 36) && (tcAccIn <= 75)) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 210) && (immData <= 255)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 169)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 2) && (aluOut <= 46)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 168) && (uartStatIn <= 210)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 83) && (immData <= 126)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 170) && (tcAccIn <= 211)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 211) && (uartStatIn <= 255)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 82) && (immData <= 124)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 210)) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 211) && (immData <= 255)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 140) && (immData <= 182)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 41) && (immData <= 81)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 210) && (tcAccIn <= 255)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 41)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 91) && (uartDataIn <= 131)) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 87) && (aluOut <= 128)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 119) && (tcAccIn <= 164)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 79) && (uartStatIn <= 123)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 42) && (immData <= 82)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 213) && (uartDataIn <= 254)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 2) && (tcAccIn <= 42)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 38)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 209) && (tcLoadIn <= 255)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 11)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 38)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 209) && (tcLoadIn <= 255)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 41) && (uartDataIn <= 82)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 38) && (tcAccIn <= 76)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 40) && (aluOut <= 84)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 41)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 69) && (immData <= 109)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 167) && (immData <= 209)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 120)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 212) && (tcAccIn <= 255)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 124) && (aluOut <= 167)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 164)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 215) && (uartDataIn <= 255)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 37) && (tcLoadIn <= 79)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 80) && (uartStatIn <= 121)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 174) && (uartDataIn <= 214)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 73) && (aluOut <= 115)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 39) && (uartStatIn <= 79)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 40)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 76) && (tcAccIn <= 121)) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 34) && (aluOut <= 72)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 125) && (immData <= 166)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 40) && (aluOut <= 81)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 167)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 39) && (aluOut <= 80)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 167) && (tcLoadIn <= 205)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 209)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 163)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 39) && (uartStatIn <= 78)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 209)) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 38) && (tcLoadIn <= 79)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 37)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 122) && (uartStatIn <= 165)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 124) && (uartDataIn <= 166)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 39)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 217) && (immData <= 255)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 39)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 37)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 77) && (tcAccIn <= 118)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 254)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 218) && (immData <= 255)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 38)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 40)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 163)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 28) && (immData <= 60)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 31) && (tcLoadIn <= 65)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 99) && (uartDataIn <= 131)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 167)) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 36)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 170) && (immData <= 210)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 99) && (uartDataIn <= 131)) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 214) && (tcLoadIn <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 173)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 29) && (immData <= 60)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 221) && (aluOut <= 255)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 35)) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 82) && (immData <= 114)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 129) && (uartStatIn <= 165)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 254)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 165) && (uartStatIn <= 197)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 17) && (uartDataIn <= 49)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 220) && (tcAccIn <= 255)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 33) && (uartDataIn <= 66)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 93) && (immData <= 126)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 155)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 120) && (aluOut <= 153)) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 3) && (accMuxSel <= 4)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 157) && (tcAccIn <= 189)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 156)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 31) && (immData <= 59)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 156)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 13) && (accMuxSel <= 14)) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 156) && (tcAccIn <= 189)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 11)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 5) && (accMuxSel <= 6)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 31)) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 90) && (immData <= 122)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 220) && (uartStatIn <= 255)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 220) && (uartStatIn <= 255)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 155)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 88) && (aluOut <= 119)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 29) && (uartStatIn <= 59)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 56) && (aluOut <= 89)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 223)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 220)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 111)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 162)) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 158) && (tcLoadIn <= 189)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 99) && (uartDataIn <= 126)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 222)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 7)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 163) && (aluOut <= 196)) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 34)) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 28) && (tcAccIn <= 58)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 189) && (uartStatIn <= 219)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 89) && (uartStatIn <= 123)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 2) && (tcAccIn <= 30)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 32) && (tcAccIn <= 61)) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 190) && (uartStatIn <= 219)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 29)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 160)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 222) && (tcAccIn <= 255)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 33)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 154) && (immData <= 186)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 223) && (uartDataIn <= 255)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 107) && (uartDataIn <= 134)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 221) && (tcLoadIn <= 255)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 223) && (aluOut <= 252)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 221) && (tcLoadIn <= 255)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 176) && (accMuxOut <= 254)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 67) && (uartDataIn <= 98)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 66) && (uartDataIn <= 98)) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 48) && (aluOut <= 80)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 224) && (uartDataIn <= 255)) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 224) && (uartDataIn <= 255)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 157) && (uartStatIn <= 188)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 196) && (aluOut <= 226)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 195) && (uartDataIn <= 223)) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 198)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 53) && (aluOut <= 86)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 91) && (uartStatIn <= 123)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 170) && (tcAccIn <= 198)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 60) && (immData <= 91)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 59) && (tcAccIn <= 87)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 28)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 154) && (aluOut <= 186)) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 35) && (uartDataIn <= 65)) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 30)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 29) && (uartStatIn <= 57)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 159) && (tcLoadIn <= 187)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 87) && (tcAccIn <= 124)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 22) && (tcLoadIn <= 49)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 28) && (uartDataIn <= 55)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 59) && (tcAccIn <= 86)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 28)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 88) && (tcAccIn <= 124)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 26) && (immData <= 52)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 135) && (aluOut <= 167)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 112) && (tcLoadIn <= 138)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 58) && (uartStatIn <= 88)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 221)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 42) && (aluOut <= 72)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 60) && (uartStatIn <= 90)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 227) && (aluOut <= 255)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 156)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 32)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 53) && (immData <= 81)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 167) && (immData <= 196)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 30) && (tcAccIn <= 58)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 96) && (tcLoadIn <= 123)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 28) && (aluOut <= 57)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 27)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 197) && (aluOut <= 226)) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 227) && (aluOut <= 255)) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 153)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 26) && (uartStatIn <= 51)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 8) && (accMuxSel <= 9)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 156) && (immData <= 183)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 181) && (tcAccIn <= 207)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 110) && (aluOut <= 138)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 199) && (aluOut <= 228)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 25) && (aluOut <= 52)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 178) && (tcAccIn <= 205)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 190) && (tcLoadIn <= 220)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 72) && (uartDataIn <= 98)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 1) && (accMuxSel <= 2)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 107) && (aluOut <= 134)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 10)) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 51) && (immData <= 76)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 61) && (immData <= 89)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 135) && (uartDataIn <= 166)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 62) && (tcAccIn <= 89)) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 180) && (uartStatIn <= 207)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 129) && (tcAccIn <= 156)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 75) && (tcAccIn <= 102)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 88) && (tcAccIn <= 121)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 58) && (aluOut <= 87)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 229) && (aluOut <= 255)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 184) && (immData <= 216)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 26) && (uartStatIn <= 49)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 178) && (uartDataIn <= 204)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 167) && (aluOut <= 195)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 219)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 109) && (uartDataIn <= 131)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 150)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 192) && (tcLoadIn <= 220)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 37) && (tcAccIn <= 61)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 156) && (immData <= 181)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 226) && (uartStatIn <= 255)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 26) && (uartDataIn <= 50)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 175)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 217)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 164) && (tcAccIn <= 189)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 197) && (immData <= 226)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 227) && (immData <= 255)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 1)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 101) && (aluOut <= 128)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 24)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 138) && (uartStatIn <= 165)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 25)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 199) && (tcAccIn <= 227)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 217) && (tcAccIn <= 243)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 208) && (uartStatIn <= 233)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 24) && (tcLoadIn <= 48)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 19) && (aluOut <= 46)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 153)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 26) && (immData <= 50)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 230) && (uartDataIn <= 255)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 162)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 74)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 38) && (immData <= 60)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 25)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 101) && (aluOut <= 127)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 48) && (aluOut <= 74)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 208) && (uartStatIn <= 233)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 29)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 162)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 230) && (aluOut <= 255)) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 163) && (uartDataIn <= 192)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 42) && (uartDataIn <= 66)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 106)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 154)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 231) && (aluOut <= 255)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 139) && (aluOut <= 165)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 85) && (aluOut <= 109)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 231) && (aluOut <= 255)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 191)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 163) && (uartDataIn <= 192)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 62) && (tcAccIn <= 86)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 254)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 27)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 98) && (immData <= 122)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 28)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 228) && (tcAccIn <= 255)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 121) && (tcLoadIn <= 142)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 151) && (tcAccIn <= 177)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 180)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 112) && (uartDataIn <= 131)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 112) && (uartDataIn <= 131)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 131) && (tcLoadIn <= 159)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 50) && (tcLoadIn <= 79)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 52) && (uartStatIn <= 79)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 231) && (uartDataIn <= 255)) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 90) && (tcAccIn <= 121)) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 210) && (uartStatIn <= 234)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 100) && (tcLoadIn <= 123)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 153)) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 204) && (aluOut <= 229)) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 115) && (tcAccIn <= 143)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 23) && (aluOut <= 47)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 194)) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 165) && (tcAccIn <= 187)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 101) && (immData <= 126)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 144) && (tcAccIn <= 169)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 56) && (uartDataIn <= 82)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 100) && (uartStatIn <= 128)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 23) && (aluOut <= 47)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 179) && (aluOut <= 203)) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 116) && (aluOut <= 139)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 67) && (uartDataIn <= 89)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 201) && (tcLoadIn <= 226)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 232) && (aluOut <= 255)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 97) && (uartStatIn <= 123)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 212) && (aluOut <= 233)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 198) && (uartStatIn <= 225)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 180)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 136) && (aluOut <= 160)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 25) && (tcAccIn <= 49)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 142) && (immData <= 166)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 185) && (uartStatIn <= 207)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 168) && (tcAccIn <= 190)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 67) && (tcLoadIn <= 95)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 182) && (immData <= 207)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 50) && (aluOut <= 72)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 154) && (uartStatIn <= 179)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 87) && (tcAccIn <= 114)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 27)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 139) && (tcLoadIn <= 165)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 228) && (tcLoadIn <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 59) && (aluOut <= 84)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 99) && (uartStatIn <= 123)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 162) && (aluOut <= 186)) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 211) && (tcAccIn <= 234)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 23)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 208) && (aluOut <= 230)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 75) && (aluOut <= 100)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 208) && (aluOut <= 230)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 83) && (uartDataIn <= 106)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 188)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 210) && (aluOut <= 231)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 161) && (aluOut <= 184)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 165) && (uartStatIn <= 188)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 71) && (uartDataIn <= 90)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 54) && (tcLoadIn <= 79)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 55) && (uartStatIn <= 79)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 35) && (uartStatIn <= 54)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 189)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 157) && (tcAccIn <= 180)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 233) && (uartDataIn <= 255)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 138) && (aluOut <= 161)) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 140) && (tcAccIn <= 163)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 25)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 23) && (immData <= 43)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 210) && (immData <= 233)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 206) && (tcAccIn <= 230)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 141) && (tcAccIn <= 164)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 205) && (uartDataIn <= 229)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 218) && (aluOut <= 240)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 19)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 22) && (aluOut <= 42)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 185) && (immData <= 209)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 145)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 49) && (tcLoadIn <= 75)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 209) && (immData <= 232)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 232) && (tcAccIn <= 255)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 232) && (tcAccIn <= 255)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 127) && (uartDataIn <= 151)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 232) && (immData <= 255)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 115) && (immData <= 141)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 103) && (aluOut <= 124)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 67) && (tcAccIn <= 86)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 25)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 38) && (tcAccIn <= 57)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 135) && (tcAccIn <= 156)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 152) && (uartDataIn <= 177)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 234) && (aluOut <= 255)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 212) && (tcAccIn <= 234)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 102)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 25)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 169) && (uartDataIn <= 192)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 38) && (uartDataIn <= 59)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 60) && (uartDataIn <= 82)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 172) && (tcAccIn <= 191)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 101) && (tcLoadIn <= 120)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 232) && (tcAccIn <= 255)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 76) && (tcLoadIn <= 99)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 208) && (tcAccIn <= 230)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 211) && (uartDataIn <= 232)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 189) && (uartStatIn <= 209)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 34) && (tcLoadIn <= 53)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 21)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 188) && (tcAccIn <= 210)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 188) && (uartDataIn <= 208)) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 77) && (immData <= 100)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 140) && (immData <= 162)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 211)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 39) && (uartStatIn <= 59)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 209) && (immData <= 231)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 207)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 50) && (uartStatIn <= 73)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 32) && (uartStatIn <= 48)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 24)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 69) && (immData <= 91)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 94) && (aluOut <= 115)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 19) && (uartStatIn <= 38)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 191) && (tcAccIn <= 212)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 17) && (tcAccIn <= 37)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 188) && (tcAccIn <= 208)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 175) && (aluOut <= 195)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 79) && (tcAccIn <= 98)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 74) && (uartStatIn <= 96)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 102) && (immData <= 122)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 145) && (immData <= 166)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 125) && (aluOut <= 145)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 189) && (tcLoadIn <= 210)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 232) && (tcLoadIn <= 255)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 154) && (aluOut <= 178)) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 230)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 203)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 144) && (uartStatIn <= 163)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 165) && (immData <= 186)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 99) && (aluOut <= 119)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 144)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 217) && (tcAccIn <= 235)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 18)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 22)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 22)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 144)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 214) && (tcAccIn <= 234)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 214) && (tcLoadIn <= 236)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 127)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 20) && (aluOut <= 39)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 185) && (aluOut <= 207)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 116) && (aluOut <= 135)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 59) && (tcAccIn <= 78)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 78) && (aluOut <= 98)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 13) && (uartStatIn <= 31)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 235) && (immData <= 255)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 233) && (immData <= 255)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 235) && (immData <= 255)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 187)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 129) && (accMuxOut <= 189)) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 213) && (tcAccIn <= 234)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 100) && (uartDataIn <= 117)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 211) && (tcLoadIn <= 231)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 209) && (uartDataIn <= 230)) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 39) && (aluOut <= 59)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 22)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 188) && (tcAccIn <= 207)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 44) && (immData <= 62)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 82) && (immData <= 101)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 58) && (immData <= 76)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 213) && (uartDataIn <= 232)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 58) && (aluOut <= 77)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 41) && (tcAccIn <= 58)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 43) && (immData <= 60)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 215) && (immData <= 233)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 146) && (tcAccIn <= 167)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 21)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 170) && (tcAccIn <= 187)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 187)) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 126) && (accMuxOut <= 187)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 17) && (tcAccIn <= 36)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 207) && (accMuxOut <= 254)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 207) && (accMuxOut <= 254)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 119) && (tcAccIn <= 140)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 128)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 187) && (uartDataIn <= 204)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 103) && (aluOut <= 121)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 145) && (immData <= 164)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 21) && (uartDataIn <= 41)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 3)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 210)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 167) && (aluOut <= 186)) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 142) && (tcAccIn <= 160)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 215) && (tcAccIn <= 234)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 19) && (uartDataIn <= 37)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 96) && (uartStatIn <= 114)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 100) && (aluOut <= 118)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 143) && (tcLoadIn <= 165)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 58) && (tcAccIn <= 76)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 67) && (tcAccIn <= 83)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 85) && (aluOut <= 102)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 20) && (aluOut <= 38)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 199) && (aluOut <= 218)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 20) && (tcAccIn <= 40)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 207)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 16)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 146) && (aluOut <= 167)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 99)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 195) && (tcLoadIn <= 214)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 100)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 188) && (aluOut <= 209)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 77) && (tcAccIn <= 95)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 96) && (tcAccIn <= 118)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 73) && (aluOut <= 93)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 63) && (immData <= 81)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 234) && (tcLoadIn <= 255)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 25) && (aluOut <= 40)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 235) && (tcAccIn <= 255)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 146) && (aluOut <= 165)) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 80) && (uartStatIn <= 99)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 235) && (tcAccIn <= 255)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 188) && (uartDataIn <= 205)) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 11)) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 206)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 15) && (aluOut <= 33)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 206)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 205) && (uartDataIn <= 223)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 79) && (uartStatIn <= 98)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 19) && (immData <= 37)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 220) && (aluOut <= 237)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 31) && (immData <= 45)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 167) && (immData <= 184)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 234) && (uartStatIn <= 255)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 184)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 19)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 16)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 19)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 59) && (tcAccIn <= 75)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 60) && (uartStatIn <= 78)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 223) && (aluOut <= 240)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 20)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 222) && (immData <= 238)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 189) && (uartStatIn <= 205)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 235) && (uartStatIn <= 255)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 205) && (aluOut <= 222)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 16)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 13)) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70)) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 238) && (aluOut <= 255)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 172) && (tcAccIn <= 187)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 151)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 66)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 39) && (aluOut <= 57)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 148)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 61) && (immData <= 78)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 236) && (tcAccIn <= 255)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 15)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 20) && (uartDataIn <= 37)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 207)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 170) && (aluOut <= 186)) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 120) && (aluOut <= 137)) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 139) && (tcAccIn <= 157)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 238) && (aluOut <= 255)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 43) && (aluOut <= 61)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 46) && (immData <= 62)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 215) && (tcLoadIn <= 233)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 179) && (tcAccIn <= 195)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 235) && (tcAccIn <= 255)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 66)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 32) && (tcAccIn <= 49)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 234) && (uartStatIn <= 255)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 207) && (accMuxOut <= 254)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 125)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 40) && (aluOut <= 58)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 84) && (tcAccIn <= 102)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 58) && (aluOut <= 74)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 28) && (immData <= 42)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 206) && (uartStatIn <= 222)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 18) && (uartDataIn <= 34)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 195) && (tcAccIn <= 213)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 206) && (uartDataIn <= 223)) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 141)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 24) && (aluOut <= 39)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 51) && (uartDataIn <= 71)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 15)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 239) && (aluOut <= 255)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 79) && (immData <= 97)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 203) && (aluOut <= 219)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 131) && (tcLoadIn <= 149)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 45) && (aluOut <= 62)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 239) && (aluOut <= 255)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 15) && (tcAccIn <= 31)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 155)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 65) && (aluOut <= 84)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 189) && (aluOut <= 207)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 98)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 222) && (aluOut <= 237)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 14)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 19)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 115) && (uartStatIn <= 137)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 104)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 128) && (aluOut <= 143)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 19) && (uartDataIn <= 34)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 169) && (uartDataIn <= 186)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 23) && (tcAccIn <= 42)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 16) && (tcAccIn <= 32)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 33) && (tcAccIn <= 49)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 99) && (tcAccIn <= 121)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 27) && (uartStatIn <= 40)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 158) && (tcAccIn <= 174)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 139)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 6)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 190) && (aluOut <= 207)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 140) && (tcAccIn <= 156)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 35) && (uartDataIn <= 50)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 109) && (uartDataIn <= 121)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 95) && (uartStatIn <= 109)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 77) && (uartStatIn <= 94)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 60) && (uartStatIn <= 76)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 143)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 156) && (immData <= 169)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 18)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 138)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 62) && (aluOut <= 80)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 15)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 206)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 155)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 238) && (tcAccIn <= 255)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 173) && (aluOut <= 188)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 238) && (tcAccIn <= 255)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 190) && (uartDataIn <= 204)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 149) && (uartDataIn <= 168)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 139) && (aluOut <= 155)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 156) && (aluOut <= 174)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 122) && (aluOut <= 138)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 29) && (uartStatIn <= 42)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 43) && (uartStatIn <= 59)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 17) && (uartStatIn <= 33)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 119) && (aluOut <= 135)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 223) && (aluOut <= 238)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 5)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 58) && (aluOut <= 72)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 179) && (tcAccIn <= 193)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 209) && (aluOut <= 223)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 172) && (uartStatIn <= 188)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 139)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 47) && (immData <= 60)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 38) && (uartDataIn <= 52)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 109) && (uartDataIn <= 120)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 38) && (uartDataIn <= 52)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 217) && (tcAccIn <= 230)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 136) && (aluOut <= 150)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 69) && (aluOut <= 89)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 34) && (aluOut <= 49)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 133) && (tcAccIn <= 147)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 240) && (uartDataIn <= 255)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 35) && (tcAccIn <= 49)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 123) && (aluOut <= 138)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 15) && (tcAccIn <= 29)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 14)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 40) && (uartStatIn <= 54)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 240) && (uartDataIn <= 255)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 131) && (aluOut <= 145)) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 146) && (tcAccIn <= 161)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 81) && (uartDataIn <= 94)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 63) && (aluOut <= 80)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 29) && (aluOut <= 44)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 16) && (tcLoadIn <= 33)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 50) && (uartDataIn <= 66)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 181) && (tcAccIn <= 194)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 137) && (aluOut <= 151)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 240) && (uartDataIn <= 255)) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 14)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 69)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 161) && (tcAccIn <= 178)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 196) && (tcAccIn <= 214)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 18)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 156) && (uartStatIn <= 171)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 239) && (immData <= 255)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 175) && (tcAccIn <= 189)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 90) && (uartDataIn <= 108)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 18)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 180) && (tcLoadIn <= 194)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 13)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 100) && (aluOut <= 115)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 148) && (tcAccIn <= 164)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 178) && (accMuxOut <= 218)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 75) && (aluOut <= 91)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 162) && (tcAccIn <= 177)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 35) && (uartDataIn <= 49)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 80) && (uartStatIn <= 95)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 47) && (immData <= 60)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 7)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 4)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 8)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 223) && (tcAccIn <= 237)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 223) && (tcAccIn <= 237)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 144) && (aluOut <= 160)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 142) && (tcAccIn <= 156)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 224) && (uartDataIn <= 239)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 9) && (tcAccIn <= 20)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 193) && (tcAccIn <= 207)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 63)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 40) && (aluOut <= 56)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 76) && (tcAccIn <= 90)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 98) && (uartStatIn <= 110)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 140)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 224) && (uartDataIn <= 239)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 223) && (uartStatIn <= 239)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 14)) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 15)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 224) && (uartDataIn <= 239)) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 188) && (aluOut <= 204)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 180) && (accMuxOut <= 218)) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 86) && (aluOut <= 99)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 62) && (tcAccIn <= 76)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 194) && (tcAccIn <= 208)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 125) && (tcAccIn <= 139)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 148)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 136) && (uartDataIn <= 151)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 224) && (aluOut <= 238)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 105) && (aluOut <= 119)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 46) && (tcAccIn <= 58)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 208) && (uartDataIn <= 223)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 224) && (uartStatIn <= 239)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 202)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 14) && (aluOut <= 28)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 67) && (uartDataIn <= 82)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 17)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 49) && (uartStatIn <= 65)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 96) && (immData <= 109)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254)) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 218)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 2) && (tcAccIn <= 13)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 165) && (tcAccIn <= 178)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 2) && (tcAccIn <= 13)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 108) && (aluOut <= 122)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 41) && (aluOut <= 57)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 177)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 30) && (tcAccIn <= 45)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 108) && (aluOut <= 122)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 28) && (immData <= 40)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 108)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 66) && (uartDataIn <= 81)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 208) && (aluOut <= 221)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 58) && (aluOut <= 69)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 155)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 10)) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 62) && (tcAccIn <= 75)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 61)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 51) && (uartDataIn <= 65)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 38) && (uartDataIn <= 50)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 170) && (immData <= 186)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 169) && (immData <= 182)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 240) && (uartStatIn <= 255)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 17) && (uartStatIn <= 31)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 238) && (tcLoadIn <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 180)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 165) && (tcAccIn <= 177)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 118) && (tcAccIn <= 134)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 25) && (uartDataIn <= 37)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 157) && (tcAccIn <= 171)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 64) && (tcAccIn <= 76)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 122) && (uartDataIn <= 135)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 100) && (uartStatIn <= 110)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 196) && (aluOut <= 211)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 31) && (tcAccIn <= 45)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 18) && (tcAccIn <= 30)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 198) && (immData <= 214)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 133) && (tcAccIn <= 145)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 165) && (tcAccIn <= 177)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 25) && (uartDataIn <= 37)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 94) && (aluOut <= 107)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 123) && (aluOut <= 136)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 223) && (tcLoadIn <= 236)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 201) && (tcLoadIn <= 214)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179)) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 51) && (aluOut <= 64)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 181) && (tcAccIn <= 192)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 146) && (uartDataIn <= 161)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 177) && (uartDataIn <= 192)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 134)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 140) && (immData <= 154)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 13)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 211) && (uartStatIn <= 223)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 179)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 9)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102)) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 77) && (tcAccIn <= 89)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 152) && (uartDataIn <= 168)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 162) && (uartDataIn <= 176)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 141) && (uartStatIn <= 155)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 35) && (immData <= 46)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 28) && (uartStatIn <= 39)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 189) && (uartStatIn <= 199)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 211) && (uartStatIn <= 222)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 9)) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 19) && (aluOut <= 33)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 151) && (aluOut <= 167)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 93)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 14)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 177) && (aluOut <= 189)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 69) && (uartDataIn <= 81)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 6) && (aluOut <= 20)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 84) && (uartStatIn <= 97)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 175) && (uartStatIn <= 188)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 26) && (uartDataIn <= 37)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 141) && (aluOut <= 154)) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 95) && (uartDataIn <= 111)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 67) && (uartDataIn <= 80)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 15)) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 84) && (accMuxOut <= 117)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 147) && (aluOut <= 160)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 243) && (uartDataIn <= 254)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 166) && (tcAccIn <= 177)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 89) && (tcAccIn <= 102)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 105) && (tcAccIn <= 121)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 207) && (aluOut <= 218)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 7) && (uartStatIn <= 17)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 195) && (immData <= 207)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 181) && (tcAccIn <= 191)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 221)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 119) && (accMuxOut <= 155)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 178) && (tcAccIn <= 189)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 77) && (tcAccIn <= 88)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 96) && (aluOut <= 107)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 21) && (aluOut <= 32)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 82) && (aluOut <= 94)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 92) && (aluOut <= 104)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 107) && (aluOut <= 119)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 201) && (tcAccIn <= 215)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 53) && (uartDataIn <= 66)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 178) && (tcAccIn <= 189)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 13)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 53) && (uartDataIn <= 66)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 152) && (aluOut <= 167)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 67)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 254)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 11) && (tcAccIn <= 19)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 208) && (tcAccIn <= 222)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 116) && (aluOut <= 127)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 176) && (uartDataIn <= 189)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 145)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 142) && (uartDataIn <= 153)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 33) && (aluOut <= 44)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 140) && (immData <= 152)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 17) && (tcAccIn <= 28)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 47) && (tcAccIn <= 56)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 29) && (uartStatIn <= 39)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 16) && (uartStatIn <= 28)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 40) && (uartStatIn <= 49)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 31) && (uartStatIn <= 40)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 108)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 90) && (tcAccIn <= 102)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 118)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 38) && (tcAccIn <= 49)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 142) && (tcAccIn <= 152)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 21) && (tcAccIn <= 34)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 179) && (uartDataIn <= 192)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 152) && (uartStatIn <= 163)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 95) && (aluOut <= 106)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 15) && (uartStatIn <= 27)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 142) && (tcAccIn <= 152)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 66) && (uartStatIn <= 79)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 140)) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 22) && (aluOut <= 33)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 25) && (tcAccIn <= 37)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 34) && (aluOut <= 44)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 179) && (tcAccIn <= 189)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 91) && (tcAccIn <= 104)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 71) && (uartStatIn <= 83)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 196) && (aluOut <= 208)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 130) && (aluOut <= 140)) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 155) && (aluOut <= 169)) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 16) && (immData <= 29)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 140)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 11)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 11)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 14) && (tcAccIn <= 24)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 45) && (aluOut <= 57)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 53) && (aluOut <= 64)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 224) && (tcAccIn <= 234)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 224) && (tcAccIn <= 234)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 177) && (uartDataIn <= 189)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 166) && (uartDataIn <= 178)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 85) && (aluOut <= 95)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 45) && (aluOut <= 57)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 11)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 38) && (tcAccIn <= 48)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 222)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 244) && (tcAccIn <= 255)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 244) && (tcAccIn <= 255)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 27) && (tcAccIn <= 38)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 169) && (tcAccIn <= 180)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 157) && (tcAccIn <= 168)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 7) && (uartStatIn <= 15)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 245) && (uartStatIn <= 255)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 109) && (uartDataIn <= 117)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 121) && (uartDataIn <= 131)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 12) && (uartDataIn <= 24)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 62) && (aluOut <= 72)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 104) && (aluOut <= 115)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 67) && (tcAccIn <= 76)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 208) && (tcAccIn <= 220)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 117)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 13) && (uartDataIn <= 24)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 152) && (uartDataIn <= 164)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 39) && (tcAccIn <= 49)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 197) && (tcAccIn <= 207)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 99) && (uartDataIn <= 111)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 10)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 8) && (tcAccIn <= 17)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 35) && (uartStatIn <= 42)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 197)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 223) && (uartStatIn <= 234)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 95) && (uartDataIn <= 108)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12)) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 189)) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 83) && (aluOut <= 92)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 130) && (tcAccIn <= 141)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 232) && (tcAccIn <= 243)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 232) && (tcAccIn <= 243)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 178) && (tcAccIn <= 187)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 60) && (uartStatIn <= 70)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 14) && (immData <= 27)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 200)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 18) && (uartStatIn <= 28)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 14) && (uartDataIn <= 25)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 13)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 92)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 34) && (aluOut <= 42)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 93) && (aluOut <= 103)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 49) && (tcAccIn <= 57)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 119) && (tcAccIn <= 132)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 126) && (aluOut <= 136)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 116) && (aluOut <= 125)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 8) && (tcAccIn <= 16)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 8) && (tcAccIn <= 16)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 40) && (tcAccIn <= 49)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 170) && (tcAccIn <= 180)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 99)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 233) && (accMuxOut <= 254)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 40) && (aluOut <= 50)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 62) && (aluOut <= 71)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 221) && (tcAccIn <= 230)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 221) && (tcAccIn <= 230)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 42) && (uartDataIn <= 49)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 17) && (tcAccIn <= 26)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 40) && (aluOut <= 50)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 120) && (aluOut <= 130)) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 83) && (uartDataIn <= 90)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 77) && (accMuxOut <= 104)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 10)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 220)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 137) && (aluOut <= 146)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 199)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 179) && (tcAccIn <= 187)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 168) && (uartDataIn <= 178)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 12) && (aluOut <= 24)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 110) && (uartStatIn <= 123)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 88) && (uartStatIn <= 99)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 15) && (tcAccIn <= 23)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 58)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 206)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 100) && (accMuxOut <= 127)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 153) && (tcAccIn <= 164)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 161) && (aluOut <= 172)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 116) && (aluOut <= 124)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 12)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 8) && (tcAccIn <= 15)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 165) && (uartStatIn <= 174)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 141) && (uartStatIn <= 151)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 29) && (tcAccIn <= 39)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 25) && (immData <= 34)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 209) && (immData <= 221)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 153) && (tcAccIn <= 164)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 131)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 79) && (accMuxOut <= 104)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 131)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 184)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 183) && (accMuxOut <= 207)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 43) && (aluOut <= 53)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 73) && (aluOut <= 85)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 119) && (tcAccIn <= 130)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 246) && (tcAccIn <= 255)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 222) && (tcAccIn <= 230)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 222) && (tcAccIn <= 230)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 246) && (tcAccIn <= 255)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 131) && (aluOut <= 139)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 165) && (uartDataIn <= 175)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 140) && (uartDataIn <= 149)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 42) && (tcAccIn <= 50)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 11)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 203)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 22) && (aluOut <= 30)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 31) && (aluOut <= 39)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 12) && (aluOut <= 23)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 132) && (tcAccIn <= 141)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 176)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 41) && (tcAccIn <= 49)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 154) && (uartDataIn <= 165)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 69) && (uartStatIn <= 78)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 51) && (tcAccIn <= 58)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 120) && (aluOut <= 129)) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 132) && (tcAccIn <= 141)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 112) && (uartDataIn <= 117)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 42)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 43)) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 129) && (accMuxOut <= 155)) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 163) && (accMuxOut <= 189)) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 20) && (tcAccIn <= 29)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 53) && (aluOut <= 61)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 72) && (aluOut <= 84)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 140) && (tcAccIn <= 148)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 99) && (uartDataIn <= 108)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 132)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 39) && (immData <= 47)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 131)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 119) && (tcAccIn <= 129)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 235) && (tcAccIn <= 245)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 235) && (tcAccIn <= 245)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 200) && (tcAccIn <= 208)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 58) && (uartDataIn <= 68)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 113)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 131)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 111) && (uartStatIn <= 123)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 79) && (uartStatIn <= 87)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 25) && (uartStatIn <= 33)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 43) && (uartStatIn <= 50)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 200) && (uartStatIn <= 210)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 131)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 70)) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 207) && (accMuxOut <= 230)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 21) && (tcAccIn <= 29)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 131) && (tcAccIn <= 139)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 167) && (aluOut <= 176)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 247) && (tcAccIn <= 255)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 171) && (tcAccIn <= 178)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 16) && (tcAccIn <= 23)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 188) && (tcAccIn <= 196)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 171) && (tcAccIn <= 178)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 60) && (uartStatIn <= 68)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 199) && (aluOut <= 209)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 148) && (immData <= 156)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 70) && (aluOut <= 81)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 14) && (immData <= 24)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 16) && (uartStatIn <= 24)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 180)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 180)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 238) && (accMuxOut <= 254)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 238) && (accMuxOut <= 254)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 82)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 232)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 8) && (tcAccIn <= 14)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 112)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 150) && (uartDataIn <= 158)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 8) && (tcAccIn <= 14)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 194)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 208)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 55) && (aluOut <= 61)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 248) && (tcAccIn <= 255)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 217) && (tcAccIn <= 223)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 217) && (tcAccIn <= 223)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 132) && (aluOut <= 139)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 24) && (tcAccIn <= 32)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 24) && (tcAccIn <= 32)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 223) && (tcLoadIn <= 230)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 87) && (accMuxOut <= 108)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 43) && (accMuxOut <= 62)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 127)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 52)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 210) && (accMuxOut <= 230)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 12) && (aluOut <= 21)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 12) && (aluOut <= 21)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 8) && (tcAccIn <= 13)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 58) && (tcAccIn <= 66)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 8)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 157) && (tcAccIn <= 165)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 33) && (tcAccIn <= 41)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 50) && (uartStatIn <= 59)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 69) && (immData <= 76)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 239)) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 206)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 199)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 77) && (accMuxOut <= 96)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 14) && (tcAccIn <= 20)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 238) && (tcAccIn <= 246)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 156) && (immData <= 162)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 199) && (accMuxOut <= 218)) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 180) && (accMuxOut <= 198)) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 155)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 155)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 227)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 155)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 7)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 45) && (aluOut <= 52)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 239) && (tcAccIn <= 247)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 9) && (tcAccIn <= 13)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 33) && (tcAccIn <= 40)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 7)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 141)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 7)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 51) && (uartStatIn <= 59)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 112) && (uartDataIn <= 115)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 85) && (accMuxOut <= 102)) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 48)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 48) && (accMuxOut <= 70)) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 87) && (accMuxOut <= 104)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 87) && (accMuxOut <= 104)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 76)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 49)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 160) && (accMuxOut <= 180)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 78)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 30) && (tcAccIn <= 37)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 73) && (aluOut <= 82)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 42) && (aluOut <= 50)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 149) && (tcAccIn <= 155)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 156) && (tcAccIn <= 164)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 124) && (aluOut <= 131)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 11) && (aluOut <= 20)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 160) && (accMuxOut <= 179)) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 240) && (accMuxOut <= 254)) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 203)) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 155)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 240) && (accMuxOut <= 254)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 224) && (accMuxOut <= 239)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 203)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 201) && (accMuxOut <= 218)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 203)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 117)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 23) && (tcAccIn <= 30)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 152) && (uartDataIn <= 159)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 23) && (tcAccIn <= 30)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 140)) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 159)) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 241) && (accMuxOut <= 254)) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 47)) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 159)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 76)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 15) && (tcAccIn <= 19)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 232) && (tcAccIn <= 238)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 215) && (tcAccIn <= 221)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 215) && (tcAccIn <= 221)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 114) && (tcAccIn <= 124)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 164) && (tcAccIn <= 170)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 84) && (immData <= 91)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 235) && (uartStatIn <= 244)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 85)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 144) && (accMuxOut <= 161)) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 119) && (accMuxOut <= 137)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 51) && (uartDataIn <= 57)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 159) && (uartDataIn <= 167)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 53) && (tcAccIn <= 56)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 6)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 71) && (uartDataIn <= 76)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 235) && (tcLoadIn <= 242)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 84)) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 172)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 122) && (accMuxOut <= 140)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 237)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 138) && (accMuxOut <= 155)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 25) && (tcAccIn <= 31)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 157) && (tcAccIn <= 163)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 139)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 148) && (immData <= 152)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 47) && (uartStatIn <= 54)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 226) && (tcAccIn <= 230)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 80) && (accMuxOut <= 92)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 243) && (accMuxOut <= 254)) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 38) && (accMuxOut <= 49)) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 243) && (accMuxOut <= 254)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 157)) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 173)) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 127)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 138) && (accMuxOut <= 154)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 137)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 237)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 237)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 70) && (tcAccIn <= 75)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 232) && (tcAccIn <= 237)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 165) && (tcAccIn <= 170)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 218) && (aluOut <= 223)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 167)) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 240)) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 51) && (accMuxOut <= 70)) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 84) && (accMuxOut <= 95)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 85)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 254)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 32) && (tcAccIn <= 37)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 217) && (tcAccIn <= 220)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 125) && (accMuxOut <= 140)) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 207) && (accMuxOut <= 223)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 121)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 220)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 220)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 208) && (tcAccIn <= 215)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 235) && (aluOut <= 240)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 4) && (immData <= 9)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 237) && (tcAccIn <= 243)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 119)) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 199)) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 218)) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 134)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 85)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 82) && (accMuxOut <= 92)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 51) && (accMuxOut <= 67)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 218)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 208) && (tcAccIn <= 214)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 113) && (tcAccIn <= 121)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 161) && (uartDataIn <= 166)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 15) && (aluOut <= 20)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 87) && (uartDataIn <= 90)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 79) && (accMuxOut <= 90)) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 49) && (accMuxOut <= 62)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 33)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 70)) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 119)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 243)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 40) && (aluOut <= 44)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 161) && (aluOut <= 165)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 242)) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 131)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 41)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 183) && (accMuxOut <= 195)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 207) && (accMuxOut <= 218)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 242)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 96) && (accMuxOut <= 111)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 155) && (accMuxOut <= 167)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 17) && (uartDataIn <= 20)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 25) && (tcAccIn <= 29)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 112) && (uartDataIn <= 114)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 19) && (accMuxOut <= 54)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 91) && (accMuxOut <= 102)) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 51) && (accMuxOut <= 62)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 197) && (accMuxOut <= 206)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 173) && (accMuxOut <= 187)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 167)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 129) && (accMuxOut <= 143)) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 175) && (accMuxOut <= 189)) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 20) && (tcAccIn <= 24)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 215)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 28) && (immData <= 33)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 122) && (accMuxOut <= 131)) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152)) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 108)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 79)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 218)) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 119)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 31)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 43)) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 47) && (aluOut <= 50)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 68) && (aluOut <= 72)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 214)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 47) && (aluOut <= 50)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 85) && (accMuxOut <= 92)) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 78)) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 197) && (accMuxOut <= 203)) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 145)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 32)) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 230)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 127)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 82)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 116)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 180)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 230)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 140) && (immData <= 143)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 114) && (accMuxOut <= 123)) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 87) && (accMuxOut <= 92)) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 150)) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 179)) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 42) && (accMuxOut <= 49)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 62)) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 52)) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 129) && (accMuxOut <= 140)) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 81)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 62) && (tcAccIn <= 66)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 73) && (tcAccIn <= 75)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 248) && (tcLoadIn <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 251) && (aluOut <= 252)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 85) && (accMuxOut <= 91)) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 84)) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 218)) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 155)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 30) && (accMuxOut <= 37)) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 104)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 131) && (aluOut <= 132)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 6) && (aluOut <= 7)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 102)) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 160) && (accMuxOut <= 167)) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 195)) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 177)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 195)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 114) && (accMuxOut <= 121)) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 151) && (accMuxOut <= 159)) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 230)) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 148) && (accMuxOut <= 155)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 178) && (accMuxOut <= 187)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 51) && (uartStatIn <= 54)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 87) && (uartDataIn <= 88)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 113)) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 75)) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 78) && (accMuxOut <= 85)) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 148) && (accMuxOut <= 154)) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 163) && (accMuxOut <= 167)) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 201) && (accMuxOut <= 207)) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 180) && (accMuxOut <= 189)) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 29)) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 74) && (tcAccIn <= 75)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 199) && (aluOut <= 201)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 115)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 75) && (uartDataIn <= 76)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 77)) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 78) && (accMuxOut <= 84)) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 147)) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 180) && (accMuxOut <= 187)) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 147)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 28)) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 29) && (accMuxOut <= 34)) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 189)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 235) && (aluOut <= 236)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 207) && (aluOut <= 209)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 102)) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 227)) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 42)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 9) && (tcAccIn <= 10)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 251)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 169)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 25) && (tcAccIn <= 27)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (tcLoadIn >= 189) && (tcLoadIn <= 213) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 195) && (tcLoadIn <= 255) ##4 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 140)) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 155) && (accMuxOut <= 161)) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 140)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 132)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 116)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 48) && (uartDataIn <= 49)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 13)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 2)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 40)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 6)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 143)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 13)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 58) && (immData <= 60)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) && (tcLoadIn >= 57) && (tcLoadIn <= 95)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 210)) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 68)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 55) && (aluOut <= 56)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 26) && (tcAccIn <= 27)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 27)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 51) && (uartStatIn <= 53)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 40)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 47)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) && (aluOut >= 168) && (aluOut <= 217) ##4 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 87)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 114)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 112)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 100)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (tcLoadIn >= 0) && (tcLoadIn <= 13)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) && (accMuxSel == 0)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##2 (tcAccIn >= 152) && (tcAccIn <= 178) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 172)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 38) && (tcAccIn <= 76) ##1 (accMuxOut >= 70) && (accMuxOut <= 106) ##3 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 92) && (accMuxOut <= 96)) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 75)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 50)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 131)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 17)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 84) && (tcAccIn <= 166) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 80) && (tcAccIn <= 164) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 50)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 7)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 252)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 235)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 223)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 47)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 15)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 83)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 75)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn >= 12) && (tcAccIn <= 106) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (immData >= 183) && (immData <= 203)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 39) && (immData <= 40)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn >= 190) && (tcAccIn <= 200)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (uartStatIn >= 171) && (uartStatIn <= 188) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 70)) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 70)) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 74)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 70)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (tcLoadIn >= 159) && (tcLoadIn <= 244)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (uartDataIn >= 165) && (uartDataIn <= 252)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 139)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 15) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 9)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (accMuxOut >= 172) && (accMuxOut <= 236)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (immData >= 139) && (immData <= 162) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 56)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 12) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 240)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 152)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 148)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 156)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 53)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 29)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 56)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 31)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 54)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (tcAccIn >= 159) && (tcAccIn <= 167) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (tcLoadIn >= 189) && (tcLoadIn <= 198) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 117)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 88)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 76)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (immData >= 100) && (immData <= 129)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 13)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartDataIn >= 29) && (uartDataIn <= 54) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcAccIn >= 185) && (tcAccIn <= 204) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (aluOut >= 183) && (aluOut <= 216) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (accMuxSel >= 5) && (accMuxSel <= 8) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##2 (immData >= 17) && (immData <= 28) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (immData >= 142) && (immData <= 170) ##2 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (immData >= 104) && (immData <= 140) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (uartStatIn >= 14) && (uartStatIn <= 27) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 136) && (tcLoadIn <= 194) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##1 (uartDataIn >= 161) && (uartDataIn <= 206) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (aluOut >= 206) && (aluOut <= 250)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (immData >= 59) && (immData <= 82)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (aluOut >= 165) && (aluOut <= 177)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (aluOut >= 211) && (aluOut <= 238)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 224)) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (uartStatIn >= 153) && (uartStatIn <= 171) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 151) && (uartDataIn <= 203) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 125) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 186) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 85) && (immData <= 171) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (tcAccIn >= 245) && (tcAccIn <= 251)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 122) && (tcLoadIn <= 255) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 86) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 255) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 47)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 73)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 169) && (aluOut <= 255) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 255) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (uartDataIn >= 165) && (uartDataIn <= 200)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (aluOut >= 0) && (aluOut <= 107)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (immData >= 7) && (immData <= 106)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 173) && (uartDataIn <= 254) ##1 (tcLoadIn >= 85) && (tcLoadIn <= 165) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 78) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 115) && (tcAccIn <= 162) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 156) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 49)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 48)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 20)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 10)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##4 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (immData >= 226) && (immData <= 241) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (tcAccIn >= 69) && (tcAccIn <= 91) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcLoadIn >= 106) && (tcLoadIn <= 109) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 47)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 167) && (tcAccIn <= 255) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 165) && (tcAccIn <= 255) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (accMuxOut >= 4) && (accMuxOut <= 52)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 8)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 199)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (tcLoadIn >= 172) && (tcLoadIn <= 197)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 207)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 236)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 162)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 115) && (tcAccIn <= 162) ##4 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 147)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 140)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 46)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 26)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcLoadIn >= 164) && (tcLoadIn <= 170) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 122) && (aluOut <= 136) ##4 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 108) ##1 (accMuxOut >= 225) && (accMuxOut <= 252) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) ##1 (accMuxOut >= 225) && (accMuxOut <= 252) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (tcAccIn >= 164) && (tcAccIn <= 167) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 121) && (aluOut <= 142) ##4 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (uartDataIn >= 118) && (uartDataIn <= 129)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (accMuxSel == 8)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn >= 116) && (uartStatIn <= 145) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (tcLoadIn >= 189) && (tcLoadIn <= 193) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (tcLoadIn >= 208) && (tcLoadIn <= 213) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (immData >= 104) && (immData <= 112) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (immData >= 142) && (immData <= 164) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (uartStatIn >= 191) && (uartStatIn <= 197) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (immData >= 230) && (immData <= 241) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcLoadIn >= 103) && (tcLoadIn <= 108)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcAccIn >= 56) && (tcAccIn <= 65)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (tcLoadIn >= 39) && (tcLoadIn <= 61) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 4) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (uartStatIn >= 60) && (uartStatIn <= 64) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 15) ##3 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartStatIn >= 159) && (uartStatIn <= 162)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (tcLoadIn >= 10) && (tcLoadIn <= 13)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (immData >= 108) && (immData <= 129)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 62) && (uartStatIn <= 123) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (aluOut >= 229) && (aluOut <= 253) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartStatIn >= 120) && (uartStatIn <= 161) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcLoadIn >= 201) && (tcLoadIn <= 247) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcAccIn >= 52) && (tcAccIn <= 68) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartStatIn >= 33) && (uartStatIn <= 47) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartStatIn >= 179) && (uartStatIn <= 206) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcLoadIn >= 124) && (tcLoadIn <= 130) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (accMuxSel >= 3) && (accMuxSel <= 4) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (uartStatIn >= 106) && (uartStatIn <= 144)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcAccIn >= 185) && (tcAccIn <= 191) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (accMuxOut >= 113) && (accMuxOut <= 137) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartDataIn >= 105) && (uartDataIn <= 122) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (aluOut >= 75) && (aluOut <= 86) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut >= 230) && (aluOut <= 234) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (accMuxSel >= 6) && (accMuxSel <= 8) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 65) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (aluOut >= 228) && (aluOut <= 237)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (aluOut >= 219) && (aluOut <= 240)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn >= 190) && (tcAccIn <= 195)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (tcAccIn >= 65) && (tcAccIn <= 69) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (accMuxSel >= 13) && (accMuxSel <= 15) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 140) && (tcLoadIn <= 186) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##1 (aluOut >= 124) && (aluOut <= 133) ##2 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 247) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##2 (tcAccIn >= 203) && (tcAccIn <= 225) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) && (uartDataIn >= 148) && (uartDataIn <= 173) ##3 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##3 (aluOut >= 195) && (aluOut <= 216)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (immData >= 140) && (immData <= 160) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) && (tcLoadIn >= 57) && (tcLoadIn <= 82)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (uartStatIn >= 167) && (uartStatIn <= 183) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn >= 104) && (tcAccIn <= 109) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn >= 43) && (tcAccIn <= 69) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (immData >= 65) && (immData <= 75) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 136) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (uartStatIn >= 86) && (uartStatIn <= 126) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (immData >= 156) && (immData <= 163) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcLoadIn >= 35) && (tcLoadIn <= 49) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (aluOut >= 68) && (aluOut <= 89) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartStatIn >= 158) && (uartStatIn <= 173)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 44) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 47) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (uartStatIn >= 23) && (uartStatIn <= 27) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 108) ##1 (accMuxOut >= 223) && (accMuxOut <= 254) ##3 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (uartStatIn >= 160) && (uartStatIn <= 171) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (tcLoadIn >= 54) && (tcLoadIn <= 59) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (aluOut >= 223) && (aluOut <= 248) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 49) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (accMuxOut >= 192) && (accMuxOut <= 198) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 224) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (immData >= 31) && (immData <= 47) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (uartStatIn >= 193) && (uartStatIn <= 209) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (immData >= 6) && (immData <= 13) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (uartStatIn >= 193) && (uartStatIn <= 209) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (immData >= 29) && (immData <= 39)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (aluOut >= 9) && (aluOut <= 20)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (uartStatIn >= 11) && (uartStatIn <= 21) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (uartStatIn >= 49) && (uartStatIn <= 63)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (tcAccIn >= 220) && (tcAccIn <= 245) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 206) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) && (uartDataIn >= 9) && (uartDataIn <= 58) ##3 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 165) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (uartDataIn >= 55) && (uartDataIn <= 79) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (aluOut >= 211) && (aluOut <= 218)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (uartDataIn >= 237) && (uartDataIn <= 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 170) && (tcAccIn <= 255) ##2 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 169) && (tcAccIn <= 255) ##2 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (uartStatIn >= 52) && (uartStatIn <= 70)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##2 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##1 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (uartStatIn >= 52) && (uartStatIn <= 59) ##3 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##3 (tcLoadIn >= 204) && (tcLoadIn <= 224)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 227) ##3 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (uartStatIn >= 153) && (uartStatIn <= 157) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 62) && (immData <= 122) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 166) && (uartDataIn <= 255) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 165) && (uartDataIn <= 255) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 152) && (uartDataIn <= 205) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 187) && (uartDataIn <= 255) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (immData >= 69) && (immData <= 72) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 215)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (tcAccIn >= 249) && (tcAccIn <= 251)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (aluOut >= 215) && (aluOut <= 231)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (uartStatIn >= 100) && (uartStatIn <= 131)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (uartStatIn >= 215) && (uartStatIn <= 222)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 126) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 190) && (aluOut <= 255) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 14) && (tcLoadIn <= 117) ##2 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 81) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (aluOut >= 132) && (aluOut <= 167) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (uartStatIn >= 65) && (uartStatIn <= 82) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (tcLoadIn >= 11) && (tcLoadIn <= 17) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn >= 19) && (tcAccIn <= 32)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (tcAccIn >= 77) && (tcAccIn <= 81) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (uartStatIn >= 215) && (uartStatIn <= 234)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (uartDataIn >= 56) && (uartDataIn <= 65) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (tcAccIn >= 211) && (tcAccIn <= 236) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 72)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 82) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 66)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 122) && (uartStatIn <= 186) ##3 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 62) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 162) && (tcLoadIn <= 255) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 197) && (tcLoadIn <= 255) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 196) && (tcLoadIn <= 255) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 122) && (uartStatIn <= 187) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (tcAccIn >= 16) && (tcAccIn <= 80) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (aluOut >= 163) && (aluOut <= 168)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (tcLoadIn >= 117) && (tcLoadIn <= 179) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (uartStatIn >= 41) && (uartStatIn <= 91)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (tcLoadIn >= 159) && (tcLoadIn <= 176)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 8) && (accMuxSel <= 15) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 126) && (aluOut <= 190) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 167) && (aluOut <= 209) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 115) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 61) && (immData <= 122) ##4 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (uartDataIn >= 39) && (uartDataIn <= 57) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 124)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (tcAccIn >= 48) && (tcAccIn <= 57) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (uartStatIn >= 32) && (uartStatIn <= 47)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (uartDataIn >= 239) && (uartDataIn <= 243) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartStatIn >= 218) && (uartStatIn <= 222) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 173) && (uartDataIn <= 254) ##2 (tcLoadIn >= 0) && (tcLoadIn <= 126) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (uartDataIn >= 93) && (uartDataIn <= 109) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (immData >= 57) && (immData <= 65) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 121) && (tcAccIn <= 153) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 81) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (accMuxOut >= 111) && (accMuxOut <= 127) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 90) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartDataIn >= 102) && (uartDataIn <= 108) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (immData >= 164) && (immData <= 178)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (tcAccIn >= 70) && (tcAccIn <= 78)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 57) && (tcAccIn <= 119) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (aluOut >= 160) && (aluOut <= 164) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 254)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (accMuxOut >= 182) && (accMuxOut <= 205)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 154) && (aluOut <= 204) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 215)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (aluOut >= 215) && (aluOut <= 231)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 30)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (uartDataIn >= 23) && (uartDataIn <= 26) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (tcLoadIn >= 105) && (tcLoadIn <= 110) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 1) && (uartStatIn <= 90) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 81) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (tcLoadIn >= 2) && (tcLoadIn <= 4)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (tcLoadIn >= 48) && (tcLoadIn <= 92) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (tcAccIn >= 6) && (tcAccIn <= 19) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (accMuxOut >= 94) && (accMuxOut <= 123) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (uartDataIn >= 110) && (uartDataIn <= 121) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (immData >= 235) && (immData <= 241) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (immData >= 237) && (immData <= 254) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (accMuxOut >= 198) && (accMuxOut <= 236)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (aluOut >= 101) && (aluOut <= 128) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##4 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (aluOut >= 101) && (aluOut <= 119) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (immData >= 116) && (immData <= 119) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (tcAccIn >= 81) && (tcAccIn <= 91) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 167) ##1 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 85) && (aluOut <= 138) ##1 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (immData >= 139) && (immData <= 147) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 56) && (uartStatIn <= 110) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (tcAccIn >= 217) && (tcAccIn <= 220) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 40) && (uartStatIn <= 79) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (tcAccIn >= 68) && (tcAccIn <= 80) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 87) && (immData <= 171) ##2 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcAccIn >= 140) && (tcAccIn <= 141) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcLoadIn >= 106) && (tcLoadIn <= 107) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (uartStatIn >= 104) && (uartStatIn <= 107)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (immData >= 150) && (immData <= 152) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 192) ##1 (accMuxOut >= 101) && (accMuxOut <= 127)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##2 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3) ##1 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 82) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 36) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (tcLoadIn >= 204) && (tcLoadIn <= 205) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (tcLoadIn >= 204) && (tcLoadIn <= 214) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (tcAccIn >= 234) && (tcAccIn <= 242) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (accMuxOut >= 40) && (accMuxOut <= 66)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (tcLoadIn >= 6) && (tcLoadIn <= 20)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (accMuxOut >= 163) && (accMuxOut <= 235)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (uartStatIn >= 233) && (uartStatIn <= 248)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (immData >= 57) && (immData <= 77) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (accMuxOut >= 143) && (accMuxOut <= 165) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (uartDataIn >= 13) && (uartDataIn <= 23)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (uartDataIn >= 57) && (uartDataIn <= 83)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (tcLoadIn >= 137) && (tcLoadIn <= 148) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (tcAccIn >= 193) && (tcAccIn <= 212)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 67) ##3 (accMuxOut >= 108) && (accMuxOut <= 137) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (accMuxOut >= 123) && (accMuxOut <= 126) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 26) && (accMuxOut <= 78) ##3 (accMuxOut >= 108) && (accMuxOut <= 137) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (uartDataIn >= 93) && (uartDataIn <= 102) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (uartDataIn >= 65) && (uartDataIn <= 72) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 26) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (uartDataIn >= 58) && (uartDataIn <= 81) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (uartStatIn >= 174) && (uartStatIn <= 182)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 218)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 201)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (uartStatIn >= 8) && (uartStatIn <= 47)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (tcLoadIn >= 172) && (tcLoadIn <= 185)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 226)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (uartDataIn >= 220) && (uartDataIn <= 237)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 227)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (tcLoadIn >= 172) && (tcLoadIn <= 176) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 182)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (aluOut >= 208) && (aluOut <= 218) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (aluOut >= 51) && (aluOut <= 58) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartDataIn >= 179) && (uartDataIn <= 195) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartDataIn >= 241) && (uartDataIn <= 249) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (immData >= 149) && (immData <= 160) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 150)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (aluOut >= 98) && (aluOut <= 110)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 27)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (tcLoadIn >= 198) && (tcLoadIn <= 208) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (uartDataIn >= 187) && (uartDataIn <= 190) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (tcLoadIn >= 113) && (tcLoadIn <= 114)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcAccIn >= 48) && (tcAccIn <= 56) ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (uartStatIn >= 193) && (uartStatIn <= 203)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcLoadIn >= 164) && (tcLoadIn <= 167) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (uartDataIn >= 17) && (uartDataIn <= 27)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 231) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (uartStatIn >= 23) && (uartStatIn <= 37) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (tcLoadIn >= 240) && (tcLoadIn <= 242) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (immData >= 96) && (immData <= 99) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (aluOut >= 85) && (aluOut <= 92) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcLoadIn >= 159) && (tcLoadIn <= 187) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (tcAccIn >= 177) && (tcAccIn <= 183) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 221) && (uartDataIn <= 254) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartDataIn >= 139) && (uartDataIn <= 152) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartStatIn >= 161) && (uartStatIn <= 175) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcLoadIn >= 137) && (tcLoadIn <= 147) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (tcLoadIn >= 59) && (tcLoadIn <= 78) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartStatIn >= 3) && (uartStatIn <= 12) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartStatIn >= 178) && (uartStatIn <= 183) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (tcAccIn >= 104) && (tcAccIn <= 109) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 21) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 100) ##1 (accMuxOut >= 225) && (accMuxOut <= 252) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (accMuxSel == 13) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 57) && (uartDataIn <= 108) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (immData >= 116) && (immData <= 119) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 54) && (uartDataIn <= 108) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (aluOut >= 165) && (aluOut <= 173) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (uartDataIn >= 126) && (uartDataIn <= 129)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (aluOut >= 56) && (aluOut <= 65)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (aluOut >= 193) && (aluOut <= 198) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (immData >= 0) && (immData <= 31) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (uartDataIn >= 9) && (uartDataIn <= 58) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn >= 194) && (uartStatIn <= 207) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn >= 85) && (uartStatIn <= 93) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn >= 128) && (uartStatIn <= 145) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (immData >= 11) && (immData <= 14) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (tcLoadIn >= 103) && (tcLoadIn <= 106)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (aluOut >= 26) && (aluOut <= 36) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 227) ##4 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn >= 236) && (uartStatIn <= 254) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (accMuxOut >= 183) && (accMuxOut <= 198) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (accMuxOut >= 239) && (accMuxOut <= 254) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (immData >= 104) && (immData <= 109) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (immData >= 158) && (immData <= 164) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (aluOut >= 146) && (aluOut <= 158) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (accMuxOut >= 89) && (accMuxOut <= 108) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (uartStatIn >= 60) && (uartStatIn <= 70) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (tcAccIn >= 142) && (tcAccIn <= 148) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (aluOut >= 89) && (aluOut <= 90) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartDataIn >= 46) && (uartDataIn <= 55) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (accMuxOut >= 177) && (accMuxOut <= 184) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 152) && (uartDataIn <= 204) ##3 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (uartStatIn >= 194) && (uartStatIn <= 197) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (immData >= 230) && (immData <= 233) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (uartStatIn >= 148) && (uartStatIn <= 156) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##3 (aluOut >= 78) && (aluOut <= 90)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (accMuxOut >= 213) && (accMuxOut <= 233) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (tcLoadIn >= 192) && (tcLoadIn <= 194) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (immData >= 167) && (immData <= 171) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##4 (accMuxOut >= 198) && (accMuxOut <= 206)) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcAccIn >= 56) && (tcAccIn <= 60)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcAccIn >= 199) && (tcAccIn <= 212)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##4 (uartStatIn >= 111) && (uartStatIn <= 131)) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (uartDataIn >= 167) && (uartDataIn <= 171) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (immData >= 39) && (immData <= 57) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcAccIn >= 10) && (tcAccIn <= 12) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (aluOut >= 46) && (aluOut <= 51) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 90)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 209) && (uartStatIn <= 255) ##2 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (tcLoadIn >= 180) && (tcLoadIn <= 186)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (aluOut >= 116) && (aluOut <= 124)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 2) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut >= 5) && (aluOut <= 11) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 80) && (uartStatIn <= 165) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (accMuxOut >= 54) && (accMuxOut <= 89) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 80) && (uartStatIn <= 162) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (aluOut >= 79) && (aluOut <= 97) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcLoadIn >= 89) && (tcLoadIn <= 93) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcAccIn >= 47) && (tcAccIn <= 54) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 209) && (uartDataIn <= 255) ##2 (accMuxOut >= 154) && (accMuxOut <= 182)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (aluOut >= 150) && (aluOut <= 161)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartStatIn >= 160) && (uartStatIn <= 162)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartStatIn >= 69) && (uartStatIn <= 78)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (tcLoadIn >= 12) && (tcLoadIn <= 13)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (immData >= 108) && (immData <= 114)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (tcLoadIn >= 0) && (tcLoadIn <= 6)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (immData >= 34) && (immData <= 35)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (aluOut >= 21) && (aluOut <= 24)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (uartStatIn >= 82) && (uartStatIn <= 108)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcLoadIn >= 56) && (tcLoadIn <= 64)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (aluOut >= 180) && (aluOut <= 195)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 210) && (uartStatIn <= 255) ##1 (accMuxOut >= 154) && (accMuxOut <= 182)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn >= 12) && (tcAccIn <= 46) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 184) && (aluOut <= 201) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn >= 150) && (tcAccIn <= 163) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn >= 79) && (tcAccIn <= 106) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (aluOut >= 132) && (aluOut <= 150) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (aluOut >= 229) && (aluOut <= 240) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcAccIn >= 59) && (tcAccIn <= 68) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartStatIn >= 109) && (uartStatIn <= 118) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (aluOut >= 73) && (aluOut <= 87) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartStatIn >= 33) && (uartStatIn <= 40) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcLoadIn >= 201) && (tcLoadIn <= 224) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (immData >= 216) && (immData <= 230) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (uartStatIn >= 222) && (uartStatIn <= 226) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (tcLoadIn >= 34) && (tcLoadIn <= 41) ##2 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartDataIn >= 86) && (uartDataIn <= 91) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (immData >= 33) && (immData <= 38) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartDataIn >= 29) && (uartDataIn <= 40) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartStatIn >= 179) && (uartStatIn <= 199) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcLoadIn >= 129) && (tcLoadIn <= 130) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartDataIn >= 115) && (uartDataIn <= 119) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (immData >= 198) && (immData <= 203)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcLoadIn >= 128) && (tcLoadIn <= 138)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (uartStatIn >= 70) && (uartStatIn <= 80)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (tcLoadIn >= 26) && (tcLoadIn <= 44) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartStatIn >= 70) && (uartStatIn <= 84) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcAccIn >= 185) && (tcAccIn <= 188) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcAccIn >= 23) && (tcAccIn <= 26)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartDataIn >= 117) && (uartDataIn <= 122) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (uartDataIn >= 113) && (uartDataIn <= 133)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (immData >= 183) && (immData <= 194)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (accMuxOut >= 113) && (accMuxOut <= 117) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcLoadIn >= 10) && (tcLoadIn <= 28)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (accMuxSel >= 0) && (accMuxSel <= 1) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (uartDataIn >= 182) && (uartDataIn <= 185)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (uartStatIn >= 140) && (uartStatIn <= 160) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn >= 18) && (uartStatIn <= 29) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 210) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 72) && (tcAccIn <= 114) ##2 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn >= 6) && (tcAccIn <= 11) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (immData >= 104) && (immData <= 126) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (uartDataIn >= 167) && (uartDataIn <= 186) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut >= 230) && (aluOut <= 232) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (immData >= 20) && (immData <= 22) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcLoadIn >= 208) && (tcLoadIn <= 221) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (aluOut >= 55) && (aluOut <= 64) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) && (tcAccIn >= 217) && (tcAccIn <= 236) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcAccIn >= 174) && (tcAccIn <= 186) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (immData >= 52) && (immData <= 64) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (aluOut >= 179) && (aluOut <= 186) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (tcAccIn >= 238) && (tcAccIn <= 251) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (immData >= 32) && (immData <= 40) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (uartStatIn >= 173) && (uartStatIn <= 191) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (tcAccIn >= 83) && (tcAccIn <= 106) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (immData >= 135) && (immData <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (aluOut >= 65) && (aluOut <= 91)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (uartDataIn >= 216) && (uartDataIn <= 237)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (tcLoadIn >= 125) && (tcLoadIn <= 142)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 216) && (accMuxOut <= 254) ##1 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (aluOut >= 88) && (aluOut <= 91) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (aluOut >= 219) && (aluOut <= 224)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcLoadIn >= 2) && (tcLoadIn <= 10)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (aluOut >= 1) && (aluOut <= 17)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (uartDataIn >= 164) && (uartDataIn <= 175) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 58)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 202) && (accMuxOut <= 203) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (accMuxOut >= 121) && (accMuxOut <= 125) ##2 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) && (uartDataIn >= 23) && (uartDataIn <= 26) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartDataIn >= 157) && (uartDataIn <= 162) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##2 (aluOut >= 244) && (aluOut <= 253) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (tcAccIn >= 202) && (tcAccIn <= 205) ##2 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (accMuxOut >= 216) && (accMuxOut <= 238) ##2 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (uartStatIn >= 3) && (uartStatIn <= 16) ##2 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartStatIn >= 145) && (uartStatIn <= 161) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##2 (tcLoadIn >= 137) && (tcLoadIn <= 148) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartDataIn >= 237) && (uartDataIn <= 242) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##2 (tcLoadIn >= 0) && (tcLoadIn <= 2) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (immData >= 196) && (immData <= 213) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (tcLoadIn >= 171) && (tcLoadIn <= 172)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcAccIn >= 98) && (tcAccIn <= 99) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 81)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##3 (tcLoadIn >= 201) && (tcLoadIn <= 205)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 196)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##3 (tcLoadIn >= 74) && (tcLoadIn <= 83)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 178) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut >= 150) && (aluOut <= 157) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##3 (accMuxOut >= 72) && (accMuxOut <= 111)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##3 (accMuxOut >= 30) && (accMuxOut <= 56)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##3 (aluOut >= 102) && (aluOut <= 114)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (aluOut >= 1) && (aluOut <= 17) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 5) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (aluOut >= 92) && (aluOut <= 96) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##1 (aluOut >= 223) && (aluOut <= 232) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 10) && (uartDataIn <= 117) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (aluOut >= 64) && (aluOut <= 83)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 57) && (tcAccIn <= 119) ##2 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (immData >= 17) && (immData <= 36) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##1 (aluOut >= 18) && (aluOut <= 49) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##1 (uartStatIn >= 78) && (uartStatIn <= 80) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (immData >= 47) && (immData <= 63) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 252) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##1 (accMuxOut >= 43) && (accMuxOut <= 84) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##4 (uartStatIn >= 0) && (uartStatIn <= 3)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##4 (accMuxOut >= 172) && (accMuxOut <= 193)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (tcAccIn >= 10) && (tcAccIn <= 17) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (uartDataIn >= 76) && (uartDataIn <= 78) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##4 (uartStatIn >= 188) && (uartStatIn <= 197)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn >= 43) && (tcAccIn <= 54) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (uartStatIn >= 107) && (uartStatIn <= 126) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut >= 143) && (aluOut <= 148) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (uartDataIn >= 204) && (uartDataIn <= 217) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##3 (aluOut >= 108) && (aluOut <= 114)) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (uartDataIn >= 72) && (uartDataIn <= 76) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (aluOut >= 84) && (aluOut <= 89) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcLoadIn >= 162) && (tcLoadIn <= 171) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (immData >= 104) && (immData <= 121) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 89) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 203) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcAccIn >= 125) && (tcAccIn <= 127) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartDataIn >= 44) && (uartDataIn <= 65) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (immData >= 186) && (immData <= 189) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (immData >= 156) && (immData <= 158) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartDataIn >= 173) && (uartDataIn <= 187)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartStatIn >= 167) && (uartStatIn <= 173)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (immData >= 5) && (immData <= 9) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartDataIn >= 142) && (uartDataIn <= 151) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (aluOut >= 249) && (aluOut <= 252) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (tcAccIn >= 6) && (tcAccIn <= 22)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (accMuxSel == 13) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 126) && (tcLoadIn <= 255) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (aluOut >= 112) && (aluOut <= 117) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (uartStatIn >= 160) && (uartStatIn <= 162) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (tcLoadIn >= 56) && (tcLoadIn <= 59) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (tcLoadIn >= 170) && (tcLoadIn <= 183) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (uartStatIn >= 18) && (uartStatIn <= 22) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcLoadIn >= 108) && (tcLoadIn <= 117) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (uartDataIn >= 4) && (uartDataIn <= 17) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (tcLoadIn >= 176) && (tcLoadIn <= 179) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcAccIn >= 200) && (tcAccIn <= 204) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (immData >= 28) && (immData <= 33) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 143) ##1 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (uartStatIn >= 193) && (uartStatIn <= 195) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (accMuxOut >= 194) && (accMuxOut <= 198) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 31) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (immData >= 109) && (immData <= 112) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (uartStatIn >= 48) && (uartStatIn <= 67) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (tcLoadIn >= 19) && (tcLoadIn <= 20) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (immData >= 31) && (immData <= 34) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartDataIn >= 87) && (uartDataIn <= 90) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (immData >= 37) && (immData <= 38) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 255) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 8) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (immData >= 14) && (immData <= 22) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (accMuxOut >= 56) && (accMuxOut <= 80) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcAccIn >= 148) && (tcAccIn <= 152) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (tcLoadIn >= 215) && (tcLoadIn <= 219)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (immData >= 195) && (immData <= 199) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (immData >= 128) && (immData <= 131)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (uartStatIn >= 54) && (uartStatIn <= 63)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcAccIn >= 135) && (tcAccIn <= 140) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (uartStatIn >= 96) && (uartStatIn <= 107) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (aluOut >= 7) && (aluOut <= 23) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcLoadIn >= 182) && (tcLoadIn <= 185) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (uartStatIn >= 154) && (uartStatIn <= 157) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (uartStatIn >= 11) && (uartStatIn <= 12) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (uartStatIn >= 138) && (uartStatIn <= 139)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcLoadIn >= 15) && (tcLoadIn <= 25) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (aluOut >= 193) && (aluOut <= 196)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (immData >= 104) && (immData <= 107) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (aluOut >= 209) && (aluOut <= 223) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (immData >= 147) && (immData <= 149) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (tcAccIn >= 220) && (tcAccIn <= 223) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) && (uartDataIn >= 9) && (uartDataIn <= 23) ##3 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (tcAccIn >= 195) && (tcAccIn <= 206) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 131) && (accMuxOut <= 133) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcLoadIn >= 60) && (tcLoadIn <= 73) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (immData >= 29) && (immData <= 51) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 163) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (immData >= 62) && (immData <= 71) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 84) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (uartStatIn >= 20) && (uartStatIn <= 22)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (uartDataIn >= 148) && (uartDataIn <= 152) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (immData >= 74) && (immData <= 82)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (immData >= 156) && (immData <= 161) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (aluOut >= 201) && (aluOut <= 207) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (uartDataIn >= 245) && (uartDataIn <= 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcLoadIn >= 96) && (tcLoadIn <= 99) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (uartDataIn >= 55) && (uartDataIn <= 65) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartDataIn >= 63) && (uartDataIn <= 69) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (uartDataIn >= 23) && (uartDataIn <= 27)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (aluOut >= 165) && (aluOut <= 172)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (uartStatIn >= 11) && (uartStatIn <= 21) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (tcAccIn >= 234) && (tcAccIn <= 251)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (immData >= 94) && (immData <= 97)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (tcLoadIn >= 211) && (tcLoadIn <= 240) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 7) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (accMuxOut >= 238) && (accMuxOut <= 239)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 5) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 7) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 5) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 107) && (accMuxOut <= 108) ##4 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##4 (uartDataIn >= 87) && (uartDataIn <= 113)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##3 (tcLoadIn >= 125) && (tcLoadIn <= 172) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##1 (uartStatIn >= 140) && (uartStatIn <= 161) ##3 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##2 (immData >= 226) && (immData <= 255) ##2 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##2 (tcLoadIn >= 188) && (tcLoadIn <= 202) ##2 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 186) && (tcAccIn <= 255) ##2 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 6) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) && (aluOut >= 68) && (aluOut <= 86) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) && (uartStatIn >= 157) && (uartStatIn <= 171) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 72) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) ##1 (uartStatIn >= 78) && (uartStatIn <= 82)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) ##1 (immData >= 86) && (immData <= 112)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) ##1 (uartDataIn >= 68) && (uartDataIn <= 80)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##2 (tcAccIn >= 202) && (tcAccIn <= 251)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) && (aluOut >= 92) && (aluOut <= 179) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##2 (immData >= 102) && (immData <= 110)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) && (accMuxSel == 2) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##1 (uartStatIn >= 101) && (uartStatIn <= 105) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) && (immData >= 65) && (immData <= 104) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) && (uartDataIn >= 167) && (uartDataIn <= 200) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) && (uartStatIn >= 253) && (uartStatIn <= 254) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##2 (accMuxSel >= 2) && (accMuxSel <= 5)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##1 (aluOut >= 120) && (aluOut <= 181) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##2 (uartStatIn >= 24) && (uartStatIn <= 45)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##1 (immData >= 65) && (immData <= 67) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) && (tcLoadIn >= 208) && (tcLoadIn <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##1 (tcLoadIn >= 207) && (tcLoadIn <= 233) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##3 (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 166) && (uartDataIn <= 255) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 189) && (uartStatIn <= 255) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 254) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (immData >= 9) && (immData <= 28) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (uartStatIn >= 146) && (uartStatIn <= 154) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (tcAccIn >= 73) && (tcAccIn <= 74) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (tcLoadIn >= 93) && (tcLoadIn <= 101) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (aluOut >= 39) && (aluOut <= 41) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (accMuxOut >= 130) && (accMuxOut <= 158) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (aluOut == 203) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (tcAccIn >= 118) && (tcAccIn <= 146) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 135) && (uartDataIn <= 255) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (uartDataIn >= 63) && (uartDataIn <= 83) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) && (immData >= 150) && (immData <= 164) ##4 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 189) && (uartStatIn <= 255) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) && (uartStatIn >= 153) && (uartStatIn <= 154) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) ##1 (uartDataIn >= 197) && (uartDataIn <= 216)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) ##1 (tcLoadIn >= 101) && (tcLoadIn <= 125)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) && (uartDataIn >= 206) && (uartDataIn <= 248) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) && (aluOut >= 102) && (aluOut <= 207) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (uartDataIn >= 65) && (uartDataIn <= 70) ##2 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 116) && (accMuxOut <= 161) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (tcAccIn >= 226) && (tcAccIn <= 237)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (uartDataIn >= 15) && (uartDataIn <= 17) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (uartDataIn >= 76) && (uartDataIn <= 78)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (uartStatIn >= 166) && (uartStatIn <= 170) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (immData >= 237) && (immData <= 240) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (uartStatIn >= 67) && (uartStatIn <= 70)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (tcAccIn >= 159) && (tcAccIn <= 160)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (aluOut >= 87) && (aluOut <= 88)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (tcAccIn == 174) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##3 (uartDataIn >= 35) && (uartDataIn <= 40) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##3 (uartStatIn >= 35) && (uartStatIn <= 37) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (aluOut >= 39) && (aluOut <= 40) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (immData >= 41) && (immData <= 89) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (aluOut == 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 123) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##4 (aluOut >= 7) && (aluOut <= 8)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (uartDataIn >= 133) && (uartDataIn <= 135) ##3 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (uartStatIn == 59) ##3 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##2 (tcAccIn >= 47) && (tcAccIn <= 56) ##1 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##2 (uartDataIn == 241) ##1 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##3 (tcLoadIn >= 204) && (tcLoadIn <= 208)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##1 (uartStatIn >= 187) && (uartStatIn <= 190) ##2 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##1 (uartDataIn >= 172) && (uartDataIn <= 185) ##2 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 172) ##3 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (uartDataIn >= 8) && (uartDataIn <= 20) ##3 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##3 (tcLoadIn >= 117) && (tcLoadIn <= 128)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (uartDataIn >= 212) && (uartDataIn <= 215) ##1 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (uartStatIn >= 19) && (uartStatIn <= 21) ##1 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (tcAccIn == 54) ##2 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (aluOut >= 207) && (aluOut <= 211) ##2 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (uartDataIn >= 117) && (uartDataIn <= 121) ##2 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (uartStatIn >= 153) && (uartStatIn <= 154) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (tcAccIn >= 154) && (tcAccIn <= 155) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (aluOut >= 68) && (aluOut <= 86) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 86) ##1 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 151) && (uartDataIn <= 203) ##3 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) ##1 (immData >= 86) && (immData <= 112)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 210) && (immData <= 255) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 58) && (uartStatIn <= 121) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 198) && (immData <= 255) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 166) && (uartDataIn <= 250) ##1 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 9) ##2 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 192) ##3 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 192) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##2 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 62) && (immData <= 122) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (tcAccIn >= 251) && (tcAccIn <= 255) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcLoadIn >= 124) && (tcLoadIn <= 129) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcLoadIn >= 58) && (tcLoadIn <= 65) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 63) && (aluOut <= 125) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (tcLoadIn >= 229) && (tcLoadIn <= 243) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 48) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (immData >= 69) && (immData <= 70) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 5) && (accMuxSel <= 8) ##2 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (uartStatIn >= 136) && (uartStatIn <= 150) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 4) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (aluOut >= 174) && (aluOut <= 177)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 255) ##3 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (uartDataIn >= 216) && (uartDataIn <= 219)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (uartStatIn >= 114) && (uartStatIn <= 117)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (uartDataIn >= 61) && (uartDataIn <= 63)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 147) && (aluOut <= 201) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (accMuxOut >= 250) && (accMuxOut <= 251)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (tcAccIn >= 222) && (tcAccIn <= 233) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (tcLoadIn >= 27) && (tcLoadIn <= 30) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (aluOut >= 215) && (aluOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (tcAccIn >= 250) && (tcAccIn <= 251)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (tcLoadIn >= 182) && (tcLoadIn <= 191)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (uartStatIn >= 142) && (uartStatIn <= 145)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 138) && (tcLoadIn <= 195) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (immData >= 13) && (immData <= 48)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 222) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (uartDataIn >= 211) && (uartDataIn <= 212)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (uartDataIn >= 240) && (uartDataIn <= 247)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 154) && (aluOut <= 204) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (immData >= 231) && (immData <= 235) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (tcLoadIn >= 41) && (tcLoadIn <= 51)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (uartStatIn >= 100) && (uartStatIn <= 107)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (aluOut >= 244) && (aluOut <= 250)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (uartStatIn == 215)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 41) && (aluOut <= 77) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 102) ##3 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (immData >= 17) && (immData <= 20)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (uartDataIn >= 72) && (uartDataIn <= 79)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (immData >= 213) && (immData <= 214)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (aluOut >= 7) && (aluOut <= 32)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (aluOut >= 238) && (aluOut <= 250) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (uartStatIn >= 186) && (uartStatIn <= 195) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##3 (tcAccIn == 131)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##3 (tcLoadIn >= 68) && (tcLoadIn <= 70)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (tcAccIn >= 98) && (tcAccIn <= 104) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (accMuxSel == 9) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##3 (uartStatIn >= 72) && (uartStatIn <= 90)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 1) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 151) && (uartDataIn <= 203) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (uartStatIn >= 52) && (uartStatIn <= 56) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##3 (accMuxSel == 7)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 151) && (uartDataIn <= 204) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (tcAccIn >= 237) && (tcAccIn <= 246) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 156) && (uartDataIn <= 207) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (uartStatIn >= 42) && (uartStatIn <= 52) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (tcLoadIn >= 229) && (tcLoadIn <= 243) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 189) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (immData >= 242) && (immData <= 247) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (aluOut >= 177) && (aluOut <= 182) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (tcLoadIn == 89) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 203) && (aluOut <= 255) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (aluOut >= 132) && (aluOut <= 139) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (uartDataIn >= 8) && (uartDataIn <= 10) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (tcAccIn >= 86) && (tcAccIn <= 111) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (tcLoadIn >= 117) && (tcLoadIn <= 126) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (aluOut >= 132) && (aluOut <= 142) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (uartStatIn >= 21) && (uartStatIn <= 28) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (tcAccIn >= 108) && (tcAccIn <= 110) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (aluOut >= 201) && (aluOut <= 205) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (aluOut >= 44) && (aluOut <= 53) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (uartStatIn >= 75) && (uartStatIn <= 82) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (immData >= 101) && (immData <= 134) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (immData >= 23) && (immData <= 24) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (uartDataIn >= 56) && (uartDataIn <= 59) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 45) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (tcLoadIn >= 14) && (tcLoadIn <= 17) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (tcAccIn >= 80) && (tcAccIn <= 81) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (aluOut >= 24) && (aluOut <= 25) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (tcAccIn >= 211) && (tcAccIn <= 218) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn >= 30) && (tcAccIn <= 32)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn >= 83) && (tcAccIn <= 88)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (uartStatIn >= 38) && (uartStatIn <= 41)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcLoadIn >= 243) && (tcLoadIn <= 244)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (immData >= 7) && (immData <= 8)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (immData >= 148) && (immData <= 173)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 80) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn >= 150) && (tcAccIn <= 190)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (uartDataIn >= 19) && (uartDataIn <= 32)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (uartStatIn >= 215) && (uartStatIn <= 217)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcLoadIn >= 112) && (tcLoadIn <= 117)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (accMuxSel >= 4) && (accMuxSel <= 5)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 156) && (aluOut <= 204) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 2) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 42)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 76) && (immData <= 138) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (tcLoadIn >= 10) && (tcLoadIn <= 13)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (uartDataIn >= 0) && (uartDataIn <= 20)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (aluOut >= 2) && (aluOut <= 19)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 5) ##2 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (uartStatIn >= 83) && (uartStatIn <= 84)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 33)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (uartStatIn >= 168) && (uartStatIn <= 173)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (immData >= 9) && (immData <= 28)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 62)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 82) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (uartStatIn >= 233) && (uartStatIn <= 244)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (uartDataIn >= 236) && (uartDataIn <= 244)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (immData >= 90) && (immData <= 98)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (immData >= 232) && (immData <= 247)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (aluOut >= 79) && (aluOut <= 80)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 165) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 63) && (immData <= 124) ##1 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 217) && (tcAccIn <= 255) ##3 (uartDataIn >= 2) && (uartDataIn <= 102) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 157) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##3 (uartDataIn >= 2) && (uartDataIn <= 102) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (tcAccIn >= 26) && (tcAccIn <= 28) ##1 1) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 4) ##2 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 35) && (tcAccIn <= 71) ##2 (aluOut >= 132) && (aluOut <= 255) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 12) && (accMuxSel <= 15) ##3 (uartDataIn >= 2) && (uartDataIn <= 102) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 66) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 64) && (immData <= 126) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 61) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (tcLoadIn >= 213) && (tcLoadIn <= 216) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (tcAccIn >= 77) && (tcAccIn <= 80) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (uartDataIn >= 54) && (uartDataIn <= 65) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (tcLoadIn >= 117) && (tcLoadIn <= 142) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (uartStatIn >= 222) && (uartStatIn <= 226) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (aluOut >= 17) && (aluOut <= 53) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (aluOut >= 221) && (aluOut <= 236) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 6) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (aluOut >= 163) && (aluOut <= 165)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (tcLoadIn >= 171) && (tcLoadIn <= 174)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (uartStatIn >= 115) && (uartStatIn <= 130)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (tcLoadIn >= 225) && (tcLoadIn <= 244)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (uartDataIn >= 165) && (uartDataIn <= 173)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (aluOut >= 83) && (aluOut <= 107)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (uartStatIn >= 64) && (uartStatIn <= 91)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (uartDataIn >= 187) && (uartDataIn <= 200)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (immData >= 7) && (immData <= 8)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (accMuxSel >= 13) && (accMuxSel <= 14)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (tcLoadIn >= 159) && (tcLoadIn <= 164)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 83) && (immData <= 166) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (immData >= 83) && (immData <= 106)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (accMuxSel >= 7) && (accMuxSel <= 9)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (aluOut >= 0) && (aluOut <= 52)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 166) ##3 (tcLoadIn >= 0) && (tcLoadIn <= 126) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 37) && (uartStatIn <= 69) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 148) && (aluOut <= 202) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (uartDataIn >= 53) && (uartDataIn <= 57) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (immData == 164) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (uartStatIn >= 200) && (uartStatIn <= 201) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (uartStatIn >= 182) && (uartStatIn <= 186) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 121) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (tcAccIn >= 115) && (tcAccIn <= 123) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 78) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 235) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 7) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 148) && (aluOut <= 200) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartStatIn >= 54) && (uartStatIn <= 56) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartDataIn >= 183) && (uartDataIn <= 185) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (aluOut == 181)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (uartDataIn >= 161) && (uartDataIn <= 162)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (immData >= 63) && (immData <= 75)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 9) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (tcAccIn >= 105) && (tcAccIn <= 117)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 255) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (immData >= 49) && (immData <= 54)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 140) && (accMuxOut <= 179) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (tcAccIn >= 251) && (tcAccIn <= 255) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 227) && (uartStatIn <= 254) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 48) && (accMuxOut <= 66) && (uartDataIn >= 66) && (uartDataIn <= 71)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (uartStatIn >= 55) && (uartStatIn <= 62) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (tcAccIn >= 48) && (tcAccIn <= 50) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 48) && (accMuxOut <= 66) && (immData >= 79) && (immData <= 101)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (uartDataIn == 239) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (uartStatIn >= 11) && (uartStatIn <= 12) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 65) && (tcAccIn <= 91) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (immData >= 130) && (immData <= 143) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 48) && (accMuxOut <= 66) && (tcAccIn >= 108) && (tcAccIn <= 110)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (aluOut >= 84) && (aluOut <= 86) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (immData >= 57) && (immData <= 59) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (aluOut >= 6) && (aluOut <= 7) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (uartStatIn >= 231) && (uartStatIn <= 233) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartStatIn >= 220) && (uartStatIn <= 222) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartDataIn >= 21) && (uartDataIn <= 23) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (uartStatIn >= 32) && (uartStatIn <= 39)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (uartDataIn == 89) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (tcLoadIn == 48) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 77) && (accMuxOut <= 154) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (tcLoadIn >= 201) && (tcLoadIn <= 202)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (tcLoadIn >= 17) && (tcLoadIn <= 18)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15) ##3 (uartDataIn >= 2) && (uartDataIn <= 102) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (uartDataIn >= 3) && (uartDataIn <= 4)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (tcLoadIn >= 147) && (tcLoadIn <= 148) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 83) && (aluOut <= 168) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 53) && (uartDataIn <= 103) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (uartDataIn == 93) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 82) ##2 (aluOut >= 132) && (aluOut <= 255) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 167) && (aluOut <= 184) ##4 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (accMuxOut >= 78) && (accMuxOut <= 80)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (immData == 43) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (uartStatIn >= 205) && (uartStatIn <= 210)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (immData >= 3) && (immData <= 5)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (aluOut >= 205) && (aluOut <= 208)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (uartStatIn >= 173) && (uartStatIn <= 180)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (accMuxOut >= 154) && (accMuxOut <= 187) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 82) && (aluOut <= 94) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (tcAccIn >= 144) && (tcAccIn <= 145) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 82) && (aluOut <= 93) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (immData >= 119) && (immData <= 120) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0) ##2 (tcLoadIn >= 0) && (tcLoadIn <= 126) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (aluOut >= 112) && (aluOut <= 132) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (aluOut >= 211) && (aluOut <= 217) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (tcAccIn >= 129) && (tcAccIn <= 133) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (accMuxOut >= 111) && (accMuxOut <= 115) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartStatIn >= 156) && (uartStatIn <= 157) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (immData >= 180) && (immData <= 182) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (tcLoadIn >= 243) && (tcLoadIn <= 253) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (accMuxOut >= 158) && (accMuxOut <= 159)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (uartDataIn >= 133) && (uartDataIn <= 135) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 66) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (uartStatIn >= 171) && (uartStatIn <= 183)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcAccIn >= 162) && (tcAccIn <= 168) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (uartStatIn >= 153) && (uartStatIn <= 158)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut >= 127) && (aluOut <= 139) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (tcAccIn >= 79) && (tcAccIn <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (tcAccIn >= 72) && (tcAccIn <= 73) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (uartStatIn >= 40) && (uartStatIn <= 44) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (uartDataIn >= 156) && (uartDataIn <= 164)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (aluOut >= 224) && (aluOut <= 231)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (aluOut >= 85) && (aluOut <= 102) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcLoadIn == 205) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartDataIn >= 107) && (uartDataIn <= 108) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (uartDataIn >= 153) && (uartDataIn <= 158) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##4 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 119) && (accMuxOut <= 167) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (uartStatIn >= 233) && (uartStatIn <= 236) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (immData >= 176) && (immData <= 180) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 81) && (tcAccIn <= 164) ##3 (tcLoadIn >= 0) && (tcLoadIn <= 126) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (tcLoadIn >= 224) && (tcLoadIn <= 230) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (tcLoadIn >= 154) && (tcLoadIn <= 155) ##2 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 138) ##3 (accMuxSel == 4) ##1 (accMuxOut == 0)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (accMuxOut >= 54) && (accMuxOut <= 56) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (tcLoadIn >= 46) && (tcLoadIn <= 56) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (uartDataIn >= 71) && (uartDataIn <= 75) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 111) && (accMuxOut <= 183) ##4 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 106) && (tcAccIn <= 169) ##1 (tcLoadIn >= 85) && (tcLoadIn <= 165) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (aluOut >= 190) && (aluOut <= 192) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (immData >= 47) && (immData <= 49) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##2 (aluOut >= 132) && (aluOut <= 255) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 137) && (aluOut <= 165) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (immData >= 169) && (immData <= 178)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (tcLoadIn >= 154) && (tcLoadIn <= 164)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (aluOut >= 146) && (aluOut <= 147)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (tcAccIn >= 217) && (tcAccIn <= 229)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (uartDataIn >= 180) && (uartDataIn <= 182)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (immData >= 220) && (immData <= 226)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (accMuxOut >= 225) && (accMuxOut <= 238)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (uartStatIn >= 3) && (uartStatIn <= 10)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (uartDataIn >= 213) && (uartDataIn <= 216) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (tcLoadIn >= 128) && (tcLoadIn <= 130) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (aluOut >= 234) && (aluOut <= 237) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 80) ##3 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 156) && (aluOut <= 206) ##3 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (tcAccIn >= 234) && (tcAccIn <= 236)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##2 (aluOut >= 132) && (aluOut <= 255) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 137) && (aluOut <= 173) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (tcAccIn >= 166) && (tcAccIn <= 169)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (aluOut >= 2) && (aluOut <= 19)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (tcAccIn >= 70) && (tcAccIn <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (immData >= 120) && (immData <= 140) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (immData >= 14) && (immData <= 28)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (tcAccIn >= 98) && (tcAccIn <= 104) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (aluOut == 160) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (uartStatIn >= 201) && (uartStatIn <= 202) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (tcLoadIn == 164)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##3 (uartDataIn >= 2) && (uartDataIn <= 73) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (immData >= 158) && (immData <= 165)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (aluOut >= 121) && (aluOut <= 126)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (tcLoadIn >= 86) && (tcLoadIn <= 89)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 121) && (tcAccIn <= 187) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 198)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15) ##4 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 85) && (aluOut <= 168) ##1 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (uartStatIn >= 140) && (uartStatIn <= 148) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (immData >= 164) && (immData <= 172) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (aluOut >= 19) && (aluOut <= 25) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (uartDataIn >= 170) && (uartDataIn <= 171) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (tcLoadIn >= 90) && (tcLoadIn <= 91) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (aluOut >= 213) && (aluOut <= 216) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (aluOut >= 33) && (aluOut <= 39) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (uartStatIn >= 1) && (uartStatIn <= 11) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (uartDataIn == 216) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (uartStatIn >= 200) && (uartStatIn <= 203) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 139) && (aluOut <= 195) ##2 (uartDataIn >= 2) && (uartDataIn <= 102) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (tcLoadIn >= 42) && (tcLoadIn <= 43) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (immData >= 46) && (immData <= 47) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 57) ##3 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (uartDataIn >= 129) && (uartDataIn <= 135) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (tcLoadIn >= 208) && (tcLoadIn <= 211) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (uartDataIn >= 39) && (uartDataIn <= 42) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (uartDataIn >= 125) && (uartDataIn <= 130) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (tcLoadIn >= 175) && (tcLoadIn <= 191) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (tcAccIn >= 57) && (tcAccIn <= 72) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (tcAccIn >= 26) && (tcAccIn <= 27) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (uartDataIn == 87) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (accMuxOut >= 84) && (accMuxOut <= 125) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (uartStatIn >= 4) && (uartStatIn <= 11) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 202) && (aluOut <= 255) ##3 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 72) && (tcAccIn <= 114) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 173) && (tcAccIn <= 255) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (immData >= 111) && (immData <= 117)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (tcAccIn >= 50) && (tcAccIn <= 52)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (tcAccIn >= 100) && (tcAccIn <= 124)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (accMuxOut >= 182) && (accMuxOut <= 192)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (uartStatIn >= 83) && (uartStatIn <= 90)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (immData >= 22) && (immData <= 23)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (immData >= 201) && (immData <= 205)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (aluOut >= 51) && (aluOut <= 57)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (tcLoadIn >= 46) && (tcLoadIn <= 51)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (uartStatIn >= 245) && (uartStatIn <= 248)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##2 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 191) && (aluOut <= 255) ##2 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (uartDataIn >= 177) && (uartDataIn <= 185) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (tcAccIn >= 150) && (tcAccIn <= 182) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (uartStatIn >= 142) && (uartStatIn <= 145)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (uartDataIn >= 211) && (uartDataIn <= 212)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (aluOut >= 215) && (aluOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 162)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 237)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (immData >= 213) && (immData <= 214)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (uartDataIn >= 240) && (uartDataIn <= 247)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut >= 98) && (aluOut <= 101) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 23)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (tcLoadIn >= 112) && (tcLoadIn <= 122)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (tcLoadIn >= 122) && (tcLoadIn <= 130)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (accMuxOut >= 215) && (accMuxOut <= 230) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (uartStatIn == 215)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 34) && (aluOut <= 72) ##3 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (immData >= 95) && (immData <= 104) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (immData >= 13) && (immData <= 48)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 80) && (tcAccIn <= 164) ##2 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##4 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 46) && (aluOut <= 77) ##2 (tcLoadIn >= 85) && (tcLoadIn <= 165) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (uartDataIn >= 207) && (uartDataIn <= 212) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (uartDataIn >= 45) && (uartDataIn <= 63) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 72) && (tcAccIn <= 114) ##2 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 121) && (tcLoadIn <= 255) ##4 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (tcAccIn >= 185) && (tcAccIn <= 191) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 1) && (uartStatIn <= 72) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (uartDataIn >= 25) && (uartDataIn <= 26) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (tcLoadIn >= 229) && (tcLoadIn <= 231) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (aluOut >= 125) && (aluOut <= 127) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (aluOut >= 107) && (aluOut <= 109) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (tcLoadIn >= 108) && (tcLoadIn <= 110) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (uartDataIn >= 212) && (uartDataIn <= 215) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (aluOut >= 157) && (aluOut <= 161) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (immData >= 33) && (immData <= 39) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (tcAccIn >= 28) && (tcAccIn <= 40) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (uartDataIn >= 20) && (uartDataIn <= 30) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (immData >= 32) && (immData <= 34) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 31) ##4 (accMuxSel == 8)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9) ##3 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 62) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 31) ##3 (accMuxOut == 0) ##1 (accMuxOut == 0)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 68) && (tcAccIn <= 133) ##4 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 3) && (uartStatIn == 31) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 58) && (uartStatIn <= 120) ##2 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 56) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (tcLoadIn >= 198) && (tcLoadIn <= 199) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (immData >= 152) && (immData <= 162) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (tcAccIn >= 62) && (tcAccIn <= 70) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 44) && (tcAccIn <= 93) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (uartDataIn >= 243) && (uartDataIn <= 252)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (tcLoadIn >= 112) && (tcLoadIn <= 113)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (uartDataIn >= 178) && (uartDataIn <= 185)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 79) && (accMuxOut <= 140) ##1 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (uartStatIn >= 184) && (uartStatIn <= 187)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut >= 183) && (aluOut <= 186)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (tcLoadIn >= 3) && (tcLoadIn <= 4)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut >= 72) && (aluOut <= 76)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (uartStatIn == 110)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (immData >= 3) && (immData <= 5) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (uartDataIn >= 72) && (uartDataIn <= 73)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (tcAccIn >= 18) && (tcAccIn <= 19) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 94) && (tcAccIn <= 168) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (immData >= 124) && (immData <= 133) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 45) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (tcLoadIn >= 245) && (tcLoadIn <= 246)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (uartDataIn >= 186) && (uartDataIn <= 187) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (immData >= 235) && (immData <= 236) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (tcAccIn >= 81) && (tcAccIn <= 91)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (uartStatIn >= 71) && (uartStatIn <= 94) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (aluOut == 207) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (tcAccIn >= 242) && (tcAccIn <= 248)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 57) && (tcAccIn <= 119) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (uartDataIn >= 110) && (uartDataIn <= 113) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (tcLoadIn >= 81) && (tcLoadIn <= 92) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (uartStatIn >= 156) && (uartStatIn <= 158)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 46) && (aluOut <= 94) ##2 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (accMuxOut >= 94) && (accMuxOut <= 102) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (uartDataIn >= 126) && (uartDataIn <= 144) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 59) && (tcAccIn <= 121) ##4 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (uartStatIn >= 243) && (uartStatIn <= 247) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (immData >= 253) && (immData <= 254) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (tcAccIn >= 136) && (tcAccIn <= 141) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (aluOut == 222) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (accMuxOut >= 180) && (accMuxOut <= 197) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 49) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (uartDataIn >= 143) && (uartDataIn <= 144) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (uartStatIn >= 18) && (uartStatIn <= 27) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (aluOut >= 60) && (aluOut <= 62) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (immData >= 207) && (immData <= 216) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (tcAccIn >= 97) && (tcAccIn <= 102) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 249) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 166) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 68) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (tcAccIn == 81) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (uartDataIn >= 242) && (uartDataIn <= 244) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (uartDataIn >= 70) && (uartDataIn <= 82) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (tcLoadIn >= 26) && (tcLoadIn <= 27)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 67) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (accMuxOut >= 198) && (accMuxOut <= 199)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (uartDataIn >= 228) && (uartDataIn <= 235) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (aluOut >= 113) && (aluOut <= 119) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (aluOut >= 92) && (aluOut <= 97)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (immData >= 38) && (immData <= 54) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 9) ##3 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (accMuxSel == 1)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (accMuxOut == 172)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (immData >= 134) && (immData <= 137)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (tcLoadIn >= 49) && (tcLoadIn <= 53)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (uartDataIn >= 242) && (uartDataIn <= 243) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (immData >= 69) && (immData <= 70) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (tcLoadIn == 154) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 91) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 116) && (immData <= 117) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (uartStatIn >= 109) && (uartStatIn <= 114) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (uartDataIn >= 198) && (uartDataIn <= 202) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (uartStatIn >= 241) && (uartStatIn <= 248) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (uartDataIn >= 66) && (uartDataIn <= 73) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 81) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (aluOut >= 127) && (aluOut <= 132) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 58) && (accMuxOut <= 160) ##1 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 79) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 122) ##4 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (aluOut >= 37) && (aluOut <= 46) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (immData >= 143) && (immData <= 147) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 189) && (uartStatIn <= 255) ##1 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##4 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (aluOut >= 113) && (aluOut <= 115) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (tcAccIn >= 211) && (tcAccIn <= 226) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 152) ##4 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 84) && (tcAccIn <= 106) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##3 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (immData >= 159) && (immData <= 162) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (uartDataIn == 87) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (tcAccIn >= 217) && (tcAccIn <= 218) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (tcLoadIn >= 77) && (tcLoadIn <= 81) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (tcAccIn >= 180) && (tcAccIn <= 182) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (uartStatIn >= 227) && (uartStatIn <= 228) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (accMuxOut >= 61) && (accMuxOut <= 67) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##2 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##4 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcLoadIn >= 184) && (tcLoadIn <= 193) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (accMuxOut >= 26) && (accMuxOut <= 31) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 255) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 189) && (tcAccIn <= 255) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 207) ##1 (accMuxOut >= 159) && (accMuxOut <= 186) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcAccIn == 140) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcAccIn >= 14) && (tcAccIn <= 17) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (aluOut >= 64) && (aluOut <= 66) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 103) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcLoadIn == 106) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 72) && (tcAccIn <= 116) ##4 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcLoadIn >= 159) && (tcLoadIn <= 164) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (aluOut >= 201) && (aluOut <= 205) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (tcAccIn >= 68) && (tcAccIn <= 69) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (immData >= 53) && (immData <= 54)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (uartDataIn == 34)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 116) && (aluOut <= 160) ##1 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##3 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (aluOut == 121) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn >= 36) && (uartDataIn <= 45) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (immData >= 129) && (immData <= 136) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (tcAccIn >= 69) && (tcAccIn <= 72)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (uartDataIn >= 189) && (uartDataIn <= 192) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (uartDataIn >= 65) && (uartDataIn <= 72) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (immData >= 157) && (immData <= 158)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (immData >= 121) && (immData <= 129) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (uartStatIn >= 104) && (uartStatIn <= 105)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (tcLoadIn >= 108) && (tcLoadIn <= 112) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (uartStatIn >= 60) && (uartStatIn <= 65)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 124) ##4 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (aluOut >= 112) && (aluOut <= 114) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 209) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (uartDataIn >= 6) && (uartDataIn <= 13) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (uartStatIn >= 225) && (uartStatIn <= 237)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (tcLoadIn >= 109) && (tcLoadIn <= 110)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (tcLoadIn >= 91) && (tcLoadIn <= 92) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 17) && (immData <= 132) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (immData == 150) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 120) && (aluOut <= 186) ##1 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 243) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (tcAccIn >= 217) && (tcAccIn <= 220) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (uartStatIn >= 94) && (uartStatIn <= 99)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (immData >= 8) && (immData <= 9) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 15)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn >= 83) && (uartDataIn <= 85)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 55)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (tcAccIn >= 229) && (tcAccIn <= 232)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (aluOut >= 165) && (aluOut <= 170) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (aluOut >= 47) && (aluOut <= 49) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 239) ##1 (accMuxSel == 7)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (uartStatIn >= 14) && (uartStatIn <= 26) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (uartStatIn >= 120) && (uartStatIn <= 122) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (tcLoadIn >= 219) && (tcLoadIn <= 224) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (tcAccIn == 45) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 80) && (uartStatIn <= 165) ##2 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 167) && (immData <= 255) ##3 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 188) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxOut >= 163) && (accMuxOut <= 189) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 189) ##2 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##4 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##1 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 243) && (uartDataIn <= 244) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 166) && (immData <= 212) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 86) ##4 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 130) && (immData <= 190) ##4 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 188) ##3 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 243) && (uartDataIn <= 248) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 198) && (uartStatIn <= 237) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 164) && (immData <= 210) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 102) ##4 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 1) ##2 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 165) && (uartStatIn <= 208) ##3 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn >= 199) && (uartStatIn <= 206)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 243) && (uartDataIn <= 254) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (immData >= 174) && (immData <= 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (immData >= 53) && (immData <= 54)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartDataIn == 34)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 12) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (tcAccIn >= 68) && (tcAccIn <= 69) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (aluOut >= 11) && (aluOut <= 17) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (immData >= 201) && (immData <= 204) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (uartDataIn >= 166) && (uartDataIn <= 171) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (uartDataIn >= 145) && (uartDataIn <= 151) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (uartDataIn >= 83) && (uartDataIn <= 88) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (uartStatIn >= 148) && (uartStatIn <= 153) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (immData == 150) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (uartDataIn >= 6) && (uartDataIn <= 13) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (immData >= 25) && (immData <= 36) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (immData >= 100) && (immData <= 108) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (uartStatIn >= 151) && (uartStatIn <= 153) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxOut >= 241) && (accMuxOut <= 247) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (uartDataIn >= 204) && (uartDataIn <= 213) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 58) ##1 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##1 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (aluOut >= 179) && (aluOut <= 185) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (tcAccIn >= 198) && (tcAccIn <= 200) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 111) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (immData >= 152) && (immData <= 156)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (accMuxOut >= 82) && (accMuxOut <= 88)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (tcLoadIn >= 9) && (tcLoadIn <= 13)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (uartDataIn >= 62) && (uartDataIn <= 63) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (tcLoadIn >= 112) && (tcLoadIn <= 113)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (immData >= 57) && (immData <= 63) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (aluOut >= 177) && (aluOut <= 183) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (aluOut >= 162) && (aluOut <= 167) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (uartStatIn >= 175) && (uartStatIn <= 176) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (immData >= 236) && (immData <= 241) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (tcLoadIn >= 48) && (tcLoadIn <= 56) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (immData >= 33) && (immData <= 34) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcLoadIn >= 218) && (tcLoadIn <= 233)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (tcLoadIn >= 95) && (tcLoadIn <= 96)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (tcAccIn >= 43) && (tcAccIn <= 49) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (tcAccIn >= 156) && (tcAccIn <= 163) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut >= 116) && (aluOut <= 120)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (tcAccIn >= 234) && (tcAccIn <= 237) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (uartDataIn >= 130) && (uartDataIn <= 143) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (immData >= 22) && (immData <= 23)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (uartStatIn >= 175) && (uartStatIn <= 176) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (aluOut >= 137) && (aluOut <= 143) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (accMuxOut >= 143) && (accMuxOut <= 144) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (tcAccIn >= 136) && (tcAccIn <= 139)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (tcAccIn >= 241) && (tcAccIn <= 249)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (uartDataIn >= 239) && (uartDataIn <= 253) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (tcLoadIn >= 159) && (tcLoadIn <= 160)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartDataIn >= 182) && (uartDataIn <= 185)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (uartStatIn >= 0) && (uartStatIn <= 6) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (accMuxOut >= 143) && (accMuxOut <= 144) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (tcAccIn >= 111) && (tcAccIn <= 115)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (aluOut >= 213) && (aluOut <= 224) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (tcLoadIn >= 49) && (tcLoadIn <= 52)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (immData >= 85) && (immData <= 88)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (uartStatIn >= 233) && (uartStatIn <= 237)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (tcLoadIn >= 18) && (tcLoadIn <= 20)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (accMuxOut >= 4) && (accMuxOut <= 12)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (accMuxOut >= 41) && (accMuxOut <= 49) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (immData == 201) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (tcLoadIn >= 137) && (tcLoadIn <= 140) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (immData >= 63) && (immData <= 77) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (uartStatIn >= 0) && (uartStatIn <= 6) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (tcAccIn >= 128) && (tcAccIn <= 135)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (uartDataIn >= 219) && (uartDataIn <= 220)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (immData >= 242) && (immData <= 247)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (uartDataIn >= 242) && (uartDataIn <= 244)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (uartStatIn >= 47) && (uartStatIn <= 56)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (accMuxOut >= 40) && (accMuxOut <= 52)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (accMuxOut >= 163) && (accMuxOut <= 189)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (aluOut >= 115) && (aluOut <= 122) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (accMuxOut >= 201) && (accMuxOut <= 213)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (immData >= 36) && (immData <= 37) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (tcLoadIn >= 148) && (tcLoadIn <= 151) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (tcAccIn >= 147) && (tcAccIn <= 154) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (uartDataIn >= 189) && (uartDataIn <= 206) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (tcAccIn >= 26) && (tcAccIn <= 28) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (tcAccIn >= 202) && (tcAccIn <= 212)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (tcAccIn >= 193) && (tcAccIn <= 202)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (aluOut >= 24) && (aluOut <= 27) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (aluOut == 213)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (uartDataIn >= 13) && (uartDataIn <= 15)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (immData >= 149) && (immData <= 150)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (uartDataIn >= 73) && (uartDataIn <= 83)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (tcLoadIn >= 186) && (tcLoadIn <= 191)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (tcLoadIn >= 150) && (tcLoadIn <= 153) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (tcAccIn == 129)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (tcAccIn == 61)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (aluOut >= 72) && (aluOut <= 79) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (accMuxOut >= 125) && (accMuxOut <= 126) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (tcLoadIn >= 185) && (tcLoadIn <= 189) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (uartDataIn >= 65) && (uartDataIn <= 69) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (tcAccIn >= 97) && (tcAccIn <= 98) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (aluOut >= 161) && (aluOut <= 162) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (accMuxSel == 1) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (uartDataIn >= 43) && (uartDataIn <= 47) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (uartDataIn >= 243) && (uartDataIn <= 247) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (uartDataIn >= 26) && (uartDataIn <= 35) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (uartStatIn >= 103) && (uartStatIn <= 123) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (accMuxSel >= 14) && (accMuxSel <= 15) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (tcLoadIn >= 226) && (tcLoadIn <= 229) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (immData >= 27) && (immData <= 36) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (uartDataIn >= 93) && (uartDataIn <= 95) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (tcLoadIn >= 32) && (tcLoadIn <= 35) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (tcLoadIn >= 42) && (tcLoadIn <= 45) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (uartStatIn >= 214) && (uartStatIn <= 217) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (immData >= 126) && (immData <= 128) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (aluOut >= 197) && (aluOut <= 199) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (tcAccIn >= 203) && (tcAccIn <= 205) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartDataIn >= 206) && (uartDataIn <= 212) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 209)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (uartStatIn >= 178) && (uartStatIn <= 182)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (uartDataIn >= 220) && (uartDataIn <= 226)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (uartStatIn >= 201) && (uartStatIn <= 206)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 100)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartStatIn >= 153) && (uartStatIn <= 155) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (tcAccIn >= 7) && (tcAccIn <= 12)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (tcAccIn >= 13) && (tcAccIn <= 29) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 232) && (aluOut <= 255) ##2 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (uartStatIn >= 32) && (uartStatIn <= 47)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 249)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (aluOut >= 209) && (aluOut <= 214) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (tcAccIn >= 115) && (tcAccIn <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (uartDataIn >= 36) && (uartDataIn <= 48) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (tcLoadIn >= 124) && (tcLoadIn <= 129)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (uartDataIn >= 183) && (uartDataIn <= 197)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (immData >= 112) && (immData <= 113)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (immData >= 218) && (immData <= 219)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 172)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (uartDataIn >= 95) && (uartDataIn <= 98) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (immData >= 90) && (immData <= 91) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (tcLoadIn >= 181) && (tcLoadIn <= 185)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 130) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (uartStatIn >= 228) && (uartStatIn <= 231) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (uartStatIn >= 206) && (uartStatIn <= 209) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (aluOut >= 37) && (aluOut <= 39)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartDataIn >= 193) && (uartDataIn <= 195) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 71)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (tcLoadIn >= 197) && (tcLoadIn <= 223) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (aluOut >= 76) && (aluOut <= 79) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (aluOut >= 216) && (aluOut <= 218) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (tcLoadIn >= 129) && (tcLoadIn <= 131) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartDataIn >= 241) && (uartDataIn <= 244) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (tcAccIn >= 98) && (tcAccIn <= 100) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (tcAccIn == 127)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (aluOut == 58) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (tcLoadIn >= 172) && (tcLoadIn <= 173) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (tcAccIn >= 50) && (tcAccIn <= 55) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (aluOut == 112)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (immData >= 73) && (immData <= 76) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 130) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (immData >= 41) && (immData <= 44) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 229) && (aluOut <= 255) ##2 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##1 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (uartStatIn >= 201) && (uartStatIn <= 225) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 161) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 94) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (uartDataIn >= 98) && (uartDataIn <= 100) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (aluOut == 216) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (tcLoadIn >= 198) && (tcLoadIn <= 199) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 253) ##3 (accMuxSel == 0) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (uartStatIn >= 85) && (uartStatIn <= 87) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 25)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (tcAccIn >= 242) && (tcAccIn <= 243)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (tcLoadIn >= 27) && (tcLoadIn <= 30)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 211) && (aluOut <= 215) ##4 (accMuxOut >= 232) && (accMuxOut <= 254)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (uartDataIn >= 158) && (uartDataIn <= 166)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (uartStatIn == 146)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (uartStatIn >= 209) && (uartStatIn <= 214)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (uartDataIn == 247)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (accMuxOut >= 88) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (uartDataIn >= 161) && (uartDataIn <= 164)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (uartDataIn >= 75) && (uartDataIn <= 88)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (uartStatIn >= 161) && (uartStatIn <= 176)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcAccIn >= 197) && (tcAccIn <= 199) ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (immData >= 40) && (immData <= 57)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcAccIn >= 53) && (tcAccIn <= 56) ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (accMuxOut >= 15) && (accMuxOut <= 17)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (aluOut >= 98) && (aluOut <= 103)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (tcAccIn >= 92) && (tcAccIn <= 100)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (aluOut >= 91) && (aluOut <= 92)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (accMuxOut >= 180) && (accMuxOut <= 199)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcLoadIn >= 164) && (tcLoadIn <= 165) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcAccIn >= 26) && (tcAccIn <= 45) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 167) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 212) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (tcAccIn >= 82) && (tcAccIn <= 85)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (accMuxOut >= 82) && (accMuxOut <= 90)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 210) && (aluOut <= 255) ##2 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (tcLoadIn >= 226) && (tcLoadIn <= 236) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (uartStatIn >= 193) && (uartStatIn <= 194)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (uartStatIn >= 131) && (uartStatIn <= 137) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 116) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (immData >= 163) && (immData <= 164)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (tcLoadIn == 113)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (immData >= 244) && (immData <= 245) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (tcLoadIn >= 241) && (tcLoadIn <= 242) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (tcAccIn >= 70) && (tcAccIn <= 74)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (aluOut >= 90) && (aluOut <= 92) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 210) && (aluOut <= 216) ##4 (accMuxOut >= 232) && (accMuxOut <= 254)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (aluOut >= 250) && (aluOut <= 251) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (immData >= 147) && (immData <= 152)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (tcLoadIn >= 172) && (tcLoadIn <= 179)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 14) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (aluOut >= 193) && (aluOut <= 199)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (tcAccIn >= 159) && (tcAccIn <= 162)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (uartStatIn >= 118) && (uartStatIn <= 137) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 196) && (aluOut <= 255) ##2 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (uartStatIn >= 48) && (uartStatIn <= 54)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (uartDataIn >= 213) && (uartDataIn <= 220) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (tcAccIn >= 56) && (tcAccIn <= 65)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (uartStatIn >= 27) && (uartStatIn <= 31) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (tcLoadIn == 205)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (tcLoadIn >= 118) && (tcLoadIn <= 120) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartDataIn == 166) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (uartDataIn >= 21) && (uartDataIn <= 27)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (tcAccIn >= 167) && (tcAccIn <= 169)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (uartStatIn >= 214) && (uartStatIn <= 217)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartStatIn >= 179) && (uartStatIn <= 187) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartStatIn >= 173) && (uartStatIn <= 175) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartStatIn >= 123) && (uartStatIn <= 126) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartDataIn >= 125) && (uartDataIn <= 130) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (uartDataIn >= 115) && (uartDataIn <= 116) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcLoadIn >= 159) && (tcLoadIn <= 173) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 166) && (uartDataIn <= 255) ##1 (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 255) ##1 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 205) && (aluOut <= 255) ##2 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (tcAccIn == 177) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (immData >= 5) && (immData <= 9) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartStatIn >= 138) && (uartStatIn <= 140) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartDataIn == 239) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcLoadIn >= 72) && (tcLoadIn <= 79) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (uartStatIn == 175) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartDataIn == 26) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcAccIn >= 146) && (tcAccIn <= 147) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (accMuxOut >= 183) && (accMuxOut <= 193) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (accMuxOut >= 90) && (accMuxOut <= 122) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartDataIn >= 135) && (uartDataIn <= 137) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (tcAccIn >= 13) && (tcAccIn <= 15) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (accMuxOut >= 78) && (accMuxOut <= 82) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartDataIn >= 147) && (uartDataIn <= 152) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (tcAccIn >= 15) && (tcAccIn <= 18) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartStatIn == 27) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartStatIn >= 59) && (uartStatIn <= 62) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartStatIn == 12) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (uartDataIn >= 113) && (uartDataIn <= 114) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartDataIn >= 122) && (uartDataIn <= 134) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (uartDataIn >= 26) && (uartDataIn <= 32) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartDataIn >= 77) && (uartDataIn <= 78) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartDataIn >= 122) && (uartDataIn <= 124) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcLoadIn >= 137) && (tcLoadIn <= 140) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (tcLoadIn >= 232) && (tcLoadIn <= 250) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (immData >= 241) && (immData <= 249) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (uartDataIn >= 43) && (uartDataIn <= 46) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartStatIn >= 178) && (uartStatIn <= 180) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 52) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 191) && (uartDataIn <= 255) ##1 (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (accMuxOut >= 36) && (accMuxOut <= 40) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcLoadIn >= 52) && (tcLoadIn <= 54) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (tcLoadIn >= 59) && (tcLoadIn <= 62) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (tcLoadIn == 106) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (tcAccIn >= 117) && (tcAccIn <= 118) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (accMuxOut >= 52) && (accMuxOut <= 54) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 58) ##1 (accMuxSel == 1)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (uartDataIn >= 245) && (uartDataIn <= 254) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (immData >= 40) && (immData <= 41) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (tcAccIn >= 104) && (tcAccIn <= 106) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (aluOut >= 39) && (aluOut <= 40) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (immData == 104) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 52) && (accMuxOut <= 54) && (accMuxSel == 2) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartDataIn >= 95) && (uartDataIn <= 104) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (tcAccIn == 254) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 201) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (immData >= 205) && (immData <= 212) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (accMuxSel == 15) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 192) ##3 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (immData >= 144) && (immData <= 149) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (immData >= 28) && (immData <= 33)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 94)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut >= 125) && (aluOut <= 127)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (tcLoadIn >= 121) && (tcLoadIn <= 124)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (tcAccIn >= 70) && (tcAccIn <= 73)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (tcLoadIn >= 107) && (tcLoadIn <= 108) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut >= 2) && (aluOut <= 19)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (tcLoadIn >= 61) && (tcLoadIn <= 64)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (immData >= 69) && (immData <= 72)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 70)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (tcLoadIn >= 93) && (tcLoadIn <= 94)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 51)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (tcLoadIn >= 164) && (tcLoadIn <= 165) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 152) && (uartDataIn <= 204) ##1 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 201) && (aluOut <= 255) ##1 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 126) && (immData <= 252) ##1 (tcLoadIn == 10) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 77) && (accMuxOut <= 137) ##2 (accMuxOut >= 33) && (accMuxOut <= 57)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 255) ##1 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 210) && (aluOut <= 255) ##1 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (tcAccIn == 167) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (tcLoadIn >= 208) && (tcLoadIn <= 219) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (uartDataIn >= 9) && (uartDataIn <= 23) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (tcLoadIn >= 4) && (tcLoadIn <= 6) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (tcAccIn >= 164) && (tcAccIn <= 165) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (aluOut >= 60) && (aluOut <= 62) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 119) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (aluOut >= 113) && (aluOut <= 119) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##3 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0) ##2 (accMuxOut >= 227) && (accMuxOut <= 254) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 116) && (immData <= 117) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (immData >= 13) && (immData <= 17) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (tcLoadIn >= 36) && (tcLoadIn <= 41) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 81) ##2 (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (immData >= 50) && (immData <= 57) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (tcAccIn >= 91) && (tcAccIn <= 101) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (uartStatIn >= 240) && (uartStatIn <= 241) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (aluOut >= 171) && (aluOut <= 173) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (aluOut >= 185) && (aluOut <= 191) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) && (aluOut >= 125) && (aluOut <= 132) ##4 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (aluOut == 193) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (aluOut >= 250) && (aluOut <= 251) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (tcAccIn >= 26) && (tcAccIn <= 27) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (aluOut >= 36) && (aluOut <= 47) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 239) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 50) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (tcAccIn >= 154) && (tcAccIn <= 167) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (immData >= 0) && (immData <= 9) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 36) && (uartStatIn <= 79) ##2 (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (uartStatIn == 23) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 163) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (tcAccIn >= 203) && (tcAccIn <= 204) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (tcLoadIn >= 167) && (tcLoadIn <= 170) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##2 (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (uartDataIn >= 9) && (uartDataIn <= 23) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (aluOut >= 56) && (aluOut <= 59)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##3 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (aluOut >= 98) && (aluOut <= 107)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 73) && (accMuxOut <= 253) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (tcLoadIn >= 171) && (tcLoadIn <= 178)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (uartStatIn == 168)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (aluOut >= 37) && (aluOut <= 40)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (uartDataIn >= 128) && (uartDataIn <= 129)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn >= 85) && (uartStatIn <= 87) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (uartStatIn >= 72) && (uartStatIn <= 79)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (accMuxOut >= 207) && (accMuxOut <= 215) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 2) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn >= 116) && (uartStatIn <= 128) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##3 (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (uartStatIn >= 131) && (uartStatIn <= 133)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (tcLoadIn >= 0) && (tcLoadIn <= 10)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn >= 194) && (uartStatIn <= 196) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 151) && (accMuxOut <= 205) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn >= 27) && (uartStatIn <= 30) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (uartDataIn >= 171) && (uartDataIn <= 187)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn >= 103) && (uartStatIn <= 106) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (immData >= 13) && (immData <= 14) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) && (immData >= 245) && (immData <= 249) ##4 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (tcAccIn >= 28) && (tcAccIn <= 32) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 201) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 135) && (tcAccIn <= 147) ##2 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (aluOut >= 28) && (aluOut <= 36) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 247) ##4 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn >= 236) && (uartStatIn <= 239) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (accMuxOut >= 193) && (accMuxOut <= 198) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (accMuxOut == 254) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn >= 139) && (uartStatIn <= 145) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (tcAccIn >= 150) && (tcAccIn <= 154) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 84) && (accMuxOut <= 253) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (tcLoadIn >= 192) && (tcLoadIn <= 193) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (tcLoadIn >= 91) && (tcLoadIn <= 93)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (uartStatIn >= 214) && (uartStatIn <= 216) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (tcAccIn >= 218) && (tcAccIn <= 226) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (immData >= 182) && (immData <= 183)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 51) && (uartDataIn <= 98) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (aluOut >= 198) && (aluOut <= 201) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (accMuxOut >= 129) && (accMuxOut <= 140) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (tcLoadIn >= 211) && (tcLoadIn <= 213) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 253) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (uartStatIn >= 229) && (uartStatIn <= 240) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (tcAccIn >= 82) && (tcAccIn <= 83)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (aluOut == 92)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (uartDataIn >= 17) && (uartDataIn <= 21)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 86) ##2 (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (uartDataIn >= 105) && (uartDataIn <= 107) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (immData >= 46) && (immData <= 56) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (immData >= 74) && (immData <= 79)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (aluOut >= 6) && (aluOut <= 7) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (accMuxSel == 6) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (tcLoadIn >= 63) && (tcLoadIn <= 65) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (tcLoadIn >= 117) && (tcLoadIn <= 124) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (uartDataIn >= 65) && (uartDataIn <= 73) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (immData >= 108) && (immData <= 109) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (tcLoadIn >= 106) && (tcLoadIn <= 108) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (tcAccIn >= 30) && (tcAccIn <= 47) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (tcLoadIn == 208) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (uartDataIn >= 242) && (uartDataIn <= 243) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (immData >= 49) && (immData <= 54) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (tcLoadIn == 189) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (immData >= 126) && (immData <= 130) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 2) ##2 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (uartStatIn >= 60) && (uartStatIn <= 64) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (uartDataIn >= 130) && (uartDataIn <= 135) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (aluOut >= 156) && (aluOut <= 158) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (aluOut == 90) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 180) && (uartDataIn <= 232) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (immData >= 163) && (immData <= 164) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (immData >= 89) && (immData <= 93) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (tcAccIn == 148) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (uartStatIn >= 184) && (uartStatIn <= 207) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (uartStatIn >= 160) && (uartStatIn <= 161) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (uartStatIn >= 130) && (uartStatIn <= 136) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (accMuxOut >= 89) && (accMuxOut <= 95) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 164) && (accMuxOut <= 253) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 51) && (uartDataIn <= 98) ##2 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (immData == 91) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (accMuxOut >= 182) && (accMuxOut <= 184) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (aluOut >= 42) && (aluOut <= 50) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (tcLoadIn >= 10) && (tcLoadIn <= 13) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 157) ##2 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (uartStatIn >= 16) && (uartStatIn <= 18) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 58) ##3 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 34) && (tcAccIn <= 71) ##1 (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 25) && (tcAccIn <= 147) ##2 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (uartStatIn >= 155) && (uartStatIn <= 156) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (tcLoadIn >= 226) && (tcLoadIn <= 232) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (immData >= 232) && (immData <= 233) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (tcLoadIn >= 226) && (tcLoadIn <= 239) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (immData >= 216) && (immData <= 223) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 32) && (uartStatIn <= 136) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartDataIn >= 52) && (uartDataIn <= 55) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 254) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 49) ##1 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (tcLoadIn >= 89) && (tcLoadIn <= 92) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (tcAccIn >= 193) && (tcAccIn <= 200) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (immData == 171) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (tcLoadIn >= 136) && (tcLoadIn <= 141) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (tcLoadIn == 192) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (uartStatIn >= 196) && (uartStatIn <= 197) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (immData >= 241) && (immData <= 249) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (accMuxSel == 14) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 101) && (tcAccIn <= 147) ##2 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (tcAccIn >= 142) && (tcAccIn <= 155) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (tcAccIn >= 96) && (tcAccIn <= 112) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (immData >= 95) && (immData <= 96) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) ##2 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 38) && (tcAccIn <= 76) ##2 (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (uartStatIn >= 222) && (uartStatIn <= 236)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (uartStatIn >= 14) && (uartStatIn <= 18) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##4 (tcLoadIn >= 179) && (tcLoadIn <= 180)) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcAccIn >= 143) && (tcAccIn <= 150)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##4 (accMuxOut >= 198) && (accMuxOut <= 199)) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (uartDataIn >= 138) && (uartDataIn <= 153) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcLoadIn >= 107) && (tcLoadIn <= 108)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##4 (accMuxOut >= 238) && (accMuxOut <= 244)) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (aluOut >= 16) && (aluOut <= 17)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (aluOut >= 145) && (aluOut <= 148)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcLoadIn >= 168) && (tcLoadIn <= 170) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (accMuxOut >= 33) && (accMuxOut <= 57)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcAccIn >= 211) && (tcAccIn <= 212)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcLoadIn >= 136) && (tcLoadIn <= 138)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (tcLoadIn >= 89) && (tcLoadIn <= 100) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (aluOut >= 32) && (aluOut <= 36)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcAccIn >= 202) && (tcAccIn <= 212) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcAccIn >= 233) && (tcAccIn <= 248)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 70) && (immData <= 95) ##1 (aluOut >= 201) && (aluOut <= 255) ##1 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (uartStatIn >= 103) && (uartStatIn <= 106)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (aluOut >= 89) && (aluOut <= 99) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcLoadIn >= 165) && (tcLoadIn <= 170)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcLoadIn >= 103) && (tcLoadIn <= 104)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (accMuxSel == 14) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (uartDataIn >= 99) && (uartDataIn <= 100) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcAccIn >= 56) && (tcAccIn <= 57)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcLoadIn >= 206) && (tcLoadIn <= 213)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (immData >= 53) && (immData <= 57) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (tcAccIn >= 177) && (tcAccIn <= 178) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (aluOut == 164) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (accMuxOut >= 94) && (accMuxOut <= 102) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcAccIn >= 11) && (tcAccIn <= 12) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (immData >= 9) && (immData <= 17) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (tcLoadIn >= 4) && (tcLoadIn <= 6) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 129) && (accMuxOut <= 189) ##1 (accMuxOut >= 33) && (accMuxOut <= 57)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcLoadIn >= 99) && (tcLoadIn <= 102) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (tcLoadIn >= 127) && (tcLoadIn <= 128) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcAccIn >= 191) && (tcAccIn <= 193) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 106) && (tcAccIn <= 168) ##1 (tcLoadIn == 10) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 95) ##1 (aluOut >= 201) && (aluOut <= 255) ##1 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 149) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (uartDataIn >= 123) && (uartDataIn <= 124) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcLoadIn >= 27) && (tcLoadIn <= 29) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (uartDataIn >= 194) && (uartDataIn <= 195) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (tcLoadIn >= 227) && (tcLoadIn <= 230) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 100) && (immData <= 179) ##1 (tcLoadIn == 10) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 255) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##3 (aluOut >= 53) && (aluOut <= 59)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (aluOut >= 49) && (aluOut <= 51) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##3 (accMuxOut >= 193) && (accMuxOut <= 220)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##3 (aluOut >= 151) && (aluOut <= 155)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (uartDataIn >= 4) && (uartDataIn <= 6) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 3) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 141) && (aluOut <= 199) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 65) && (immData <= 95) ##1 (aluOut >= 201) && (aluOut <= 255) ##1 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 177) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 166) ##3 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (uartDataIn >= 177) && (uartDataIn <= 181) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (tcLoadIn >= 184) && (tcLoadIn <= 185) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (uartStatIn >= 52) && (uartStatIn <= 54)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 213) && (uartDataIn <= 232) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (uartStatIn >= 241) && (uartStatIn <= 249)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 71)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (aluOut >= 211) && (aluOut <= 213)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 167)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (immData >= 181) && (immData <= 182)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (uartStatIn == 36)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (aluOut >= 123) && (aluOut <= 124)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (aluOut >= 252) && (aluOut <= 255)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 109)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (aluOut >= 225) && (aluOut <= 233)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (uartStatIn >= 0) && (uartStatIn <= 4)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (immData >= 31) && (immData <= 33)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (uartStatIn >= 61) && (uartStatIn <= 73) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (tcAccIn >= 21) && (tcAccIn <= 26)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (accMuxOut >= 236) && (accMuxOut <= 254)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (tcLoadIn >= 37) && (tcLoadIn <= 42)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (uartStatIn >= 201) && (uartStatIn <= 202)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (tcLoadIn == 62)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (tcAccIn >= 38) && (tcAccIn <= 45)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (immData >= 247) && (immData <= 254)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (uartStatIn >= 10) && (uartStatIn <= 12)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (accMuxSel == 5)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (uartDataIn >= 201) && (uartDataIn <= 206)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (immData >= 152) && (immData <= 159) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut == 5) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn >= 68) && (tcAccIn <= 69) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 11) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn >= 92) && (uartStatIn <= 97) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 196) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartDataIn >= 101) && (uartDataIn <= 104) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (immData >= 218) && (immData <= 224) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 107) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (accMuxOut >= 54) && (accMuxOut <= 62) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (uartDataIn >= 10) && (uartDataIn <= 17) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (uartStatIn >= 60) && (uartStatIn <= 61) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (tcAccIn >= 168) && (tcAccIn <= 169) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 119) ##1 (aluOut >= 201) && (aluOut <= 255) ##1 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (tcAccIn >= 150) && (tcAccIn <= 155) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (tcLoadIn >= 96) && (tcLoadIn <= 98) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (uartStatIn >= 63) && (uartStatIn <= 64) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (uartDataIn >= 42) && (uartDataIn <= 44) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (aluOut >= 116) && (aluOut <= 121) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (immData >= 133) && (immData <= 138) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut >= 192) && (aluOut <= 204) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcLoadIn >= 125) && (tcLoadIn <= 148) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (uartDataIn >= 107) && (uartDataIn <= 112) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (uartStatIn >= 62) && (uartStatIn <= 63) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcLoadIn == 116) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcAccIn >= 54) && (tcAccIn <= 55) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcAccIn >= 145) && (tcAccIn <= 149) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartStatIn >= 130) && (uartStatIn <= 140) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 37) ##1 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 82) ##2 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (aluOut >= 198) && (aluOut <= 207) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (immData >= 238) && (immData <= 244) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcAccIn >= 47) && (tcAccIn <= 48) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcAccIn >= 140) && (tcAccIn <= 154) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartStatIn >= 202) && (uartStatIn <= 229) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (aluOut >= 79) && (aluOut <= 92) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartDataIn >= 190) && (uartDataIn <= 200) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcLoadIn >= 92) && (tcLoadIn <= 93) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 114)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (aluOut >= 137) && (aluOut <= 139)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartStatIn >= 161) && (uartStatIn <= 162)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 207) ##1 (accMuxOut >= 154) && (accMuxOut <= 182)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartDataIn >= 52) && (uartDataIn <= 74)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (tcLoadIn >= 4) && (tcLoadIn <= 6)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (tcLoadIn >= 208) && (tcLoadIn <= 213)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartStatIn >= 75) && (uartStatIn <= 78)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartStatIn == 83)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartStatIn >= 172) && (uartStatIn <= 175)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 180) ##2 (accMuxOut >= 33) && (accMuxOut <= 62) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 49) ##1 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (tcAccIn >= 109) && (tcAccIn <= 118)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 1) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 218) ##1 (accMuxOut >= 154) && (accMuxOut <= 182)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 69) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcLoadIn >= 169) && (tcLoadIn <= 173)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (uartDataIn >= 80) && (uartDataIn <= 84) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut >= 214) && (aluOut <= 216)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut >= 137) && (aluOut <= 139)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut >= 243) && (aluOut <= 245)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut >= 57) && (aluOut <= 59)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (uartStatIn >= 209) && (uartStatIn <= 214)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (accMuxOut >= 119) && (accMuxOut <= 137)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut >= 145) && (aluOut <= 150)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcLoadIn >= 56) && (tcLoadIn <= 57)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn >= 150) && (tcAccIn <= 154) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn >= 156) && (uartDataIn <= 161)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn >= 36) && (tcAccIn <= 46) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (aluOut >= 139) && (aluOut <= 150) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (aluOut >= 229) && (aluOut <= 231) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (immData >= 72) && (immData <= 73)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (uartStatIn >= 6) && (uartStatIn <= 29) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartStatIn >= 106) && (uartStatIn <= 110)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (aluOut >= 187) && (aluOut <= 195)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (tcAccIn == 254)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartStatIn >= 41) && (uartStatIn <= 42)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (accMuxOut >= 172) && (accMuxOut <= 182)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (aluOut >= 98) && (aluOut <= 102) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (aluOut >= 180) && (aluOut <= 187)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (immData >= 18) && (immData <= 26) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn >= 129) && (uartDataIn <= 130)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (immData == 160)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn >= 79) && (tcAccIn <= 84) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn >= 189) && (tcAccIn <= 190) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartStatIn >= 106) && (uartStatIn <= 107) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (immData >= 108) && (immData <= 114) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 58) ##1 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcAccIn >= 182) && (tcAccIn <= 185) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (aluOut >= 57) && (aluOut <= 60) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (aluOut >= 90) && (aluOut <= 91) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcLoadIn >= 3) && (tcLoadIn <= 4) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcLoadIn >= 149) && (tcLoadIn <= 159) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcAccIn >= 19) && (tcAccIn <= 38) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (accMuxSel == 1) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartDataIn >= 70) && (uartDataIn <= 78) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (immData >= 216) && (immData <= 220) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartStatIn >= 37) && (uartStatIn <= 40) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (aluOut >= 216) && (aluOut <= 242) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartDataIn >= 216) && (uartDataIn <= 217) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 226) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcAccIn >= 2) && (tcAccIn <= 4) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (uartStatIn >= 14) && (uartStatIn <= 16) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartStatIn == 109) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (uartStatIn == 222) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartStatIn == 59) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (immData >= 93) && (immData <= 95) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartStatIn >= 155) && (uartStatIn <= 161) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (immData == 217) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (aluOut >= 186) && (aluOut <= 195) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcLoadIn >= 213) && (tcLoadIn <= 224) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartDataIn >= 47) && (uartDataIn <= 57) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartDataIn >= 164) && (uartDataIn <= 170) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcLoadIn >= 9) && (tcLoadIn <= 27) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (immData >= 41) && (immData <= 45) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (immData >= 57) && (immData <= 70) ##2 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (aluOut >= 86) && (aluOut <= 87) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (immData >= 33) && (immData <= 34) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartStatIn >= 120) && (uartStatIn <= 129) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartStatIn >= 201) && (uartStatIn <= 210) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcAccIn >= 18) && (tcAccIn <= 19) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartDataIn >= 37) && (uartDataIn <= 40) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcAccIn >= 59) && (tcAccIn <= 61) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartDataIn >= 46) && (uartDataIn <= 54) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartStatIn == 161) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcLoadIn >= 130) && (tcLoadIn <= 135) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##2 (uartStatIn >= 22) && (uartStatIn <= 31)) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (immData >= 131) && (immData <= 134) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcLoadIn == 129) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartStatIn == 179) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartStatIn >= 199) && (uartStatIn <= 206) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (accMuxSel == 15) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcLoadIn >= 151) && (tcLoadIn <= 159) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartDataIn >= 167) && (uartDataIn <= 171) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (accMuxOut >= 74) && (accMuxOut <= 85) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartDataIn >= 86) && (uartDataIn <= 87) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (tcAccIn >= 70) && (tcAccIn <= 74) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartDataIn >= 40) && (uartDataIn <= 50) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (accMuxOut >= 125) && (accMuxOut <= 150) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcLoadIn >= 39) && (tcLoadIn <= 44) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartDataIn >= 115) && (uartDataIn <= 117) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartStatIn >= 218) && (uartStatIn <= 222) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (aluOut >= 117) && (aluOut <= 127) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (immData >= 249) && (immData <= 251) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartDataIn >= 68) && (uartDataIn <= 84) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcAccIn >= 187) && (tcAccIn <= 188) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartDataIn == 117) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartStatIn >= 82) && (uartStatIn <= 84) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartStatIn >= 134) && (uartStatIn <= 136) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (tcAccIn >= 182) && (tcAccIn <= 192) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (uartDataIn >= 93) && (uartDataIn <= 100) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (aluOut >= 6) && (aluOut <= 7) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcLoadIn >= 10) && (tcLoadIn <= 12)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcLoadIn >= 164) && (tcLoadIn <= 170)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn >= 18) && (uartStatIn <= 20) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (immData >= 183) && (immData <= 187)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn >= 236) && (tcAccIn <= 243) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (uartDataIn >= 42) && (uartDataIn <= 62)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (uartDataIn >= 123) && (uartDataIn <= 133)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (accMuxSel == 1)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartDataIn >= 54) && (uartDataIn <= 57) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (uartDataIn >= 158) && (uartDataIn <= 163)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (uartDataIn >= 184) && (uartDataIn <= 185)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcLoadIn >= 128) && (tcLoadIn <= 130)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (uartDataIn >= 8) && (uartDataIn <= 21)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (immData >= 65) && (immData <= 67) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcLoadIn >= 98) && (tcLoadIn <= 99)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (immData >= 198) && (immData <= 199)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (accMuxOut >= 215) && (accMuxOut <= 229)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (uartStatIn >= 157) && (uartStatIn <= 160) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 33) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcAccIn >= 76) && (tcAccIn <= 82) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (immData >= 136) && (immData <= 148) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn >= 105) && (uartStatIn <= 112) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn >= 82) && (uartStatIn <= 92) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn >= 9) && (tcAccIn <= 11) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (uartStatIn >= 83) && (uartStatIn <= 99) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (aluOut >= 204) && (aluOut <= 217) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (uartStatIn >= 248) && (uartStatIn <= 253) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (tcAccIn >= 36) && (tcAccIn <= 45) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcLoadIn >= 114) && (tcLoadIn <= 116) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartDataIn >= 209) && (uartDataIn <= 213) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut >= 11) && (aluOut <= 16) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 24) ##4 (accMuxOut == 0)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 29) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcLoadIn >= 64) && (tcLoadIn <= 98) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut == 232) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcLoadIn >= 9) && (tcLoadIn <= 13) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (accMuxOut >= 116) && (accMuxOut <= 150) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 209) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (accMuxOut >= 208) && (accMuxOut <= 221) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcLoadIn >= 208) && (tcLoadIn <= 213) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcAccIn >= 118) && (tcAccIn <= 124) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (aluOut >= 39) && (aluOut <= 42) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 169) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) && (aluOut >= 163) && (aluOut <= 201) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn >= 128) && (tcAccIn <= 133) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcLoadIn >= 34) && (tcLoadIn <= 38) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (accMuxOut >= 150) && (accMuxOut <= 182) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) && (uartStatIn >= 178) && (uartStatIn <= 180) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (uartStatIn >= 218) && (uartStatIn <= 221) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (immData >= 9) && (immData <= 13) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (uartStatIn >= 37) && (uartStatIn <= 38) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) && (aluOut >= 79) && (aluOut <= 89) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 183) && (aluOut <= 190) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcAccIn >= 200) && (tcAccIn <= 205) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (aluOut >= 247) && (aluOut <= 251) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (immData == 22) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (aluOut >= 213) && (aluOut <= 217) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (immData >= 39) && (immData <= 40) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (aluOut >= 117) && (aluOut <= 126) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) && (uartStatIn >= 21) && (uartStatIn <= 24) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) && (tcAccIn >= 158) && (tcAccIn <= 168) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (uartStatIn >= 44) && (uartStatIn <= 59) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 21) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcAccIn >= 182) && (tcAccIn <= 186) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (accMuxOut >= 38) && (accMuxOut <= 39) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (immData >= 184) && (immData <= 190) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (tcAccIn >= 30) && (tcAccIn <= 32) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (aluOut >= 98) && (aluOut <= 105) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (aluOut >= 188) && (aluOut <= 194) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (tcAccIn >= 108) && (tcAccIn <= 109) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (tcAccIn >= 238) && (tcAccIn <= 239) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (tcAccIn >= 83) && (tcAccIn <= 86) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (immData >= 150) && (immData <= 159) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (aluOut >= 160) && (aluOut <= 165) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (aluOut >= 112) && (aluOut <= 120) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (accMuxOut >= 84) && (accMuxOut <= 91) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (immData >= 100) && (immData <= 102) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (immData == 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 62) && (tcAccIn <= 108) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (uartDataIn >= 28) && (uartDataIn <= 31)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (accMuxSel == 15)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (aluOut >= 228) && (aluOut <= 230)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (aluOut >= 235) && (aluOut <= 237)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (immData == 235)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (uartDataIn >= 231) && (uartDataIn <= 237)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (tcAccIn >= 161) && (tcAccIn <= 168)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (accMuxSel == 0)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (immData >= 9) && (immData <= 11)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (uartDataIn == 114)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (uartDataIn >= 30) && (uartDataIn <= 32) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (aluOut >= 32) && (aluOut <= 33)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (accMuxSel == 8)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (accMuxSel == 13) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (accMuxOut >= 235) && (accMuxOut <= 254)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (aluOut >= 85) && (aluOut <= 91)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (accMuxOut >= 131) && (accMuxOut <= 189) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (uartDataIn >= 174) && (uartDataIn <= 175) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (aluOut >= 95) && (aluOut <= 96)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn >= 190) && (tcAccIn <= 191)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (aluOut >= 56) && (aluOut <= 57)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (aluOut >= 229) && (aluOut <= 231) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (aluOut >= 124) && (aluOut <= 132)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn >= 198) && (tcAccIn <= 200)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (aluOut >= 1) && (aluOut <= 5)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn >= 193) && (tcAccIn <= 195)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (tcAccIn >= 185) && (tcAccIn <= 190) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (uartDataIn >= 123) && (uartDataIn <= 130) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (aluOut == 219)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (accMuxOut >= 191) && (accMuxOut <= 193)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (accMuxSel == 15) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 180) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (aluOut >= 141) && (aluOut <= 143) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (uartDataIn >= 150) && (uartDataIn <= 152) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 162) && (tcLoadIn <= 199) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##1 (aluOut >= 151) && (aluOut <= 153) ##2 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##1 (accMuxOut >= 126) && (accMuxOut <= 154) ##2 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##1 (tcLoadIn >= 50) && (tcLoadIn <= 51) ##2 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 206) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##1 (accMuxSel == 3) ##2 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##1 (tcAccIn >= 218) && (tcAccIn <= 225) ##2 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (tcAccIn >= 37) && (tcAccIn <= 43) ##2 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (uartStatIn >= 211) && (uartStatIn <= 214) ##2 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) && (uartDataIn >= 240) && (uartDataIn <= 247) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (uartStatIn >= 50) && (uartStatIn <= 51) ##2 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 203) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartDataIn >= 110) && (uartDataIn <= 112) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (accMuxOut >= 216) && (accMuxOut <= 225) ##2 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) && (uartDataIn >= 181) && (uartDataIn <= 185) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (tcAccIn == 148) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) && (uartStatIn == 215) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (uartStatIn == 32) ##2 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (immData >= 101) && (immData <= 102) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) && (aluOut >= 7) && (aluOut <= 18) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (uartStatIn == 70) ##2 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) && (aluOut >= 62) && (aluOut <= 68) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) && (uartDataIn >= 194) && (uartDataIn <= 200) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) && (uartDataIn == 23) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartDataIn >= 25) && (uartDataIn <= 26) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##2 (immData == 224) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) && (uartStatIn == 13) ##3 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##2 (immData >= 94) && (immData <= 101) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) && (tcLoadIn >= 245) && (tcLoadIn <= 253) ##3 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (immData >= 207) && (immData <= 213) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (uartStatIn >= 54) && (uartStatIn <= 67) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 165) && (tcAccIn <= 255) ##4 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcAccIn == 98) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 101) && (aluOut <= 178) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (tcAccIn >= 210) && (tcAccIn <= 214)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (tcAccIn == 186)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (uartDataIn == 145) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (accMuxOut >= 230) && (accMuxOut <= 232)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (uartDataIn >= 104) && (uartDataIn <= 112) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (tcLoadIn == 172)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (tcAccIn >= 100) && (tcAccIn <= 108)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (tcAccIn >= 142) && (tcAccIn <= 150)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (tcLoadIn >= 103) && (tcLoadIn <= 104)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (tcLoadIn == 230)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut >= 43) && (aluOut <= 46) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcAccIn >= 13) && (tcAccIn <= 29) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 221)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcAccIn >= 226) && (tcAccIn <= 230) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##3 (uartDataIn >= 249) && (uartDataIn <= 252)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (tcLoadIn >= 171) && (tcLoadIn <= 175)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##3 (tcLoadIn >= 185) && (tcLoadIn <= 189)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##3 (accMuxOut >= 72) && (accMuxOut <= 76)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 102)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 3) && (accMuxSel <= 4) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut >= 156) && (aluOut <= 157) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (uartStatIn >= 180) && (uartStatIn <= 183)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (aluOut >= 42) && (aluOut <= 48) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 43)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (immData >= 75) && (immData <= 76)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut == 112) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##3 (tcLoadIn >= 42) && (tcLoadIn <= 47)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut >= 131) && (aluOut <= 133) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcAccIn >= 217) && (tcAccIn <= 218) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut >= 56) && (aluOut <= 58) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (immData >= 2) && (immData <= 11) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (aluOut >= 127) && (aluOut <= 131)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##3 (accMuxOut >= 30) && (accMuxOut <= 36)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (immData == 33)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 66)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (tcLoadIn >= 81) && (tcLoadIn <= 82)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (aluOut >= 173) && (aluOut <= 177)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##3 (tcLoadIn >= 148) && (tcLoadIn <= 150)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (uartDataIn >= 186) && (uartDataIn <= 189)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut >= 191) && (accMuxOut <= 193) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (uartDataIn == 53) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 14) && (uartDataIn <= 117) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (aluOut >= 116) && (aluOut <= 120) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (tcAccIn >= 241) && (tcAccIn <= 249) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (uartDataIn >= 254) && (uartDataIn <= 255) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (uartDataIn >= 216) && (uartDataIn <= 218) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (tcLoadIn >= 223) && (tcLoadIn <= 226) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (accMuxOut >= 31) && (accMuxOut <= 47)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (immData >= 252) && (immData <= 254)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##1 (aluOut >= 18) && (aluOut <= 21) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (uartStatIn == 59)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (immData >= 108) && (immData <= 109)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (uartDataIn >= 42) && (uartDataIn <= 48) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (tcLoadIn == 47)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (immData >= 164) && (immData <= 166)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (uartStatIn >= 187) && (uartStatIn <= 203)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##1 (aluOut >= 150) && (aluOut <= 157) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (accMuxOut >= 88) && (accMuxOut <= 89)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (tcAccIn == 109) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (aluOut >= 26) && (aluOut <= 27) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (tcAccIn == 81)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (accMuxOut >= 225) && (accMuxOut <= 229)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##1 (accMuxOut >= 75) && (accMuxOut <= 84) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (uartStatIn >= 83) && (uartStatIn <= 88)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (tcLoadIn >= 62) && (tcLoadIn <= 68)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (tcLoadIn >= 205) && (tcLoadIn <= 211)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (tcAccIn >= 60) && (tcAccIn <= 62) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (uartDataIn >= 77) && (uartDataIn <= 79) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn == 159) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##1 (aluOut >= 68) && (aluOut <= 69) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##1 (uartDataIn >= 26) && (uartDataIn <= 32) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (tcAccIn >= 147) && (tcAccIn <= 150) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (uartDataIn == 100) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 8) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 129) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (tcAccIn >= 19) && (tcAccIn <= 20) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn >= 218) && (tcAccIn <= 225) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (uartStatIn >= 9) && (uartStatIn <= 10) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (uartStatIn >= 238) && (uartStatIn <= 239) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##1 (uartStatIn == 175) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (accMuxOut >= 45) && (accMuxOut <= 58) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (uartStatIn >= 23) && (uartStatIn <= 24) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (immData >= 57) && (immData <= 63) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (uartStatIn >= 55) && (uartStatIn <= 59) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcLoadIn >= 9) && (tcLoadIn <= 10) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (immData >= 23) && (immData <= 25) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn >= 104) && (tcAccIn <= 106) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (tcAccIn >= 69) && (tcAccIn <= 72) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn >= 47) && (tcAccIn <= 54) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (immData >= 249) && (immData <= 251) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (uartStatIn >= 129) && (uartStatIn <= 131) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (uartStatIn >= 214) && (uartStatIn <= 218) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (tcAccIn >= 14) && (tcAccIn <= 17) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (tcAccIn >= 48) && (tcAccIn <= 50) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (accMuxOut >= 125) && (accMuxOut <= 143) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (aluOut >= 123) && (aluOut <= 124) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut >= 88) && (aluOut <= 90) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (tcLoadIn >= 2) && (tcLoadIn <= 10) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (aluOut >= 75) && (aluOut <= 76) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (aluOut >= 181) && (aluOut <= 191) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (uartDataIn >= 213) && (uartDataIn <= 217) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (uartDataIn >= 7) && (uartDataIn <= 9) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcLoadIn == 129) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcLoadIn >= 129) && (tcLoadIn <= 131) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 152) && (accMuxOut <= 206) ##1 (accMuxOut >= 67) && (accMuxOut <= 101) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##4 (uartStatIn >= 188) && (uartStatIn <= 191)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (aluOut >= 95) && (aluOut <= 98) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxOut >= 84) && (accMuxOut <= 89) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (accMuxOut >= 250) && (accMuxOut <= 252) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##4 (uartStatIn == 3)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (accMuxOut >= 140) && (accMuxOut <= 144) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 162) && (tcLoadIn <= 199) ##2 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (aluOut >= 146) && (aluOut <= 150) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn >= 108) && (tcAccIn <= 109) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (tcLoadIn >= 43) && (tcLoadIn <= 44) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##4 (accMuxOut >= 172) && (accMuxOut <= 177)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (aluOut >= 156) && (aluOut <= 157) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##4 (tcLoadIn >= 233) && (tcLoadIn <= 234)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (aluOut >= 239) && (aluOut <= 240) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##3 (accMuxOut >= 82) && (accMuxOut <= 90)) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (immData >= 40) && (immData <= 47) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (uartStatIn >= 153) && (uartStatIn <= 155) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcLoadIn >= 91) && (tcLoadIn <= 93) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (tcLoadIn == 91) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##3 (aluOut >= 157) && (aluOut <= 170)) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcAccIn >= 181) && (tcAccIn <= 185) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (tcLoadIn >= 243) && (tcLoadIn <= 246) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 166) ##1 (uartStatIn == 23) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 126) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (immData >= 140) && (immData <= 143) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (tcLoadIn >= 109) && (tcLoadIn <= 110) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 130) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcLoadIn >= 68) && (tcLoadIn <= 70) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (uartStatIn >= 136) && (uartStatIn <= 137) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcLoadIn >= 167) && (tcLoadIn <= 171) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (immData >= 136) && (immData <= 140) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 69) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (uartStatIn >= 118) && (uartStatIn <= 126) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (tcLoadIn >= 162) && (tcLoadIn <= 165) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##3 (aluOut >= 184) && (aluOut <= 186)) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (immData >= 114) && (immData <= 121) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcAccIn >= 126) && (tcAccIn <= 127) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcAccIn >= 218) && (tcAccIn <= 220) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 78) && (accMuxOut <= 79) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut >= 229) && (aluOut <= 231) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (aluOut >= 119) && (aluOut <= 120) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##3 (tcLoadIn >= 23) && (tcLoadIn <= 24)) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##3 (tcLoadIn >= 4) && (tcLoadIn <= 9)) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 150) && (uartStatIn <= 253) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (aluOut >= 106) && (aluOut <= 112) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (uartDataIn >= 96) && (uartDataIn <= 106) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (immData >= 135) && (immData <= 140) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 200) && (uartStatIn <= 253) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 86) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (immData >= 56) && (immData <= 57) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (aluOut >= 81) && (aluOut <= 89) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 3) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (immData >= 157) && (immData <= 158) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcLoadIn >= 35) && (tcLoadIn <= 39) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 67) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (aluOut >= 58) && (aluOut <= 59) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (immData >= 160) && (immData <= 163) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (uartStatIn >= 23) && (uartStatIn <= 24) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##2 (accMuxSel == 0) ##1 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (tcLoadIn >= 232) && (tcLoadIn <= 233) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 81) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (aluOut >= 41) && (aluOut <= 42) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartStatIn >= 90) && (uartStatIn <= 91) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (immData == 189) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (immData >= 102) && (immData <= 104) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (accMuxOut >= 58) && (accMuxOut <= 74) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (tcLoadIn >= 9) && (tcLoadIn <= 13) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartStatIn >= 238) && (uartStatIn <= 249) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (aluOut >= 61) && (aluOut <= 67) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcLoadIn >= 46) && (tcLoadIn <= 49) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##2 (accMuxOut >= 36) && (accMuxOut <= 40) ##1 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 162) && (tcLoadIn <= 254) ##2 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (immData >= 5) && (immData <= 6) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (uartStatIn >= 26) && (uartStatIn <= 27) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartDataIn >= 44) && (uartDataIn <= 46) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcLoadIn >= 252) && (tcLoadIn <= 254) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 73) && (tcAccIn <= 115) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcAccIn >= 70) && (tcAccIn <= 75) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (uartDataIn >= 7) && (uartDataIn <= 14) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcAccIn >= 19) && (tcAccIn <= 21) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (tcAccIn >= 111) && (tcAccIn <= 115)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartDataIn >= 215) && (uartDataIn <= 216)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartDataIn >= 173) && (uartDataIn <= 175)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (immData >= 230) && (immData <= 235) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (uartDataIn >= 134) && (uartDataIn <= 139) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartDataIn >= 142) && (uartDataIn <= 144) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartStatIn >= 167) && (uartStatIn <= 168)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (aluOut >= 249) && (aluOut <= 250) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartStatIn >= 70) && (uartStatIn <= 73)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartStatIn >= 35) && (uartStatIn <= 36)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartStatIn >= 139) && (uartStatIn <= 140) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartDataIn >= 65) && (uartDataIn <= 67)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (aluOut >= 68) && (aluOut <= 74) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (accMuxOut >= 201) && (accMuxOut <= 254)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (uartDataIn == 238) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (uartDataIn >= 67) && (uartDataIn <= 68) ##4 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartStatIn >= 19) && (uartStatIn <= 28) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (accMuxOut >= 170) && (accMuxOut <= 173) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (aluOut >= 137) && (aluOut <= 140) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (aluOut >= 85) && (aluOut <= 93) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (aluOut >= 116) && (aluOut <= 117) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (tcLoadIn >= 58) && (tcLoadIn <= 59) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (uartDataIn >= 85) && (uartDataIn <= 87) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (tcAccIn >= 194) && (tcAccIn <= 199) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##2 (uartDataIn >= 118) && (uartDataIn <= 124) ##1 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (uartStatIn >= 94) && (uartStatIn <= 98) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (uartDataIn >= 26) && (uartDataIn <= 34) ##4 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##2 (accMuxOut >= 48) && (accMuxOut <= 56) ##1 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (uartDataIn >= 73) && (uartDataIn <= 77) ##4 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 79) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (uartDataIn == 42) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (aluOut >= 17) && (aluOut <= 23) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 88) ##1 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (uartDataIn >= 173) && (uartDataIn <= 174) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (immData >= 169) && (immData <= 171) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 7) && (tcLoadIn <= 96) ##1 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 152) && (aluOut <= 177) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 183) ##1 (accMuxOut >= 67) && (accMuxOut <= 101) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (aluOut >= 224) && (aluOut <= 225) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (tcLoadIn == 176) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (tcLoadIn >= 121) && (tcLoadIn <= 126) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (accMuxOut >= 49) && (accMuxOut <= 54) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcLoadIn >= 133) && (tcLoadIn <= 140) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (tcLoadIn == 20) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartDataIn >= 87) && (uartDataIn <= 88) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcAccIn >= 202) && (tcAccIn <= 204) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (uartStatIn >= 82) && (uartStatIn <= 87) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (uartStatIn >= 118) && (uartStatIn <= 122) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 240) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (accMuxOut >= 192) && (accMuxOut <= 194) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (uartDataIn >= 243) && (uartDataIn <= 244) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (immData >= 109) && (immData <= 111) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (immData >= 31) && (immData <= 33) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (aluOut >= 49) && (aluOut <= 56) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (accMuxOut >= 7) && (accMuxOut <= 17) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcAccIn == 76) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (immData >= 181) && (immData <= 182) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcAccIn >= 106) && (tcAccIn <= 108) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (aluOut >= 235) && (aluOut <= 243) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (immData == 38) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (immData >= 101) && (immData <= 102) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 158) && (aluOut <= 191) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (accMuxOut >= 170) && (accMuxOut <= 176) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (aluOut >= 233) && (aluOut <= 248) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 82) && (aluOut <= 167) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (immData >= 33) && (immData <= 34) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (immData >= 11) && (immData <= 13) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (immData >= 6) && (immData <= 7) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (uartDataIn >= 155) && (uartDataIn <= 157) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (aluOut >= 223) && (aluOut <= 224) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (uartDataIn >= 221) && (uartDataIn <= 228) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartDataIn >= 219) && (uartDataIn <= 227) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (uartStatIn >= 59) && (uartStatIn <= 67) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (immData >= 46) && (immData <= 47) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (uartDataIn >= 130) && (uartDataIn <= 131) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (tcAccIn >= 7) && (tcAccIn <= 11) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (accMuxOut >= 194) && (accMuxOut <= 195) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (immData == 22) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (uartStatIn >= 242) && (uartStatIn <= 245) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (aluOut >= 3) && (aluOut <= 5) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (accMuxOut >= 250) && (accMuxOut <= 251) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (uartStatIn >= 240) && (uartStatIn <= 245) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (immData >= 72) && (immData <= 81) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (accMuxOut >= 79) && (accMuxOut <= 80) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcAccIn >= 151) && (tcAccIn <= 152) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (tcAccIn >= 76) && (tcAccIn <= 82) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (uartStatIn >= 161) && (uartStatIn <= 173) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcAccIn >= 185) && (tcAccIn <= 186) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (aluOut >= 248) && (aluOut <= 250) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (uartDataIn >= 3) && (uartDataIn <= 19) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (tcAccIn >= 219) && (tcAccIn <= 232) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (tcLoadIn >= 41) && (tcLoadIn <= 53) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (uartStatIn >= 193) && (uartStatIn <= 194) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (uartDataIn == 100) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (immData == 28) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (aluOut >= 213) && (aluOut <= 215) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (immData >= 129) && (immData <= 132) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (uartDataIn >= 170) && (uartDataIn <= 171) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (immData >= 80) && (immData <= 82)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) && (aluOut >= 85) && (aluOut <= 90) ##3 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (tcLoadIn >= 215) && (tcLoadIn <= 216)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (immData >= 48) && (immData <= 53)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (uartStatIn >= 156) && (uartStatIn <= 157) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (uartDataIn >= 2) && (uartDataIn <= 3) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (tcAccIn >= 174) && (tcAccIn <= 176)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (aluOut == 129) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (immData >= 164) && (immData <= 165) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 78) && (tcAccIn <= 110) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (immData >= 198) && (immData <= 199) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcLoadIn == 56) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (tcAccIn >= 121) && (tcAccIn <= 126)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (immData >= 251) && (immData <= 254) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (immData == 131)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcLoadIn >= 171) && (tcLoadIn <= 174) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (uartDataIn >= 63) && (uartDataIn <= 64) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcAccIn >= 230) && (tcAccIn <= 232) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (tcAccIn >= 143) && (tcAccIn <= 155) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcAccIn == 135) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcLoadIn >= 184) && (tcLoadIn <= 185) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcAccIn == 245) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (immData >= 41) && (immData <= 42) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcLoadIn >= 15) && (tcLoadIn <= 18) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) && (uartDataIn >= 20) && (uartDataIn <= 53)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (uartStatIn == 139)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (uartStatIn >= 54) && (uartStatIn <= 57)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (uartStatIn == 0) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 7) && (tcLoadIn <= 63) ##1 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (aluOut == 131)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (aluOut == 216)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (aluOut >= 195) && (aluOut <= 196)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (immData >= 189) && (immData <= 193) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (immData >= 214) && (immData <= 216) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (immData >= 112) && (immData <= 114) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (aluOut >= 9) && (aluOut <= 11)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (uartStatIn >= 228) && (uartStatIn <= 229) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (accMuxOut >= 184) && (accMuxOut <= 198) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (uartStatIn >= 173) && (uartStatIn <= 184) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (aluOut >= 16) && (aluOut <= 20)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (tcAccIn >= 106) && (tcAccIn <= 107)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (accMuxOut >= 102) && (accMuxOut <= 129) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (uartStatIn == 12) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (uartStatIn >= 120) && (uartStatIn <= 126)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (immData == 169)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 143) && (tcLoadIn <= 251) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (immData >= 122) && (immData <= 123) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (uartStatIn >= 131) && (uartStatIn <= 133) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 58) ##3 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 209) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 248) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) && (uartDataIn >= 139) && (uartDataIn <= 140) ##3 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (immData == 149) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (immData >= 104) && (immData <= 105) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 53) && (tcLoadIn <= 95) ##4 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (uartStatIn >= 146) && (uartStatIn <= 148) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (tcLoadIn >= 181) && (tcLoadIn <= 184) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) && (immData >= 0) && (immData <= 9) ##3 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (aluOut >= 209) && (aluOut <= 214) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 126) && (uartStatIn <= 255) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (immData >= 48) && (immData <= 51) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 4) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (accMuxOut >= 111) && (accMuxOut <= 165) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 138) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 78) && (tcLoadIn <= 95) ##4 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 131) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (tcLoadIn >= 164) && (tcLoadIn <= 172) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##3 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (uartDataIn == 117) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (uartStatIn >= 0) && (uartStatIn <= 8) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 127) && (aluOut <= 165) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (immData >= 48) && (immData <= 51) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 117) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (tcAccIn >= 195) && (tcAccIn <= 200) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcLoadIn >= 70) && (tcLoadIn <= 73) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (tcAccIn >= 53) && (tcAccIn <= 75) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn >= 198) && (uartStatIn <= 200) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (uartDataIn >= 113) && (uartDataIn <= 117) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 198) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (uartStatIn >= 136) && (uartStatIn <= 138) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (aluOut >= 131) && (aluOut <= 137) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (accMuxOut >= 51) && (accMuxOut <= 76) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (tcLoadIn >= 147) && (tcLoadIn <= 164) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 6) && (uartStatIn <= 33) ##1 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 188) && (uartStatIn <= 255) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (uartDataIn == 152) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (accMuxSel >= 14) && (accMuxSel <= 15) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 120) && (aluOut <= 186) ##4 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (tcAccIn >= 227) && (tcAccIn <= 229) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (immData >= 205) && (immData <= 210)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (immData >= 59) && (immData <= 60)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (immData == 38)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcLoadIn >= 98) && (tcLoadIn <= 99) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 99) && (uartStatIn <= 161) ##4 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcLoadIn >= 164) && (tcLoadIn <= 170) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 78) && (tcAccIn <= 127) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 127) && (aluOut <= 189) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (immData >= 194) && (immData <= 198) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 249) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (tcLoadIn >= 86) && (tcLoadIn <= 89) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (uartStatIn >= 160) && (uartStatIn <= 161)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (aluOut >= 121) && (aluOut <= 123) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (uartDataIn >= 249) && (uartDataIn <= 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (uartStatIn >= 60) && (uartStatIn <= 64) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 7) && (tcLoadIn <= 140) ##1 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (aluOut == 234) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (tcAccIn >= 12) && (tcAccIn <= 13) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (uartStatIn >= 36) && (uartStatIn <= 38)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (aluOut == 76) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn >= 161) && (uartStatIn <= 174) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (aluOut >= 97) && (aluOut <= 105) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (immData == 88) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (tcAccIn >= 121) && (tcAccIn <= 126)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (aluOut >= 196) && (aluOut <= 197) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (accMuxOut >= 182) && (accMuxOut <= 250)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (uartStatIn == 22)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (tcLoadIn >= 14) && (tcLoadIn <= 19) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn >= 32) && (uartStatIn <= 37) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 6) && (uartStatIn <= 146) ##1 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (uartDataIn == 161) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (accMuxOut >= 178) && (accMuxOut <= 192) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 167) && (immData <= 255) ##1 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (tcLoadIn >= 133) && (tcLoadIn <= 136) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartDataIn >= 67) && (uartDataIn <= 69) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (tcLoadIn >= 201) && (tcLoadIn <= 204) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (aluOut >= 205) && (aluOut <= 207) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (tcLoadIn >= 236) && (tcLoadIn <= 240) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (immData >= 168) && (immData <= 177) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 123) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (tcAccIn >= 234) && (tcAccIn <= 236) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (immData >= 177) && (immData <= 192) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (tcLoadIn >= 159) && (tcLoadIn <= 164) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 187) && (uartStatIn <= 255) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (uartStatIn >= 11) && (uartStatIn <= 12) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (aluOut >= 214) && (aluOut <= 223) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 121) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) ##3 (accMuxOut >= 106) && (accMuxOut <= 133) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 6) && (uartStatIn <= 76) ##1 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (uartDataIn >= 63) && (uartDataIn <= 65) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (aluOut == 18) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (aluOut >= 64) && (aluOut <= 66) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 38) && (immData <= 81) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0) && (aluOut == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 0) && (immData == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 0) && (uartDataIn == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 0) && (tcLoadIn == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 0) && (tcAccIn == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 0) && (uartStatIn == 0)) |-> DEFAULT_RESET);
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 127) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) ##2 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 100) ##2 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 157) ##2 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##2 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 155) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 116) && (accMuxOut <= 161) ##2 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 35) && (aluOut <= 72) ##1 (accMuxOut >= 45) && (accMuxOut <= 72) ##2 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 7) ##1 (accMuxOut == 54) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 6) ##2 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 7) ##1 (accMuxOut == 36) && (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 254) ##2 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 7) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 8) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 130) ##1 (accMuxOut == 54) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 8) ##2 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 7) ##1 (accMuxOut == 54) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3) ##1 (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 5) && (aluOut >= 133) && (aluOut <= 255) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 5) ##1 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 5) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 5) && (aluOut >= 131) && (aluOut <= 253) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 35) && (aluOut <= 72) ##2 (aluOut >= 132) && (aluOut <= 255) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 5) && (tcAccIn >= 123) && (tcAccIn <= 255) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 5) && (aluOut >= 167) && (aluOut <= 253) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 5) && (aluOut >= 170) && (aluOut <= 255) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 81) ##1 (accMuxOut >= 45) && (accMuxOut <= 72) ##2 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 5) && (tcAccIn >= 125) && (tcAccIn <= 255) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 5) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 99) && (uartDataIn <= 151) ##4 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 81) ##1 (accMuxOut == 54) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##3 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 122) && (uartStatIn <= 186) ##2 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 59) && (tcAccIn <= 121) ##3 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 67) ##1 (accMuxOut == 54) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##1 (accMuxOut == 54) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 195) ##3 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 165) ##1 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 205) && (uartDataIn <= 255) ##3 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##1 (accMuxOut == 54) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 2) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 104) && (aluOut <= 155) ##1 (accMuxOut == 54) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##1 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##3 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 61) ##4 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##2 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 86) ##1 (accMuxOut == 54) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 108) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##1 (accMuxOut == 54) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 82) && (tcAccIn <= 165) ##1 (accMuxOut == 54) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 138) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) ##3 (uartDataIn == 156)) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) ##1 (tcAccIn == 186) ##2 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) ##1 (immData == 225) ##2 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 160) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) ##1 (tcLoadIn == 20) ##2 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) ##1 (aluOut == 255) ##2 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) ##1 (accMuxSel == 14) ##2 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) ##1 (uartDataIn == 156) ##2 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) ##3 (aluOut == 97)) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) && (aluOut == 124) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 223) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 207) && (aluOut <= 255) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) && (uartDataIn == 71) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 165) ##1 (accMuxOut == 54) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) && (tcAccIn == 147) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##3 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) && (tcLoadIn == 153) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) ##2 (immData == 101) ##1 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) ##3 (tcAccIn == 106)) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 165) && (tcAccIn <= 255) ##3 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) ##2 (tcLoadIn == 93) ##1 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) ##2 (uartDataIn == 220) ##1 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) ##1 (uartStatIn == 252) ##2 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) ##3 (accMuxSel == 3)) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) ##2 (accMuxSel == 9) ##1 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) ##2 (tcAccIn == 13) ##1 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) && (accMuxSel == 5) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 148) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) ##3 (uartStatIn == 200)) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) ##2 (aluOut == 250) ##1 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) && (uartStatIn == 54) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) && (immData == 169) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) ##3 (immData == 164)) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) ##3 (tcLoadIn == 58)) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) ##2 (uartStatIn == 254) ##1 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 59) && (aluOut <= 119) ##1 (accMuxOut == 54) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##2 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 49) ##1 (accMuxOut == 54) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##2 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##1 (accMuxOut == 54) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 167) && (uartStatIn <= 255) ##2 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 79) && (uartStatIn <= 165) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##3 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 1) && (accMuxSel <= 3) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 83) ##1 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 130) ##1 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 103) && (aluOut <= 154) ##1 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 126) && (uartStatIn <= 186) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 210) && (aluOut <= 255) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 140) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 85) && (uartStatIn <= 170) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 127) ##3 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 122) && (uartStatIn <= 187) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 23) && (tcLoadIn <= 64) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 3) && (accMuxSel <= 6) ##1 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 42) && (accMuxOut <= 131) ##1 (aluOut >= 184) && (aluOut <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 130) && (aluOut <= 254) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 5) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##2 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##2 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 38) && (tcLoadIn <= 64) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 81) ##1 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (accMuxSel >= 0) && (accMuxSel <= 3) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (accMuxSel >= 2) && (accMuxSel <= 3) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 121) && (tcAccIn <= 187) ##1 (accMuxOut == 54) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##2 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (accMuxOut >= 82) && (accMuxOut <= 137) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 166) ##3 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 206) && (uartDataIn <= 255) ##2 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 12) && (tcAccIn <= 147) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 187) && (uartStatIn <= 255) ##2 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (accMuxOut >= 82) && (accMuxOut <= 159) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 207) && (aluOut <= 255) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 77) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (immData >= 112) && (immData <= 226) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 23) && (tcLoadIn <= 92) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 128) && (aluOut <= 255) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 58) ##1 (accMuxOut == 54) ##3 1) |-> (accMuxOut >= 104) && (accMuxOut <= 140));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 160) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 126) && (immData <= 255) ##2 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##1 (accMuxOut == 84) ##2 (accMuxSel == 12) ##1 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 232) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 128) && (aluOut <= 255) ##2 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (immData >= 112) && (immData <= 152) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 109) ##1 (accMuxSel == 0)) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 224) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 109) && (immData == 246) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 109) && (uartStatIn == 94) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 20) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 109) ##1 (tcLoadIn == 243)) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 109) && (tcAccIn == 223) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 109) ##1 (tcAccIn == 143)) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (tcLoadIn >= 117) && (tcLoadIn <= 137) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 109) ##1 (uartDataIn == 53)) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 109) ##1 (immData == 72)) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 109) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (tcLoadIn >= 117) && (tcLoadIn <= 180) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 109) && (tcLoadIn == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 109) ##1 (uartStatIn == 31)) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 207) ##1 (tcLoadIn == 208)) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (immData >= 84) && (immData <= 168) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 255) ##2 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (immData >= 112) && (immData <= 150) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 207) ##1 (immData == 108)) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 211) && (aluOut <= 254) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (uartDataIn >= 80) && (uartDataIn <= 115) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 255) ##2 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (tcLoadIn >= 117) && (tcLoadIn <= 154) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 237) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 188) && (tcAccIn <= 255) ##3 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 58) ##1 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 5) && (uartStatIn >= 0) && (uartStatIn <= 122) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (uartStatIn >= 105) && (uartStatIn <= 150) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (uartDataIn >= 46) && (uartDataIn <= 94) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 5) && (uartDataIn >= 51) && (uartDataIn <= 96) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 154) && (aluOut <= 204) ##2 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (tcLoadIn >= 125) && (tcLoadIn <= 247) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (tcAccIn >= 36) && (tcAccIn <= 58) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 207) ##1 (uartStatIn == 15)) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 207) && (aluOut == 141) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 207) && (tcAccIn == 230) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 70) ##3 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (uartDataIn >= 46) && (uartDataIn <= 86) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 134) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (uartDataIn >= 68) && (uartDataIn <= 123) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 207) && (uartDataIn == 76) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 5) && (uartStatIn >= 0) && (uartStatIn <= 114) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 207) ##1 (uartDataIn == 91)) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 207) && (tcLoadIn == 203) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 207) ##1 (aluOut == 24)) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 53) ##4 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 207) && (immData == 59) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 207) ##1 (tcAccIn == 167)) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 5) && (uartStatIn >= 0) && (uartStatIn <= 92) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 72) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 18) && (immData <= 83) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 82) && (uartStatIn <= 166) ##3 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (uartStatIn >= 105) && (uartStatIn <= 171) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 207) ##1 (accMuxSel == 3)) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##3 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (accMuxOut >= 123) && (accMuxOut <= 137) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##3 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (uartDataIn >= 69) && (uartDataIn <= 115) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##3 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##1 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 128) && (aluOut <= 255) ##2 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##1 (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 201) && (aluOut <= 254) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (uartStatIn >= 4) && (uartStatIn <= 125) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (accMuxOut >= 0) && (accMuxOut <= 137) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 192) ##3 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##2 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##1 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 142) && (immData <= 199) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (tcLoadIn >= 113) && (tcLoadIn <= 161) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 207) && (aluOut <= 255) ##2 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 38) && (tcLoadIn <= 47) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 74) ##1 (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 155) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (uartStatIn >= 69) && (uartStatIn <= 157) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##2 (tcAccIn == 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 167) && (aluOut <= 255) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (uartDataIn >= 80) && (uartDataIn <= 249) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##2 (accMuxOut >= 95) && (accMuxOut <= 127) ##1 (accMuxOut == 0) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##2 (accMuxSel == 1) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##2 (accMuxOut >= 95) && (accMuxOut <= 127) ##1 (accMuxSel == 12) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 180) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 134) && (tcAccIn <= 147) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 171) && (aluOut <= 254) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 210) && (accMuxOut <= 254) ##2 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 80) ##3 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##3 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (immData >= 15) && (immData <= 226) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##2 (accMuxOut == 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (immData >= 79) && (immData <= 114) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 190) && (aluOut <= 255) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##2 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 (accMuxSel == 0)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 206) && (accMuxOut <= 254) ##2 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##2 (tcLoadIn == 95) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 38) && (tcLoadIn <= 40) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 56) ##2 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (uartDataIn >= 69) && (uartDataIn <= 249) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 49) ##1 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 189) ##2 (accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 67) ##1 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 58) ##3 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (uartStatIn >= 69) && (uartStatIn <= 125) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) && (tcAccIn >= 79) && (tcAccIn <= 162) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 79) && (tcAccIn <= 162) && (uartDataIn >= 167) && (uartDataIn <= 255) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##1 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) && (immData == 26) ##4 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 145) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) && (tcLoadIn == 229) ##4 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##3 (accMuxOut == 113) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 3) && (accMuxSel <= 4) ##1 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##3 (aluOut >= 183) && (aluOut <= 209) ##1 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##3 (tcLoadIn == 42) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##3 (aluOut >= 156) && (aluOut <= 209) ##1 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) && (uartDataIn >= 143) && (uartDataIn <= 254) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##3 (tcAccIn == 40) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 40) ##4 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##3 (tcAccIn == 237) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 167) && (aluOut <= 255) ##2 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 206) && (tcAccIn <= 255) ##3 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (immData >= 57) && (immData <= 114) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 2) && (tcAccIn <= 61) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 147) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##1 (tcAccIn >= 2) && (tcAccIn <= 123) ##3 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##3 (immData == 113) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 143) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 51) ##3 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 231) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) && (uartDataIn == 43) ##4 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 35) && (tcAccIn <= 71) ##1 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) && (uartStatIn >= 135) && (uartStatIn <= 175) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) && (uartStatIn == 90) ##4 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##3 (immData == 160) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 56) ##1 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) && (uartStatIn == 143) ##4 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 152) ##4 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##3 (uartStatIn == 134) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) && (aluOut == 61) ##4 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) && (immData == 152) ##4 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##3 (tcLoadIn >= 172) && (tcLoadIn <= 208) ##1 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) && (uartStatIn >= 135) && (uartStatIn <= 218) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 135) && (uartStatIn <= 148) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##3 (accMuxSel == 0) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##3 (tcLoadIn >= 172) && (tcLoadIn <= 230) ##1 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) && (uartDataIn >= 128) && (uartDataIn <= 254) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) && (tcAccIn == 134) ##4 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##3 (aluOut == 209) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##3 (tcLoadIn == 172) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 26) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##3 (uartStatIn == 248) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##3 (tcAccIn >= 11) && (tcAccIn <= 96) ##1 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 231) && (aluOut <= 240) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##3 (uartDataIn == 122) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##3 (aluOut == 116) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) && (aluOut >= 217) && (aluOut <= 240) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) && (aluOut == 231) ##4 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) && (uartDataIn == 174) ##4 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) && (tcLoadIn >= 69) && (tcLoadIn <= 130) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##3 (tcLoadIn == 125) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##2 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##3 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) && (tcAccIn == 220) ##4 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##1 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 69) && (tcLoadIn <= 130) && (uartDataIn >= 167) && (uartDataIn <= 255) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254) ##2 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 57) && (tcAccIn <= 119) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 79) && (tcLoadIn <= 162) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 134) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 140) ##1 (aluOut >= 184) && (aluOut <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) ##1 (uartDataIn == 230) ##2 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) ##2 (tcAccIn == 4) ##1 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) ##2 (uartStatIn == 196) ##1 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##4 (immData == 33)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) && (tcAccIn == 126) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##2 (immData == 226) ##2 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##4 (tcAccIn == 129)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) ##3 (uartDataIn == 187)) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##1 (tcLoadIn == 36) ##3 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##1 (uartDataIn == 250) ##3 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 85) ##1 (accMuxOut == 36) && (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##4 (uartStatIn == 13)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##2 (aluOut == 105) ##2 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##4 (tcLoadIn == 61)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 206) && (tcAccIn <= 255) ##3 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) ##1 (tcLoadIn == 175) ##2 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##2 (tcLoadIn == 202) ##2 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##1 (tcLoadIn == 144) ##3 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) && (immData == 73) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##2 (tcLoadIn == 188) ##2 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##3 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##1 (tcAccIn == 234) ##3 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##4 (accMuxSel == 4)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##1 (aluOut >= 142) && (aluOut <= 255) ##3 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##1 (aluOut >= 242) && (aluOut <= 255) ##3 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##4 (tcLoadIn == 98)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##1 (uartDataIn >= 128) && (uartDataIn <= 250) ##3 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##1 (uartStatIn == 140) ##3 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) ##2 (aluOut == 18) ##1 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) ##3 (accMuxSel == 0)) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##2 (aluOut == 91) ##2 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 119) && (tcAccIn <= 164) ##2 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) ##2 (immData == 171) ##1 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) ##3 (immData == 254)) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##3 (tcAccIn >= 11) && (tcAccIn <= 244) ##1 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##1 (uartDataIn == 141) ##3 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##1 (immData == 29) ##3 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##1 (uartStatIn == 161) ##3 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##1 (aluOut == 142) ##3 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##1 (aluOut >= 195) && (aluOut <= 255) ##3 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##4 (accMuxSel == 1)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) && (uartStatIn == 231) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) && (aluOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 80) ##3 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) ##1 (accMuxSel == 5) ##2 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##2 (uartDataIn == 187) ##2 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) && (tcLoadIn == 131) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##1 (tcAccIn >= 2) && (tcAccIn <= 56) ##3 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##1 (immData == 239) ##3 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) ##1 (uartStatIn == 241) ##2 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##2 (uartStatIn == 191) ##2 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##4 (uartDataIn == 113)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##1 (tcAccIn == 4) ##3 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##2 (tcAccIn == 173) ##2 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) ##1 (immData == 119) ##2 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 58) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##4 (uartStatIn == 144)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##1 (accMuxOut == 4) ##3 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##2 (accMuxSel == 14) ##2 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) && (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##2 (immData == 255) ##2 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) ##1 (aluOut == 185) ##2 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 56) ##1 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##2 (tcAccIn == 94) ##2 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##2 (uartDataIn == 248) ##2 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##4 (uartDataIn == 87)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) ##3 (uartStatIn == 116)) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) ##3 (tcAccIn == 115)) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) && (uartStatIn >= 4) && (uartStatIn <= 236) ##2 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) ##3 (aluOut == 90)) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##1 (aluOut == 242) ##3 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) && (uartStatIn >= 6) && (uartStatIn <= 218) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) && (aluOut >= 0) && (aluOut <= 129) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##2 (uartStatIn == 33) ##2 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##4 (aluOut == 127)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) ##2 (uartDataIn == 63) ##1 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##4 (tcAccIn == 191)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) ##1 (tcAccIn == 91) ##2 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##4 (immData == 194)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##1 (accMuxSel == 3) ##3 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##1 (accMuxSel == 14) ##3 1) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (immData >= 6) && (immData <= 114) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 129) && (uartDataIn >= 167) && (uartDataIn <= 255) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) ##3 (tcLoadIn == 226)) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 152) ##1 (tcAccIn >= 2) && (tcAccIn <= 234) ##3 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 81) ##1 (accMuxOut == 36) && (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 84) && (uartDataIn == 36) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 18) && (immData <= 26) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) && (accMuxSel == 4) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) ##3 (tcLoadIn == 237)) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 48) ##2 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 80) ##4 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) ##1 (aluOut == 141) ##2 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) && (tcAccIn == 79) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) ##3 (aluOut == 216)) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) ##2 (tcLoadIn == 159) ##1 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 56) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) ##3 (uartDataIn == 13)) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 62) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) && (tcLoadIn == 185) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) && (uartStatIn == 218) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) && (immData == 252) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) ##3 (accMuxSel == 1)) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) ##3 (immData == 230)) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) ##2 (immData == 95) ##1 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 167) && (aluOut <= 255) ##2 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 185) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) ##1 (uartStatIn == 233) ##2 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 99) && (uartDataIn <= 151) ##3 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 58) ##3 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 119) && (tcAccIn <= 164) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) ##1 (accMuxSel == 4) ##2 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 156) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 81) ##2 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) ##2 (accMuxSel == 14) ##1 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) ##2 (tcAccIn == 200) ##1 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) && (aluOut == 132) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) ##3 (tcAccIn == 10)) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) ##1 (tcAccIn == 185) ##2 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) ##3 (uartStatIn == 222)) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) ##1 (immData == 176) ##2 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) ##2 (aluOut == 57) ##1 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 130) && (immData <= 255) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) ##1 (accMuxOut == 233) ##2 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) ##2 (uartDataIn == 164) ##1 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) ##1 (tcLoadIn == 224) ##2 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 154) ##2 (uartStatIn == 37) ##1 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 54) && (tcAccIn <= 109) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 87) ##2 (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 189) && (uartDataIn <= 209) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 44) ##1 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##3 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 44) && (aluOut <= 88) ##1 (accMuxOut >= 45) && (accMuxOut <= 72) ##2 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 126) && (immData <= 255) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 55) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 255) ##2 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 58) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 189) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 52) ##3 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 147) && (immData <= 172) ##3 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 54) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 189) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 189) && (tcAccIn <= 254) ##2 (aluOut >= 138) && (aluOut <= 193) ##2 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 72) && (tcLoadIn <= 127) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 102) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 58) ##3 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 45) && (immData <= 89) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 80) && (tcAccIn <= 164) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##1 (accMuxOut == 36) && (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 196) && (aluOut <= 255) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 72) && (tcLoadIn <= 137) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 55) ##3 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 87) && (tcAccIn <= 172) ##1 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 167) && (tcAccIn <= 255) ##3 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##2 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 48) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 113) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 67) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 127) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 81) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##3 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 68) && (immData <= 89) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) && (tcLoadIn >= 0) && (tcLoadIn <= 127) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 79) ##2 (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 188) && (tcAccIn <= 255) ##3 (accMuxOut == 109) ##1 1) |-> (accMuxOut >= 66) && (accMuxOut <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 128) ##1 (accMuxOut == 36) && (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 61) && (accMuxOut <= 122) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 108) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 77) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 136) && (tcAccIn <= 254) ##2 (aluOut >= 138) && (aluOut <= 193) ##2 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 189) ##2 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 127) && (uartDataIn >= 167) && (uartDataIn <= 255) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 68) && (tcLoadIn <= 117) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (tcAccIn >= 152) && (tcAccIn <= 154)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (tcAccIn >= 61) && (tcAccIn <= 69) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (immData >= 240) && (immData <= 241)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (uartDataIn >= 117) && (uartDataIn <= 125)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (tcLoadIn >= 148) && (tcLoadIn <= 149)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 104) ##1 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (immData >= 189) && (immData <= 193)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (uartDataIn == 23)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (uartDataIn >= 232) && (uartDataIn <= 238) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (tcAccIn >= 38) && (tcAccIn <= 42) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (aluOut >= 89) && (aluOut <= 90) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (immData == 94)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (aluOut >= 176) && (aluOut <= 177)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (tcAccIn >= 250) && (tcAccIn <= 251)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (tcLoadIn >= 0) && (tcLoadIn <= 10)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (immData >= 51) && (immData <= 58)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 6) && (uartStatIn <= 62) ##1 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 113) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 121) && (tcAccIn <= 160) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 67) && (uartDataIn <= 131) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 82) ##2 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 175) && (immData <= 255) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 97) && (aluOut <= 150) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 35) && (tcAccIn <= 71) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 156) ##2 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 80) && (tcAccIn <= 164) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 65) ##2 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 189) && (immData <= 255) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##2 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 167) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 79) && (aluOut <= 165) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 64) && (aluOut <= 129) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 60) && (immData <= 89) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 200) ##1 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 130) ##2 (accMuxOut == 36) && (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 49) ##3 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 2) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 90) && (uartStatIn <= 148) ##4 (aluOut == 76)) |-> (accMuxOut >= 66) && (accMuxOut <= 108));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) && (aluOut >= 78) && (aluOut <= 134) ##3 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) && (tcAccIn == 185) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) && (uartStatIn >= 209) && (uartStatIn <= 255) ##3 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) && (immData >= 131) && (immData <= 254) ##3 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 58) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0) && (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 62) && (aluOut <= 124) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 255) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) && (uartDataIn >= 50) && (uartDataIn <= 93) ##3 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##2 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 130) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) && (uartStatIn == 157) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) && (aluOut == 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) && (tcLoadIn == 251) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) && (tcLoadIn == 220) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) && (uartDataIn >= 55) && (uartDataIn <= 96) ##3 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) && (immData >= 131) && (immData <= 172) ##3 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) && (tcAccIn == 121) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) && (aluOut == 86) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 42) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) && (uartDataIn == 40) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) && (immData >= 125) && (immData <= 187) ##3 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) && (immData >= 119) && (immData <= 168) ##3 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) && (tcLoadIn == 14) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) && (uartDataIn == 193) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 130) && (tcAccIn <= 195) ##1 (accMuxOut == 36) && (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) && (immData == 145) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) && (immData == 42) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) && (uartStatIn == 171) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) && (accMuxSel == 0) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) && (uartStatIn == 9) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) && (aluOut == 68) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) && (tcAccIn == 154) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 110) && (tcAccIn <= 159) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) && (immData == 231) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) && (uartDataIn == 14) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 133) ##2 (accMuxOut == 36) && (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 123) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 56) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 3) ##1 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) && (immData >= 93) && (immData <= 172) ##3 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (accMuxOut >= 95) && (accMuxOut <= 245) ##2 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 86) ##2 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 189) ##1 (accMuxOut == 36) && (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (accMuxSel >= 0) && (accMuxSel <= 3) ##2 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 70) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 58) && (tcAccIn <= 121) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 87) && (tcAccIn <= 169) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 148) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 67) ##3 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) && (aluOut >= 81) && (aluOut <= 160) ##3 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (accMuxSel >= 0) && (accMuxSel <= 6) ##2 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##2 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 152) && (uartDataIn <= 204) ##3 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) ##1 (aluOut == 253)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 36) ##2 (aluOut == 251)) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) && (uartDataIn >= 13) && (uartDataIn <= 65) ##3 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 11) && (accMuxSel <= 15) && (uartDataIn >= 167) && (uartDataIn <= 255) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##1 (tcAccIn >= 147) && (tcAccIn <= 255) ##3 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 81) ##3 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (uartStatIn >= 92) && (uartStatIn <= 159) ##2 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) ##1 (tcLoadIn == 184)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (tcAccIn >= 4) && (tcAccIn <= 115) ##1 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) ##1 (uartDataIn == 103)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) && (uartDataIn >= 13) && (uartDataIn <= 85) ##3 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 208) ##1 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##1 (accMuxSel >= 0) && (accMuxSel <= 6) ##3 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) && (uartDataIn >= 13) && (uartDataIn <= 135) ##3 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (uartStatIn >= 3) && (uartStatIn <= 105) ##1 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) ##1 (immData == 49)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##4 (immData == 104)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##4 (uartDataIn == 100)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) ##1 (immData == 86)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 36) ##2 (tcLoadIn == 149)) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##4 (uartStatIn == 10)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) ##1 (tcAccIn == 36)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) ##1 (tcLoadIn == 137)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) ##1 (accMuxSel == 2)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) && (aluOut >= 0) && (aluOut <= 134) ##3 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##4 (uartDataIn == 232)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 36) ##1 (aluOut == 171) ##1 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) ##1 (tcAccIn == 154)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) ##1 (immData == 112)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) ##1 (uartDataIn == 80)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (uartStatIn >= 3) && (uartStatIn <= 95) ##1 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) ##1 (aluOut == 98)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 36) ##1 (uartStatIn == 218) ##1 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 36) ##1 (accMuxOut == 0) ##1 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 62) && (aluOut <= 124) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 36) ##2 (uartStatIn == 211)) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 36) ##1 (accMuxSel == 14) ##1 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 36) ##1 (uartDataIn == 11) ##1 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 36) ##1 (tcAccIn == 8) ##1 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##4 (aluOut == 50)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) && (tcLoadIn >= 148) && (tcLoadIn <= 201) ##3 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##4 (tcAccIn == 56)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) ##1 (uartStatIn == 82)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) ##1 (uartStatIn == 78)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 36) ##2 (uartDataIn == 31)) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 36) ##2 (tcAccIn == 212)) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 208) && (tcLoadIn <= 210) ##1 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 36) ##1 (immData == 250) ##1 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 36) ##2 (immData == 181)) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 36) ##1 (tcLoadIn == 231) ##1 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##4 (tcLoadIn == 104)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (accMuxSel >= 1) && (accMuxSel <= 8) ##1 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 46) ##1 (tcLoadIn == 10)) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (accMuxSel >= 2) && (accMuxSel <= 7) ##1 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##4 (uartStatIn == 62)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 36) ##2 (accMuxSel == 4)) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 170) && (aluOut <= 255) ##3 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 128) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (aluOut >= 0) && (aluOut <= 89) ##1 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (immData >= 0) && (immData <= 123) ##2 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) && (tcLoadIn >= 164) && (tcLoadIn <= 254) ##3 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (uartStatIn >= 107) && (uartStatIn <= 169) ##2 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 208) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 61) && (immData <= 122) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) && (tcLoadIn == 208) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##1 (uartStatIn >= 39) && (uartStatIn <= 76) ##3 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##1 (tcLoadIn == 207) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 161) && (uartDataIn <= 211) ##3 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) && (uartStatIn == 253) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 152) && (uartDataIn <= 204) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (tcAccIn >= 47) && (tcAccIn <= 121) ##2 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (tcAccIn >= 4) && (tcAccIn <= 85) ##1 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) && (uartStatIn == 254) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 53) ##4 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##1 (accMuxSel == 8) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##1 (uartDataIn >= 77) && (uartDataIn <= 117) ##3 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##1 (tcAccIn == 212) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) && (immData == 104) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##1 (tcAccIn == 20) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (aluOut >= 0) && (aluOut <= 106) ##1 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (tcLoadIn >= 75) && (tcLoadIn <= 112) ##1 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##1 (immData == 67) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (uartStatIn >= 107) && (uartStatIn <= 159) ##2 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 167) ##1 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##1 (uartDataIn >= 57) && (uartDataIn <= 117) ##3 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) && (aluOut == 179) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 253) ##1 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##1 (uartStatIn >= 10) && (uartStatIn <= 116) ##3 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) && (uartDataIn == 167) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 104) ##1 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 105) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 46) && (aluOut <= 93) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 102) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##1 (uartDataIn == 213) ##3 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) && (tcLoadIn >= 141) && (tcLoadIn <= 254) ##3 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) && (immData == 65) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 142) && (uartStatIn <= 200) ##3 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 253) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##1 (tcLoadIn == 233) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##1 (uartStatIn == 105) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 80) && (tcAccIn <= 164) ##2 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) && (uartDataIn == 200) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 83) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 49) && (uartDataIn <= 94) ##2 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (tcAccIn >= 2) && (tcAccIn <= 131) ##2 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##1 (uartDataIn == 7) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##1 (immData >= 128) && (immData <= 180) ##3 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##1 (uartDataIn >= 48) && (uartDataIn <= 102) ##3 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 253) && (uartStatIn <= 254) ##1 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##1 (uartStatIn >= 10) && (uartStatIn <= 76) ##3 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 87) && (tcAccIn <= 172) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) && (aluOut == 92) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) && (tcAccIn == 172) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 69) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 95) && (uartDataIn <= 143) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##1 (tcLoadIn >= 4) && (tcLoadIn <= 133) ##3 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 82) ##1 (accMuxOut == 207) ##1 1) |-> (accMuxOut >= 143) && (accMuxOut <= 179));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##1 (uartStatIn == 101) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##1 (aluOut == 120) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (immData >= 0) && (immData <= 57) ##2 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##1 (immData >= 105) && (immData <= 180) ##3 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##1 (immData == 65) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##1 (immData == 100) ##3 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##1 (accMuxOut == 213) ##3 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##1 (aluOut == 234) ##3 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 79) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##1 (aluOut == 181) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 102) ##1 (accMuxOut >= 11) && (accMuxOut <= 33) ##3 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) && (tcAccIn >= 0) && (tcAccIn <= 81) ##3 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##2 (tcLoadIn == 58)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##1 (aluOut >= 129) && (aluOut <= 253) ##2 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##2 (aluOut == 57)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##2 (uartDataIn == 227)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##1 (tcLoadIn == 133) ##3 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 54) && (uartDataIn <= 104) ##2 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 57) ##1 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##1 (accMuxOut == 143) ##3 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##2 (immData == 110)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##2 (tcAccIn == 202)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##2 (accMuxSel == 5)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##2 (accMuxSel == 2)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##2 (uartStatIn == 24)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##1 (uartStatIn == 64) ##3 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##2 (aluOut == 235)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##3 (accMuxSel == 1) && (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 155) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (tcLoadIn == 28) ##2 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 206) ##3 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (uartDataIn == 170) ##2 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (tcLoadIn >= 99) && (tcLoadIn <= 176) ##1 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (aluOut == 164) ##2 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 179) ##1 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##1 (aluOut == 27) ##3 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##1 (immData == 143) ##3 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (tcLoadIn >= 75) && (tcLoadIn <= 130) ##1 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##1 (tcLoadIn >= 100) && (tcLoadIn <= 133) ##3 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (accMuxSel >= 4) && (accMuxSel <= 8) ##1 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##1 (tcAccIn == 147) ##3 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 78) && (tcAccIn <= 165) ##2 (accMuxOut == 36) && (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 254) ##3 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (tcLoadIn >= 89) && (tcLoadIn <= 112) ##1 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (uartDataIn == 215) ##2 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##2 (tcLoadIn == 229)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (aluOut >= 94) && (aluOut <= 173) ##2 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 5) ##2 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (accMuxOut >= 95) && (accMuxOut <= 147) ##2 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (accMuxOut >= 58) && (accMuxOut <= 147) ##2 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (immData == 131) ##2 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##1 (tcAccIn >= 147) && (tcAccIn <= 182) ##3 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##1 (tcLoadIn >= 100) && (tcLoadIn <= 184) ##3 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (uartStatIn == 114) ##2 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 166) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (tcAccIn == 88) ##2 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (immData == 4) ##2 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (tcLoadIn == 95) ##2 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##2 (tcAccIn == 251)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##2 (uartDataIn == 10)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (uartStatIn == 10) ##2 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##2 (uartStatIn == 45)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 157) && (tcAccIn <= 205) ##1 (accMuxOut == 36) && (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (tcLoadIn >= 10) && (tcLoadIn <= 130) ##1 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (aluOut == 156) ##2 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##1 (aluOut >= 12) && (aluOut <= 76) ##3 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 208) && (accMuxOut <= 210) ##2 (immData == 102)) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (immData >= 128) && (immData <= 235) ##1 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (tcAccIn == 219) ##2 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 122) && (uartStatIn <= 186) ##3 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 68) && (immData <= 130) ##1 (accMuxOut == 154) ##3 1) |-> (accMuxOut >= 180) && (accMuxOut <= 218));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##3 (accMuxOut >= 40) && (accMuxOut <= 46) && (accMuxSel == 1) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##3 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 36) && (immData == 229) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##2 (tcAccIn >= 132) && (tcAccIn <= 254) ##1 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (tcAccIn == 12) ##1 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 59) && (uartStatIn <= 121) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##1 (accMuxOut == 36) && (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (uartDataIn == 128) ##1 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 36) && (tcAccIn == 66) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (uartStatIn == 32) ##1 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 180) && (accMuxOut <= 218) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (tcAccIn == 174) ##1 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 127) ##2 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (uartStatIn >= 3) && (uartStatIn <= 47) ##1 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) && (tcAccIn >= 136) && (tcAccIn <= 254) ##4 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 36) && (aluOut == 233) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 36) && (uartDataIn == 115) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (uartDataIn == 76) ##1 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (tcLoadIn == 99) ##1 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (aluOut == 172) ##1 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 81) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##1 (uartDataIn >= 99) && (uartDataIn <= 158) ##2 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (uartDataIn >= 65) && (uartDataIn <= 115) ##1 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 162) && (tcAccIn <= 208) ##1 (accMuxOut == 36) && (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (immData == 178) ##1 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (aluOut == 51) ##1 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (immData >= 156) && (immData <= 235) ##1 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##2 (tcLoadIn >= 6) && (tcLoadIn <= 130) ##2 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 126) && (uartStatIn <= 255) ##3 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) && (aluOut >= 139) && (aluOut <= 242) ##4 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (uartStatIn == 144) ##1 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 36) && (tcLoadIn == 48) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (uartDataIn >= 76) && (uartDataIn <= 128) ##1 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (accMuxOut == 144) ##1 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 67) && (aluOut <= 134) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) && (tcAccIn >= 121) && (tcAccIn <= 255) ##2 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) ##3 (accMuxSel >= 5) && (accMuxSel <= 7) ##1 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 135) && (uartDataIn <= 192) ##3 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 70) ##2 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##1 (aluOut >= 134) && (aluOut <= 191) ##2 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 128) && (tcAccIn <= 253) ##1 (accMuxOut == 36) && (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 253) ##1 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 165) && (tcAccIn <= 208) ##1 (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 192) ##3 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 255) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##2 (immData >= 2) && (immData <= 117) ##1 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) && (aluOut >= 170) && (aluOut <= 242) ##4 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##1 (uartStatIn >= 81) && (uartStatIn <= 161) ##2 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 108) && (tcLoadIn <= 159) ##2 (aluOut >= 138) && (aluOut <= 193) ##2 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 87) && (tcAccIn <= 169) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 83) && (uartDataIn <= 166) ##4 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 80) && (uartStatIn <= 99) ##2 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 83) && (uartDataIn <= 167) ##4 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 208) && (tcAccIn <= 255) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 131) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##2 (tcAccIn >= 184) && (tcAccIn <= 254) ##1 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) && (tcLoadIn >= 108) && (tcLoadIn <= 159) ##4 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 205) && (uartDataIn <= 255) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##2 (immData >= 2) && (immData <= 79) ##1 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) && (uartStatIn >= 179) && (uartStatIn <= 254) ##4 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##1 (aluOut >= 124) && (aluOut <= 160) ##2 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 189) && (uartStatIn <= 255) ##3 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 3) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) && (immData >= 164) && (immData <= 253) ##4 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19) && (uartDataIn >= 167) && (uartDataIn <= 255) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 36) && (uartDataIn >= 167) && (uartDataIn <= 255) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 15) && (uartDataIn >= 167) && (uartDataIn <= 255) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##1 (tcLoadIn >= 159) && (tcLoadIn <= 204) ##2 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##2 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 96) && (uartStatIn <= 114) ##2 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) && (immData >= 136) && (immData <= 253) ##4 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 185) && (uartStatIn <= 207) ##1 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 180) && (accMuxOut <= 218) ##3 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 173) && (uartStatIn <= 255) ##3 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##1 (tcLoadIn >= 153) && (tcLoadIn <= 204) ##2 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 60) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (uartDataIn == 42) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 101) ##4 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 2) && (tcAccIn <= 83) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 48) && (uartDataIn >= 167) && (uartDataIn <= 255) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (tcLoadIn == 101) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 68) && (tcLoadIn <= 128) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (aluOut == 39) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (aluOut == 19) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##2 (tcAccIn >= 217) && (tcAccIn <= 254) ##1 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (uartStatIn == 40) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (uartStatIn == 146) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##2 (tcAccIn >= 201) && (tcAccIn <= 254) ##1 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (immData == 9) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 77) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 74) ##4 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 186) && (uartDataIn <= 200) ##4 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 190) && (uartStatIn <= 219) ##1 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 68) && (uartDataIn <= 130) ##1 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 9) ##4 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (tcAccIn == 74) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (uartDataIn == 60) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (tcLoadIn == 93) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##3 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##2 (uartStatIn >= 126) && (uartStatIn <= 254) ##1 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (uartStatIn == 154) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##2 (uartDataIn >= 73) && (uartDataIn <= 118) ##1 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (aluOut == 41) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 126) && (aluOut <= 190) ##3 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 102) && (uartDataIn >= 167) && (uartDataIn <= 255) ##1 (accMuxOut == 84) ##3 1) |-> (accMuxOut >= 220) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (immData == 148) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 74) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 61) && (immData <= 122) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (uartDataIn == 200) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (tcAccIn == 73) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 66) && (tcAccIn <= 74) ##4 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 208) ##1 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (immData == 28) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##2 (uartDataIn >= 73) && (uartDataIn <= 126) ##1 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 70) && (aluOut <= 134) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 154) ##4 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 200) ##4 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (uartDataIn >= 195) && (uartDataIn <= 228) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 87) && (immData <= 171) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (aluOut == 146) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (uartStatIn == 114) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 58) && (uartStatIn <= 121) ##2 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##2 (aluOut >= 9) && (aluOut <= 125) ##1 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (tcLoadIn == 234) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (tcAccIn == 111) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (tcLoadIn == 30) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (tcLoadIn == 130) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##2 (tcLoadIn >= 61) && (tcLoadIn <= 117) ##1 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 146) && (uartStatIn <= 154) ##4 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) && (tcAccIn >= 189) && (tcAccIn <= 254) ##4 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (uartDataIn == 221) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (accMuxSel == 11) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 192) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (immData == 49) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (immData >= 9) && (immData <= 72) ##4 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (aluOut == 65) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (uartStatIn == 32) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (uartDataIn == 144) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (tcAccIn == 146) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 3) && (accMuxOut >= 60) && (accMuxOut <= 74) ##4 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 129) && (accMuxOut <= 189) ##1 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (uartStatIn == 203) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (tcAccIn >= 135) && (tcAccIn <= 234) ##1 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (uartStatIn == 249) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (tcAccIn == 86) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (accMuxSel >= 3) && (accMuxSel <= 8) ##2 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (tcLoadIn == 227) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (immData == 180) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 163) && (aluOut <= 207) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (uartStatIn == 158) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 81) ##2 (aluOut >= 132) && (aluOut <= 255) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (uartDataIn >= 118) && (uartDataIn <= 144) ##2 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (uartStatIn == 145) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (accMuxSel >= 1) && (accMuxSel <= 8) ##3 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (aluOut == 138) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (immData == 22) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (tcLoadIn == 113) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (accMuxSel == 8) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (aluOut >= 132) && (aluOut <= 177) ##2 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 206) ##1 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (immData >= 6) && (immData <= 50) ##2 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (tcAccIn == 118) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 80) && (uartStatIn <= 121) ##2 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 126) ##1 (accMuxOut >= 45) && (accMuxOut <= 72) ##2 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (tcAccIn == 205) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (uartStatIn == 202) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (aluOut == 204) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (tcLoadIn == 121) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (aluOut >= 37) && (aluOut <= 46) ##4 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##1 (aluOut >= 79) && (aluOut <= 160) ##2 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (uartDataIn == 162) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (accMuxSel >= 6) && (accMuxSel <= 7) ##2 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (uartDataIn == 93) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (tcAccIn == 238) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 139) && (uartStatIn <= 154) ##4 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (accMuxSel == 6) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (tcLoadIn >= 201) && (tcLoadIn <= 247) ##2 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (accMuxSel >= 2) && (accMuxSel <= 3) ##4 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (tcAccIn == 19) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (immData >= 183) && (immData <= 201) ##3 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (immData == 183) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (tcLoadIn >= 224) && (tcLoadIn <= 234) ##2 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (immData >= 183) && (immData <= 252) ##3 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 3) && (accMuxOut >= 60) && (accMuxOut <= 74) ##4 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (tcLoadIn >= 224) && (tcLoadIn <= 247) ##2 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (aluOut == 53) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##2 (aluOut >= 64) && (aluOut <= 112) ##1 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (uartDataIn == 21) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (immData == 169) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 155) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (tcLoadIn == 192) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##1 (tcAccIn >= 10) && (tcAccIn <= 47) ##2 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (immData == 25) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##2 (aluOut >= 64) && (aluOut <= 119) ##1 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (accMuxSel == 3) ##4 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (tcLoadIn >= 148) && (tcLoadIn <= 247) ##2 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (accMuxOut == 0) ##1 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (uartStatIn == 130) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (aluOut >= 44) && (aluOut <= 132) ##3 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (accMuxSel >= 1) && (accMuxSel <= 15) ##3 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 202) ##1 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (aluOut >= 2) && (aluOut <= 46) ##4 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (accMuxSel >= 13) && (accMuxSel <= 14) ##1 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (accMuxSel >= 4) && (accMuxSel <= 8) ##3 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (aluOut == 205) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (accMuxOut == 130) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (aluOut >= 28) && (aluOut <= 57) ##1 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (immData == 8) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (tcLoadIn == 112) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##2 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (accMuxOut >= 0) && (accMuxOut <= 36) ##1 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##4 (aluOut == 50)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 105) && (uartDataIn <= 156) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 49) ##2 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##4 (tcLoadIn == 127)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 255) ##3 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 73) && (tcAccIn <= 74) ##4 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##4 (immData == 178)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 15) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (uartStatIn == 191) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (immData >= 63) && (immData <= 73) ##1 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##4 (tcAccIn == 172)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##4 (immData == 168)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##4 (uartDataIn == 34)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##4 (tcAccIn == 75)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##2 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##4 (tcLoadIn == 10)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (aluOut == 28) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 4) && (accMuxOut >= 60) && (accMuxOut <= 74) ##4 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 212) && (tcAccIn <= 255) ##3 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 70) && (tcAccIn <= 74) ##4 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (tcLoadIn == 176) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (accMuxSel >= 11) && (accMuxSel <= 14) ##1 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (uartStatIn >= 17) && (uartStatIn <= 147) ##2 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (immData >= 120) && (immData <= 201) ##3 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##4 (accMuxSel == 5)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (accMuxSel >= 2) && (accMuxSel <= 5) ##4 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (immData == 73) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##4 (uartStatIn == 184)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##4 (immData == 94)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 208) && (tcAccIn <= 255) ##3 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##4 (uartStatIn == 33)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##4 (uartStatIn == 179)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (tcAccIn == 152) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 45) && (tcAccIn <= 104) ##2 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 187) ##1 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 52) && (aluOut <= 102) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (uartDataIn == 63) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 5) && (accMuxOut >= 186) && (accMuxOut <= 213) ##4 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 55) && (aluOut <= 105) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (accMuxSel >= 7) && (accMuxSel <= 8) ##3 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 113) && (uartDataIn <= 179) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 232) && (tcAccIn <= 255) ##3 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##2 (uartDataIn >= 92) && (uartDataIn <= 126) ##1 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (tcAccIn == 94) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (tcLoadIn >= 26) && (tcLoadIn <= 133) ##3 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (accMuxSel >= 6) && (accMuxSel <= 8) ##2 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (uartDataIn >= 21) && (uartDataIn <= 93) ##3 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (accMuxSel >= 3) && (accMuxSel <= 14) ##2 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 102) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (accMuxSel >= 8) && (accMuxSel <= 14) ##1 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) && (accMuxSel == 5) ##4 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##4 (tcLoadIn == 72)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##3 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##4 (tcAccIn == 19)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 5) && (accMuxOut >= 60) && (accMuxOut <= 74) ##4 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##4 (uartDataIn == 125)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 65) && (uartDataIn <= 127) ##2 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##4 (aluOut == 187)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) && (accMuxSel >= 2) && (accMuxSel <= 4) ##4 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 209) ##3 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##3 (uartDataIn == 83) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 163) && (aluOut <= 207) ##2 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 170) && (aluOut <= 242) ##2 (aluOut >= 138) && (aluOut <= 193) ##2 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (accMuxOut >= 0) && (accMuxOut <= 49) ##3 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##3 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) && (tcAccIn == 61) ##4 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) && (uartStatIn == 169) ##4 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 70) && (uartDataIn <= 129) ##1 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 120) && (aluOut <= 185) ##2 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) && (immData == 150) ##4 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 67) && (uartDataIn <= 131) ##1 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) && (tcLoadIn == 43) ##4 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 67) && (uartDataIn <= 131) ##2 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 207) && (accMuxOut <= 254) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 255) ##2 (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 223) && (tcAccIn <= 255) ##3 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##2 (uartStatIn >= 190) && (uartStatIn <= 254) ##1 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##2 (uartStatIn >= 169) && (uartStatIn <= 254) ##1 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 182) ##1 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 180) ##1 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 170) && (aluOut <= 253) ##2 (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 108) && (immData <= 182) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (accMuxOut >= 0) && (accMuxOut <= 10) ##3 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##1 (accMuxOut == 0) ##3 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 131) && (aluOut <= 189) ##2 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 128) ##3 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 74) ##2 (aluOut >= 132) && (aluOut <= 251) ##2 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) && (aluOut >= 162) && (aluOut <= 201) ##4 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 148) && (aluOut <= 200) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 93) && (tcLoadIn <= 101) ##4 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) && (uartDataIn == 214) ##4 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 189) ##4 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) && (immData == 164) ##4 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) && (aluOut == 173) ##4 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 147) && (aluOut <= 201) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 254) ##1 (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 119) && (tcAccIn <= 162) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 102) ##2 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 77) && (tcAccIn <= 118) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 126) && (aluOut <= 189) ##2 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) && (tcLoadIn == 136) ##4 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##2 (uartDataIn >= 100) && (uartDataIn <= 170) ##1 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) && (accMuxSel >= 0) && (accMuxSel <= 2) ##2 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 126) && (aluOut <= 190) ##2 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 213) && (tcAccIn == 198) ##4 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 255) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 2) && (accMuxOut >= 23) && (accMuxOut <= 70) ##2 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 254) ##1 (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 165) && (tcAccIn <= 255) ##1 (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 254) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 146) && (aluOut <= 204) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 88) && (immData <= 173) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 156) && (aluOut <= 204) ##2 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 59) && (tcAccIn <= 121) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 255) ##2 (accMuxOut == 36) && (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 63) && (aluOut <= 125) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 254) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 80) && (uartStatIn <= 165) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 96) && (immData <= 142) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##1 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 135) && (aluOut <= 195) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 156) && (aluOut <= 206) ##2 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 167) && (tcAccIn <= 253) ##1 (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 61) && (tcLoadIn <= 101) ##4 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 59) && (tcAccIn <= 121) ##2 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 165) ##1 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 127) && (aluOut <= 253) ##2 (accMuxOut == 36) && (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 38) && (accMuxOut <= 49) ##2 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 82) && (immData <= 166) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 189) && (uartStatIn <= 255) ##2 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 3) && (accMuxSel <= 5) && (accMuxOut >= 217) && (accMuxOut <= 254) ##2 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##1 (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 254) ##2 (tcLoadIn == 53)) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 130) && (aluOut <= 255) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 47) ##2 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 166) ##1 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (aluOut >= 125) && (aluOut <= 193) ##2 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 254) && (tcAccIn == 115) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 47) ##4 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 254) && (tcLoadIn == 226) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (aluOut >= 185) && (aluOut <= 219) ##2 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 59) && (tcAccIn <= 121) ##2 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 254) && (uartDataIn == 187) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##2 (accMuxSel >= 9) && (accMuxSel <= 15) ##1 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 77) && (tcAccIn <= 118) ##2 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 85) && (aluOut <= 138) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##2 (accMuxSel >= 8) && (accMuxSel <= 15) ##1 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 254) && (aluOut == 90) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 254) ##2 (aluOut == 180)) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 254) ##2 (uartStatIn == 19)) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 187) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 254) ##2 (uartDataIn == 172)) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (tcLoadIn >= 159) && (tcLoadIn <= 205) ##2 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 242) ##2 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (uartStatIn >= 190) && (uartStatIn <= 254) ##2 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (accMuxSel >= 3) && (accMuxSel <= 5) ##2 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 254) && (immData == 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (tcLoadIn >= 96) && (tcLoadIn <= 187) ##2 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (tcAccIn >= 53) && (tcAccIn <= 91) ##2 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 254) && (uartStatIn == 116) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##2 (accMuxOut >= 0) && (accMuxOut <= 5) ##1 (accMuxOut >= 40) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 109) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 254) ##1 (uartStatIn == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 5) && (accMuxOut >= 217) && (accMuxOut <= 254) ##2 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 66) && (tcAccIn <= 131) ##4 (aluOut == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 206));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (tcLoadIn >= 140) && (tcLoadIn <= 187) ##2 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 254) ##2 (immData == 137)) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (uartDataIn >= 210) && (uartDataIn <= 250) ##2 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 189) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (tcAccIn >= 15) && (tcAccIn <= 91) ##2 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (accMuxSel >= 4) && (accMuxSel <= 5) ##2 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 128) && (aluOut <= 255) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 254) ##2 (tcAccIn == 171)) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 121) && (tcAccIn <= 183) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (uartStatIn >= 204) && (uartStatIn <= 254) ##2 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (uartDataIn >= 221) && (uartDataIn <= 250) ##2 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (immData >= 0) && (immData <= 119) ##2 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 83) && (uartDataIn <= 166) ##1 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##2 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 (accMuxSel == 4)) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) && (immData == 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) && (aluOut == 102) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (tcAccIn >= 15) && (tcAccIn <= 135) ##2 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) && (tcAccIn == 255) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 112) && (uartDataIn <= 151) ##4 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (tcAccIn >= 80) && (tcAccIn <= 135) ##2 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) && (uartDataIn == 248) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) && (uartStatIn == 154) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 189) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) && (aluOut == 207) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) && (uartDataIn == 206) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) && (uartStatIn == 153) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 34) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) && (immData == 114) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 0) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##2 (accMuxOut >= 244) && (accMuxOut <= 254) ##1 (accMuxSel == 8) ##1 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 80) && (uartDataIn <= 166) ##1 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 23) && (accMuxOut <= 70));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) && (tcLoadIn == 150) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) && (tcLoadIn == 34) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (accMuxOut == 34) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##2 (accMuxSel == 0) ##1 (accMuxOut == 0) ##1 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) && (tcAccIn == 155) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##2 (accMuxOut >= 244) && (accMuxOut <= 254) && (accMuxSel == 0) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##2 (accMuxSel == 0) && (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) ##1 (tcLoadIn == 125)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) ##1 (uartDataIn == 216)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) ##1 (immData == 218)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) ##1 (uartStatIn == 150)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) ##1 (tcAccIn == 82)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) ##1 (immData == 152)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 1) && (accMuxSel <= 2) ##1 (aluOut >= 86) && (aluOut <= 116) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) ##1 (uartDataIn == 197)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) ##1 (aluOut == 240)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) ##1 (tcLoadIn == 101)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 56) ##2 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) ##1 (aluOut == 112)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) ##1 (tcAccIn == 7)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 255) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 96) && (aluOut <= 147) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 36) ##1 (accMuxSel == 3)) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) && (tcAccIn >= 106) && (tcAccIn <= 178) ##2 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 207) && (accMuxOut <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 197) && (aluOut <= 255) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 188) && (tcAccIn <= 255) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 254) ##1 (aluOut == 223) ##1 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 188) && (uartStatIn <= 255) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 254) ##1 (tcLoadIn == 189) ##1 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 255) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 169) && (aluOut <= 255) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 102) && (accMuxOut <= 254) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (tcAccIn >= 4) && (tcAccIn <= 136) ##1 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 254) ##1 (tcAccIn == 226) ##1 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 254) ##1 (uartDataIn == 242) ##1 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 179) && (accMuxOut <= 218) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 254) ##1 (immData == 159) ##1 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (tcAccIn >= 0) && (tcAccIn <= 69) ##1 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 38) && (tcAccIn <= 76) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (tcAccIn >= 0) && (tcAccIn <= 112) ##1 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (aluOut >= 10) && (aluOut <= 69) ##1 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 255) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 61) && (accMuxOut <= 113) ##1 (aluOut >= 184) && (aluOut <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (uartStatIn >= 191) && (uartStatIn <= 252) ##1 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (tcAccIn >= 0) && (tcAccIn <= 83) ##1 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 205) && (uartDataIn <= 255) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (tcAccIn >= 4) && (tcAccIn <= 83) ##1 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (uartStatIn >= 191) && (uartStatIn <= 221) ##1 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (uartDataIn >= 52) && (uartDataIn <= 107) ##1 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (uartDataIn >= 61) && (uartDataIn <= 84) ##1 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (uartStatIn >= 196) && (uartStatIn <= 244) ##1 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (immData >= 140) && (immData <= 195) ##1 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (immData >= 135) && (immData <= 175) ##1 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 205) && (aluOut <= 255) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) && (tcAccIn >= 121) && (tcAccIn <= 176) ##2 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 121) && (uartStatIn <= 186) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (tcLoadIn >= 194) && (tcLoadIn <= 201) ##1 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 81) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) && (accMuxSel >= 1) && (accMuxSel <= 2) ##2 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 191) && (aluOut <= 255) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (tcLoadIn >= 194) && (tcLoadIn <= 213) ##1 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (immData >= 123) && (immData <= 175) ##1 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##3 (uartStatIn == 16) ##1 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (tcAccIn >= 4) && (tcAccIn <= 36) ##1 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (tcLoadIn >= 194) && (tcLoadIn <= 250) ##1 (accMuxOut >= 244) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 129) && (accMuxOut <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 1) && (accMuxSel <= 2) && (accMuxOut >= 23) && (accMuxOut <= 70) ##2 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 48) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 169) && (aluOut <= 255) ##1 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 210) && (aluOut <= 255) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 159) && (tcAccIn <= 208) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 82) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 122) && (uartStatIn <= 187) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 61) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 81) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 162) && (aluOut <= 201) ##2 (aluOut >= 138) && (aluOut <= 193) ##2 (tcAccIn == 205)) |-> (accMuxOut >= 207) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 123) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 84) && (accMuxOut <= 123) ##1 (aluOut >= 184) && (aluOut <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 203) && (aluOut <= 255) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 61) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##4 (immData == 115)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##4 (tcAccIn == 177)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##4 (tcLoadIn == 145)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##4 (immData == 49)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 125) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##4 (tcAccIn == 218)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 166) && (uartDataIn <= 255) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##4 (immData == 223)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##4 (immData == 149)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##4 (aluOut == 156)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) && (accMuxSel >= 0) && (accMuxSel <= 1) ##2 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 167) && (immData <= 255) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##4 (tcAccIn == 252)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 52) ##2 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##4 (aluOut == 127)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 177) && (uartDataIn <= 255) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##4 (uartStatIn == 82)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##4 (uartDataIn == 181)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 12) && (accMuxSel <= 15) ##2 (accMuxOut >= 208) && (accMuxOut <= 210) ##2 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 129) && (accMuxOut <= 189) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 163) && (tcAccIn <= 208) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 205) && (uartDataIn <= 255) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##4 (aluOut == 165)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##4 (uartStatIn == 38)) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 1) && (accMuxOut >= 23) && (accMuxOut <= 70) ##2 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 44) && (aluOut <= 88) ##2 (aluOut >= 132) && (aluOut <= 255) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 204) && (uartDataIn <= 255) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 170) && (uartDataIn <= 255) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 192) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) && (immData >= 98) && (immData <= 162) ##2 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartStatIn >= 126) && (uartStatIn <= 252) ##2 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartStatIn >= 167) && (uartStatIn <= 252) ##2 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (tcAccIn == 173) ##2 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (immData == 124) ##2 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (immData == 182) ##2 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (uartDataIn == 65) ##2 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (uartDataIn == 33) ##2 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (tcAccIn == 217) ##2 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (uartDataIn == 241) ##2 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (tcLoadIn == 93) ##2 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (uartStatIn >= 153) && (uartStatIn <= 253) ##1 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (uartStatIn == 44) ##2 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (uartStatIn == 230) ##2 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 164) && (tcLoadIn <= 255) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (aluOut == 112) ##2 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (uartStatIn >= 180) && (uartStatIn <= 253) ##1 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 87) && (tcAccIn <= 169) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (tcAccIn == 95) ##2 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (tcAccIn == 47) ##2 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (uartDataIn == 70) ##2 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcAccIn >= 83) && (tcAccIn <= 150) ##2 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (aluOut == 240) ##2 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (tcAccIn >= 2) && (tcAccIn <= 123) ##1 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (aluOut == 92) ##2 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (aluOut == 131) ##2 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (tcAccIn >= 2) && (tcAccIn <= 105) ##1 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (immData >= 124) && (immData <= 198) ##1 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) && (immData >= 77) && (immData <= 148) ##2 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (tcAccIn == 104) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (uartDataIn == 235) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (aluOut == 213) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (immData == 138) ##3 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (tcLoadIn == 239) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (tcLoadIn == 242) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (tcLoadIn >= 171) && (tcLoadIn <= 246) ##1 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (uartDataIn == 15) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (immData == 87) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (immData == 237) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (uartStatIn == 166) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut == 229) ##3 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (tcLoadIn == 127) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 164) && (tcLoadIn <= 255) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (immData == 25) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartStatIn == 183) ##3 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (tcLoadIn == 247) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (uartStatIn == 7) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (aluOut == 176) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcLoadIn == 106) ##3 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (uartDataIn == 255) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (uartStatIn == 170) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcAccIn == 46) ##3 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (immData == 209) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (uartStatIn == 216) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (immData == 240) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (aluOut == 36) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 9) && (uartDataIn <= 140) ##4 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (tcAccIn == 59) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (uartDataIn == 17) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (tcLoadIn >= 171) && (tcLoadIn <= 236) ##1 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (tcAccIn == 109) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (tcAccIn >= 2) && (tcAccIn <= 83) ##1 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (immData == 38) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (uartStatIn == 33) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (aluOut == 30) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (uartStatIn == 69) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (uartDataIn == 37) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##1 (aluOut == 250) ##1 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##3 (tcLoadIn == 8) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 171) && (tcAccIn <= 255) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (tcAccIn == 226)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (aluOut >= 117) && (aluOut <= 153) ##1 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##3 (uartStatIn == 37) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (uartStatIn == 246)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##3 (tcLoadIn == 251) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##3 (immData == 21) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##3 (uartStatIn == 35) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcAccIn == 11) ##3 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcLoadIn == 23) ##3 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##3 (uartStatIn == 109) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (uartStatIn == 52)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (immData == 33)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##3 (tcAccIn == 81) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (tcAccIn == 125)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##3 (accMuxOut == 40) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (tcLoadIn == 20)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##3 (immData == 231) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (uartDataIn == 76)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (immData == 215)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (tcLoadIn == 167)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (tcLoadIn >= 128) && (tcLoadIn <= 236) ##1 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##3 (uartDataIn == 35) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcLoadIn == 34) ##3 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##3 (aluOut == 86) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (uartStatIn == 169)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartStatIn == 87) ##3 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (aluOut >= 112) && (aluOut <= 153) ##1 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (tcAccIn == 159)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##3 (uartDataIn == 40) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (uartDataIn == 78)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##3 (tcAccIn == 239) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcLoadIn == 176) ##3 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (uartDataIn == 104)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (uartDataIn == 87)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (tcLoadIn == 162)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (aluOut == 177)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (tcAccIn == 99)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##3 (tcAccIn == 60) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (uartStatIn == 67)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 170) && (tcAccIn <= 255) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##3 (uartDataIn == 120) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcAccIn == 137) ##3 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 94) && (tcAccIn <= 147) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (tcLoadIn >= 155) && (tcLoadIn <= 236) ##1 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##3 (uartDataIn == 243) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (accMuxOut == 4) ##3 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (aluOut == 142)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (aluOut == 164)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (tcLoadIn >= 114) && (tcLoadIn <= 246) ##1 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (aluOut == 87)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (uartStatIn == 186)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (aluOut >= 117) && (aluOut <= 179) ##1 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (uartStatIn == 70)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 4) && (uartStatIn <= 75) ##1 (aluOut >= 86) && (aluOut <= 116) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##3 (aluOut == 153) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (uartDataIn == 167)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcAccIn == 55) ##3 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (tcLoadIn == 37)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (tcLoadIn == 91)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (immData == 160)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (aluOut == 46)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut == 67) ##3 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##3 (tcLoadIn == 42) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (immData == 183) ##3 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (tcAccIn == 237)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut == 15) ##3 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (tcAccIn == 160)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##3 (uartStatIn == 157) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) ##2 (immData == 85)) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut >= 5) && (aluOut <= 77) ##2 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (aluOut >= 86) && (aluOut <= 116) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut >= 5) && (aluOut <= 51) ##2 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (aluOut >= 81) && (aluOut <= 153) ##1 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (accMuxSel >= 10) && (accMuxSel <= 15) ##1 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 5) && (accMuxSel <= 9) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut >= 5) && (aluOut <= 37) ##2 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut >= 5) && (aluOut <= 101) ##2 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (aluOut >= 94) && (aluOut <= 153) ##1 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 255) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 202) && (tcAccIn <= 255) ##2 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcAccIn >= 137) && (tcAccIn <= 202) ##2 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (accMuxSel >= 8) && (accMuxSel <= 15) ##1 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##3 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 255) ##1 (accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 8) && (immData <= 57) ##2 (immData == 157) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (accMuxSel >= 7) && (accMuxSel <= 15) ##1 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) && (accMuxSel == 1) ##2 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##1 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (accMuxOut >= 23) && (accMuxOut <= 70) ##2 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (accMuxOut >= 0) && (accMuxOut <= 47) ##1 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (accMuxOut >= 0) && (accMuxOut <= 7) ##1 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 12) && (accMuxSel <= 15) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartStatIn >= 3) && (uartStatIn <= 114) ##3 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 67) && (uartStatIn <= 114) ##2 (uartDataIn >= 144) && (uartDataIn <= 244) ##1 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartStatIn >= 67) && (uartStatIn <= 114) ##3 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (accMuxSel >= 9) && (accMuxSel <= 15) ##2 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (accMuxOut == 0) ##1 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (immData >= 187) && (immData <= 251) ##3 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 255) ##2 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (immData >= 129) && (immData <= 251) ##3 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 4) && (uartStatIn <= 36) ##1 (aluOut >= 86) && (aluOut <= 116) ##1 (accMuxOut >= 95) && (accMuxOut <= 127) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (uartStatIn == 191) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (immData == 252) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartStatIn >= 99) && (uartStatIn <= 176) ##3 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (immData == 183) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (uartStatIn == 100) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (uartDataIn == 237) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (aluOut == 251) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (uartDataIn == 95) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 5) ##1 (accMuxOut >= 36) && (accMuxOut <= 48) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (aluOut == 39) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 128) && (aluOut <= 254) ##2 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (immData == 89) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcAccIn == 169) ##4 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (uartDataIn == 73) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (immData == 130) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (uartStatIn == 225) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 77) && (tcAccIn <= 121) ##3 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (uartDataIn == 107) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (uartStatIn == 106) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (immData == 41) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (immData == 129) ##4 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (aluOut == 121) ##4 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (aluOut == 159) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (immData == 115) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 226) && (aluOut <= 255) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (uartStatIn == 109) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcAccIn >= 7) && (tcAccIn <= 36) ##3 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (aluOut == 40) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 215) && (uartDataIn <= 254) ##3 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartStatIn == 37) ##4 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (uartDataIn == 119) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (tcAccIn == 252) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (tcAccIn == 229) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 127) && (uartStatIn == 70) ##2 1) |-> (accMuxOut >= 36) && (accMuxOut <= 104));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 80) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 116) && (aluOut <= 183) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcLoadIn == 7) ##4 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (aluOut == 173) ##4 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcLoadIn == 102) ##4 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15) ##2 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcAccIn >= 7) && (tcAccIn <= 88) ##3 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (immData == 216) ##4 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcLoadIn == 45) ##4 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcAccIn == 61) ##4 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (accMuxOut == 7) ##4 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartStatIn == 108) ##4 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartDataIn == 241) ##4 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (immData == 197) ##4 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcAccIn == 10) ##4 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (aluOut == 53) ##4 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartStatIn == 202) ##4 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 7) && (accMuxSel == 2) ##4 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (accMuxOut == 102) ##4 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 45) && (accMuxSel == 2) ##4 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 102) && (accMuxSel == 2) ##4 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcAccIn >= 7) && (tcAccIn <= 98) ##3 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 128) ##4 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (immData == 250) ##4 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (accMuxOut == 45) ##4 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartStatIn == 156) ##4 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (immData >= 156) && (immData <= 197) ##3 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (aluOut >= 187) && (aluOut <= 255) ##3 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcLoadIn >= 0) && (tcLoadIn <= 116) ##3 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 197) && (immData <= 251) ##3 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (accMuxOut >= 0) && (accMuxOut <= 116) ##3 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 181) && (uartDataIn <= 254) ##3 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 116) && (accMuxSel == 2) ##3 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15) ##2 (uartDataIn == 146) ##1 1) |-> (accMuxOut >= 21) && (accMuxOut <= 62));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 77) && (tcAccIn <= 118) ##3 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 150) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 231) && (aluOut <= 255) ##3 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (immData == 163) ##4 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (tcLoadIn == 65) ##4 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (uartDataIn == 254) ##4 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (aluOut == 240) ##4 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 254) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (uartStatIn == 136) ##4 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 2) && (tcAccIn <= 118) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (aluOut == 137) ##4 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 151) ##4 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 61) && (accMuxSel == 2) ##3 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 123) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (tcLoadIn == 47) ##4 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 179) ##4 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (tcAccIn == 4) ##4 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (uartDataIn == 151) ##4 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (accMuxOut >= 0) && (accMuxOut <= 61) ##3 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcLoadIn >= 0) && (tcLoadIn <= 61) ##3 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (aluOut == 102) ##4 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (uartStatIn == 29) ##4 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (tcAccIn == 190) ##4 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (accMuxSel == 0) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (immData >= 150) && (immData <= 163) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (uartDataIn >= 248) && (uartDataIn <= 254) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (uartStatIn >= 208) && (uartStatIn <= 225) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 150) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 80) && (tcAccIn <= 164) ##3 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 3) && (uartStatIn <= 114) ##2 (uartDataIn >= 144) && (uartDataIn <= 244) ##1 (immData == 156) ##1 1) |-> (accMuxOut >= 106) && (accMuxOut <= 180));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (uartStatIn >= 182) && (uartStatIn <= 225) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##4 (tcAccIn == 245)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##4 (tcLoadIn == 187)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##4 (immData == 210)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 3) && (uartStatIn <= 80) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##4 (immData == 203)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##4 (uartDataIn == 79)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (immData >= 150) && (immData <= 178) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (uartStatIn >= 144) && (uartStatIn <= 238) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (tcAccIn >= 4) && (tcAccIn <= 94) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##4 (uartStatIn == 215)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##4 (tcLoadIn == 240)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##4 (uartDataIn == 182)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##4 (tcLoadIn == 12)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##4 (aluOut == 8)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##4 (aluOut == 7)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##4 (tcAccIn == 229)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##4 (uartStatIn == 131)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##4 (aluOut == 250)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 4) ##1 (accMuxOut >= 36) && (accMuxOut <= 48) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (uartStatIn >= 175) && (uartStatIn <= 238) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##4 (uartStatIn == 173)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (tcAccIn >= 2) && (tcAccIn <= 94) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##3 (accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (tcLoadIn >= 106) && (tcLoadIn <= 184) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (tcAccIn >= 46) && (tcAccIn <= 106) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (accMuxSel >= 0) && (accMuxSel <= 2) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (tcAccIn >= 72) && (tcAccIn <= 106) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (tcLoadIn >= 105) && (tcLoadIn <= 241) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (tcLoadIn >= 106) && (tcLoadIn <= 241) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (accMuxSel >= 0) && (accMuxSel <= 1) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (immData >= 138) && (immData <= 249) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (immData >= 130) && (immData <= 178) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##3 (aluOut == 123) ##1 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (uartDataIn >= 213) && (uartDataIn <= 254) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##3 (tcLoadIn == 201) ##1 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (immData >= 112) && (immData <= 178) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##3 (tcAccIn == 155) ##1 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##3 (accMuxOut == 198) ##1 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (immData >= 89) && (immData <= 167) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##3 (uartStatIn == 118) ##1 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (tcAccIn >= 4) && (tcAccIn <= 106) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (immData >= 130) && (immData <= 241) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (immData >= 121) && (immData <= 179) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##3 (uartStatIn == 199) ##1 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (uartStatIn >= 52) && (uartStatIn <= 80) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (uartStatIn >= 59) && (uartStatIn <= 62) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (uartStatIn >= 22) && (uartStatIn <= 80) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##3 (aluOut == 66) ##1 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (aluOut >= 146) && (aluOut <= 186) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##3 (tcLoadIn == 91) ##1 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##3 (immData == 121) ##1 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (tcAccIn >= 52) && (tcAccIn <= 95) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (uartStatIn >= 52) && (uartStatIn <= 62) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##3 (uartDataIn == 50) ##1 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (uartStatIn >= 6) && (uartStatIn <= 83) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (tcAccIn >= 52) && (tcAccIn <= 106) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##3 (immData == 31) ##1 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##3 (tcAccIn == 79) ##1 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (uartDataIn >= 181) && (uartDataIn <= 254) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) && (uartDataIn >= 193) && (uartDataIn <= 254) ##2 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (immData >= 45) && (immData <= 58) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##2 (tcLoadIn == 164) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##2 (tcAccIn == 129) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##2 (aluOut == 237) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (aluOut >= 121) && (aluOut <= 213) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (aluOut == 186) ##3 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##2 (accMuxSel == 13) ##2 (accMuxSel == 5)) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (immData == 123) ##3 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (accMuxSel >= 6) && (accMuxSel <= 13) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (aluOut >= 156) && (aluOut <= 186) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (uartDataIn == 11) ##3 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (uartStatIn == 52) ##3 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (tcAccIn == 227) ##3 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (tcAccIn == 95) ##3 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (tcLoadIn == 3) ##3 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (uartDataIn == 135) ##3 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##2 (uartDataIn == 232) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (tcLoadIn == 99) ##3 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (uartDataIn == 133) ##3 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##2 (tcLoadIn == 63) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (tcAccIn >= 72) && (tcAccIn <= 95) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##2 (uartDataIn == 170) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##2 (uartDataIn == 216) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##2 (immData == 165) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 123) ##2 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (tcAccIn >= 88) && (tcAccIn <= 95) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (uartDataIn >= 23) && (uartDataIn <= 239) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (uartStatIn >= 6) && (uartStatIn <= 135) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (immData == 54) ##3 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (accMuxOut == 0) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##2 (accMuxSel == 13) ##1 (accMuxSel == 7) ##1 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (accMuxSel >= 9) && (accMuxSel <= 10) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 91) && (tcAccIn <= 142) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (aluOut >= 171) && (aluOut <= 213) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (uartStatIn >= 22) && (uartStatIn <= 123) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##2 (immData == 213) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (aluOut == 216) ##3 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (tcAccIn >= 78) && (tcAccIn <= 95) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (accMuxSel >= 8) && (accMuxSel <= 15) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##2 (aluOut == 84) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##2 (tcAccIn == 154) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##2 (tcLoadIn == 225) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##2 (aluOut == 160) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##2 (uartStatIn == 118) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##2 (accMuxSel == 13) ##1 (accMuxOut == 0) ##1 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (accMuxSel >= 9) && (accMuxSel <= 13) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (tcAccIn == 78) ##3 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##2 (accMuxOut == 129) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (aluOut == 76) ##3 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (uartDataIn >= 11) && (uartDataIn <= 249) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##2 (uartStatIn == 0) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 114) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (tcLoadIn >= 0) && (tcLoadIn <= 43) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 128) && (aluOut <= 254) ##3 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 255) ##3 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (tcLoadIn >= 3) && (tcLoadIn <= 43) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (aluOut >= 5) && (aluOut <= 213) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (uartDataIn >= 125) && (uartDataIn <= 239) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (uartDataIn >= 11) && (uartDataIn <= 135) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (tcLoadIn >= 0) && (tcLoadIn <= 17) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (uartDataIn >= 125) && (uartDataIn <= 135) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 230) && (aluOut <= 255) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (tcLoadIn >= 0) && (tcLoadIn <= 104) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (tcLoadIn >= 3) && (tcLoadIn <= 104) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (uartDataIn >= 125) && (uartDataIn <= 176) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 87) && (immData <= 171) ##2 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (uartDataIn >= 99) && (uartDataIn <= 182) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 151) ##1 (uartDataIn >= 78) && (uartDataIn <= 143) ##1 (accMuxSel == 13) ##2 1) |-> (accMuxOut >= 191) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 3) && (uartStatIn <= 86) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 39) ##4 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 208) && (tcAccIn <= 255) ##2 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##2 (tcLoadIn == 230) ##1 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) && (aluOut == 116) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##2 (uartStatIn == 204) ##1 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) && (immData == 26) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##2 (uartStatIn == 67) ##1 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) && (uartDataIn == 83) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##2 (tcAccIn == 150) ##1 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) && (tcAccIn == 48) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##2 (immData == 96) ##1 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##2 (uartStatIn == 251) ##1 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##2 (immData == 175) ##1 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) && (tcAccIn == 168) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) && (tcLoadIn == 36) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##2 (tcAccIn == 47) ##1 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) && (immData == 255) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 8) && (immData <= 101) ##2 (immData == 157) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##2 (tcAccIn == 56) ##1 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##2 (aluOut == 131) ##1 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) && (tcAccIn == 10) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##2 (aluOut == 231) ##1 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##2 (uartDataIn == 9) ##1 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##2 (immData == 124) ##1 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##2 (tcLoadIn == 255) ##1 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) && (uartDataIn == 241) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) && (aluOut == 32) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) && (aluOut == 245) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) && (uartStatIn == 108) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) && (uartStatIn == 69) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) && (tcLoadIn == 180) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 166) && (uartDataIn <= 255) ##1 (accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15) ##1 (accMuxOut >= 90) && (accMuxOut <= 110) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##3 (immData == 104)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##3 (uartDataIn == 167)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) && (tcLoadIn >= 6) && (tcLoadIn <= 42) ##1 (accMuxOut >= 36) && (accMuxOut <= 48) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##3 (uartStatIn == 186)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##3 (tcLoadIn == 208)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##3 (tcAccIn == 81)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##3 (immData == 195)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##3 (uartDataIn == 243)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##3 (immData == 156)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##3 (tcAccIn == 233)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##3 (uartStatIn == 253)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##3 (accMuxSel == 0)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) && (aluOut >= 161) && (aluOut <= 255) ##1 (accMuxOut >= 36) && (accMuxOut <= 48) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##1 (immData == 22) ##2 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##3 (accMuxSel == 4)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##1 (uartStatIn == 190) ##2 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##1 (tcAccIn == 238) ##2 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##3 (tcLoadIn == 204)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##1 (uartDataIn == 185) ##2 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##3 (tcLoadIn == 224)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##1 (tcLoadIn == 218) ##2 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##3 (uartDataIn == 81)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##3 (aluOut == 101)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##3 (aluOut == 179)) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##1 (tcAccIn == 197) ##2 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##1 (immData == 84) ##2 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##1 (aluOut == 15) ##2 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##1 (accMuxSel == 7) ##2 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##1 (tcLoadIn == 23) ##2 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##1 (uartDataIn == 128) ##2 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##1 (uartStatIn == 25) ##2 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) && (tcLoadIn >= 6) && (tcLoadIn <= 52) ##1 (accMuxOut >= 36) && (accMuxOut <= 48) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##1 (uartStatIn == 187) ##2 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##1 (immData == 97) ##2 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) && (immData >= 194) && (immData <= 255) ##1 (accMuxOut >= 36) && (accMuxOut <= 48) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##1 (aluOut == 184) ##2 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##1 (tcLoadIn == 4) ##2 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) && (immData >= 140) && (immData <= 255) ##1 (accMuxOut >= 36) && (accMuxOut <= 48) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 48) ##1 (uartDataIn == 172) ##2 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##2 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 82) && (tcAccIn <= 121) ##3 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) && (uartDataIn >= 0) && (uartDataIn <= 60) ##1 (accMuxOut >= 36) && (accMuxOut <= 48) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) && (immData >= 152) && (immData <= 255) ##1 (accMuxOut >= 36) && (accMuxOut <= 48) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) && (tcAccIn >= 185) && (tcAccIn <= 255) ##1 (accMuxOut >= 36) && (accMuxOut <= 48) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15) ##1 (accMuxOut >= 90) && (accMuxOut <= 110) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) && (aluOut >= 131) && (aluOut <= 255) ##1 (accMuxOut >= 36) && (accMuxOut <= 48) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) && (tcAccIn >= 178) && (tcAccIn <= 255) ##1 (accMuxOut >= 36) && (accMuxOut <= 48) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) && (uartDataIn >= 0) && (uartDataIn <= 66) ##1 (accMuxOut >= 36) && (accMuxOut <= 48) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) && (uartStatIn >= 216) && (uartStatIn <= 253) ##1 (accMuxOut >= 36) && (accMuxOut <= 48) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 42) && (accMuxOut <= 131) && (uartDataIn >= 0) && (uartDataIn <= 50) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 125) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) && (tcAccIn >= 125) && (tcAccIn <= 255) ##1 (accMuxOut >= 36) && (accMuxOut <= 48) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 140) && (uartDataIn >= 0) && (uartDataIn <= 50) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##2 (accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 140) && (accMuxOut <= 201) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##1 (accMuxOut >= 90) && (accMuxOut <= 110) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##1 (accMuxOut >= 90) && (accMuxOut <= 110) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 61) && (accMuxOut <= 113) && (uartDataIn >= 0) && (uartDataIn <= 50) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 81) && (uartStatIn <= 161) ##1 (aluOut >= 184) && (aluOut <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 110) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 110) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (tcAccIn >= 172) && (tcAccIn <= 237) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##1 (accMuxOut >= 90) && (accMuxOut <= 110) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (tcAccIn >= 223) && (tcAccIn <= 237) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 90) ##3 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (accMuxOut >= 99) && (accMuxOut <= 250) ##1 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (aluOut == 101) ##3 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (immData == 207) ##3 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (uartDataIn == 20) ##3 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (uartDataIn == 236) ##3 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 94) ##3 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (tcLoadIn >= 185) && (tcLoadIn <= 254) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (immData >= 164) && (immData <= 252) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (uartStatIn >= 47) && (uartStatIn <= 114) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (aluOut >= 177) && (aluOut <= 223) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (tcLoadIn == 249) ##3 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (tcAccIn == 74) ##3 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 167) && (immData <= 255) ##1 (accMuxOut >= 90) && (accMuxOut <= 110) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (accMuxOut >= 203) && (accMuxOut <= 250) ##1 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (tcLoadIn >= 129) && (tcLoadIn <= 230) ##1 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (tcAccIn == 11) ##3 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (tcLoadIn == 132) ##3 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (uartDataIn == 183) ##3 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (accMuxOut >= 85) && (accMuxOut <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (immData == 90) ##3 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (accMuxSel >= 0) && (accMuxSel <= 6) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (aluOut >= 150) && (aluOut <= 252) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (tcLoadIn == 65) ##3 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (tcLoadIn == 39) ##3 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (immData >= 201) && (immData <= 252) ##1 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (aluOut == 79) ##3 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (uartStatIn == 173) ##3 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (uartDataIn == 8) ##3 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (aluOut == 133) ##3 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (immData >= 164) && (immData <= 183) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (accMuxOut >= 176) && (accMuxOut <= 250) ##1 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (aluOut >= 218) && (aluOut <= 252) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##1 (accMuxOut >= 90) && (accMuxOut <= 110) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (aluOut >= 218) && (aluOut <= 223) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (tcLoadIn >= 161) && (tcLoadIn <= 230) ##1 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (uartStatIn == 193) ##3 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) && (uartDataIn >= 0) && (uartDataIn <= 120) ##1 (accMuxOut >= 36) && (accMuxOut <= 48) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (uartDataIn >= 55) && (uartDataIn <= 104) ##1 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (aluOut == 223) ##3 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (uartDataIn == 215) ##1 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (uartStatIn == 176) ##1 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (tcLoadIn >= 107) && (tcLoadIn <= 230) ##1 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (tcAccIn >= 22) && (tcAccIn <= 54) ##1 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (immData >= 144) && (immData <= 252) ##1 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (uartStatIn == 19) ##1 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (uartDataIn >= 183) && (uartDataIn <= 252) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (accMuxSel >= 0) && (accMuxSel <= 6) ##1 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (uartDataIn == 55) ##1 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (uartDataIn >= 156) && (uartDataIn <= 252) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (uartStatIn >= 10) && (uartStatIn <= 119) ##1 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (immData == 193) ##1 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (immData == 203) ##1 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (tcLoadIn == 110) ##1 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (immData >= 193) && (immData <= 225) ##1 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (accMuxOut == 203) ##1 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (uartDataIn >= 55) && (uartDataIn <= 88) ##1 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (immData >= 160) && (immData <= 252) ##1 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (uartStatIn == 208) ##1 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (tcAccIn == 234) ##1 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (uartStatIn >= 10) && (uartStatIn <= 52) ##1 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 84) && (accMuxOut <= 123) && (uartDataIn >= 0) && (uartDataIn <= 50) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (immData == 77) ##1 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (aluOut == 168) ##1 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (immData == 162) ##1 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (uartDataIn == 212) ##1 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) && (accMuxSel == 5) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (tcAccIn >= 22) && (tcAccIn <= 99) ##1 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 205) && (uartDataIn <= 255) ##1 (accMuxOut >= 90) && (accMuxOut <= 110) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (tcLoadIn == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (tcAccIn == 68) ##1 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (uartDataIn == 253) ##1 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (uartStatIn == 21) ##1 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (aluOut == 143) ##1 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##1 (accMuxOut >= 90) && (accMuxOut <= 110) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##3 (uartStatIn == 75)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##3 (uartStatIn == 18)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##3 (uartStatIn == 129)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##3 (uartStatIn == 147)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##3 (immData == 28)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##3 (accMuxSel == 1)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##3 (accMuxSel == 15)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (immData >= 19) && (immData <= 126) ##2 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##3 (accMuxOut == 17)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##2 (tcLoadIn >= 0) && (tcLoadIn <= 230) ##1 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (uartStatIn >= 193) && (uartStatIn <= 241) ##2 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (uartStatIn >= 19) && (uartStatIn <= 241) ##2 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##3 (tcLoadIn == 41)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##3 (tcLoadIn == 83)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##3 (tcAccIn == 243)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (tcAccIn >= 11) && (tcAccIn <= 111) ##2 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (accMuxSel == 0) ##2 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (accMuxSel >= 0) && (accMuxSel <= 1) ##2 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##3 (immData == 113)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (uartStatIn >= 139) && (uartStatIn <= 241) ##2 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##3 (tcAccIn == 77)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##3 (uartDataIn == 47)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) ##1 (accMuxOut >= 36) && (accMuxOut <= 48) ##1 (accMuxOut == 0) ##2 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##3 (tcAccIn == 166)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##3 (tcAccIn == 191)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##3 (immData == 60)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##3 (uartDataIn == 252)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##3 (uartDataIn == 57)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##3 (tcLoadIn == 128)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##3 (tcLoadIn == 117)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (immData >= 19) && (immData <= 51) ##2 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (accMuxSel >= 0) && (accMuxSel <= 7) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) ##1 (accMuxOut == 48) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##1 (tcAccIn >= 2) && (tcAccIn <= 73) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) ##1 (accMuxOut >= 36) && (accMuxOut <= 48) && (accMuxSel == 3) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) ##1 (accMuxOut >= 36) && (accMuxOut <= 48) ##2 (accMuxSel == 10) ##1 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) ##1 (accMuxSel == 3) && (accMuxOut >= 36) && (accMuxOut <= 48) ##3 1) |-> (accMuxOut >= 182) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (immData == 226) ##2 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (aluOut == 207) ##2 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (uartDataIn == 117) ##2 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (aluOut == 126) ##2 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (tcLoadIn == 129) ##2 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (accMuxOut == 121) ##2 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (immData == 211) ##2 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (aluOut == 199) ##2 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (uartDataIn == 204) ##2 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (tcAccIn == 176) ##2 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (immData == 76) ##2 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (uartStatIn == 44) ##2 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (accMuxSel >= 0) && (accMuxSel <= 4) ##2 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (accMuxOut >= 51) && (accMuxOut <= 102) ##2 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (uartDataIn == 82) ##2 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (immData == 51) ##2 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (uartStatIn == 241) ##2 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (aluOut == 211) ##2 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 60) && (tcAccIn <= 121) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (tcAccIn == 18) ##2 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (uartStatIn == 217) ##2 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (immData >= 19) && (immData <= 76) ##2 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (tcLoadIn == 9) ##2 1) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##1 (accMuxOut >= 90) && (accMuxOut <= 110) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 54) && (tcAccIn <= 109) ##1 (aluOut >= 184) && (aluOut <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (aluOut >= 148) && (aluOut <= 250) ##2 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 81) && (uartStatIn <= 161) && (uartDataIn >= 0) && (uartDataIn <= 50) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) && (uartStatIn >= 81) && (uartStatIn <= 161) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 102) ##1 (aluOut >= 184) && (aluOut <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 110) ##1 (aluOut >= 196) && (aluOut <= 250) ##2 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 66) && (uartStatIn <= 133) ##1 (aluOut >= 184) && (aluOut <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 152) && (immData <= 252) ##2 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##1 (accMuxOut >= 90) && (accMuxOut <= 110) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (accMuxOut >= 99) && (accMuxOut <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 3) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##1 (accMuxOut >= 90) && (accMuxOut <= 110) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 59) && (aluOut <= 119) ##1 (accMuxOut >= 45) && (accMuxOut <= 72) ##2 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 255) ##1 (accMuxOut >= 90) && (accMuxOut <= 110) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 124) && (tcAccIn <= 254) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 165) && (tcAccIn <= 208) ##1 (accMuxOut >= 90) && (accMuxOut <= 110) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15) ##3 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (accMuxOut >= 95) && (accMuxOut <= 252) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 255) ##1 (immData >= 127) && (immData <= 190) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 123) && (uartDataIn >= 0) && (uartDataIn <= 50) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) && (uartStatIn >= 66) && (uartStatIn <= 133) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 77) && (uartDataIn >= 0) && (uartDataIn <= 50) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 68) && (uartDataIn >= 0) && (uartDataIn <= 50) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 170) && (tcAccIn <= 255) ##1 (accMuxOut >= 90) && (accMuxOut <= 110) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) && (uartStatIn >= 57) && (uartStatIn <= 109) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 8) && (immData <= 44) ##2 (immData == 157) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 57) && (uartStatIn <= 109) && (uartDataIn >= 0) && (uartDataIn <= 50) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 66) && (uartStatIn <= 133) && (uartDataIn >= 0) && (uartDataIn <= 50) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (immData == 36) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (immData == 231) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (uartStatIn == 153) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (aluOut == 207) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 12) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (uartDataIn == 248) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (immData == 145) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (tcAccIn == 121) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (tcLoadIn == 251) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (uartDataIn == 193) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##3 (accMuxOut >= 34) && (accMuxOut <= 36) && (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 72) && (accMuxOut <= 127));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 86) ##1 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (tcLoadIn == 14) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (aluOut == 68) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (uartStatIn == 9) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (aluOut == 86) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (aluOut == 102) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (tcLoadIn == 220) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (uartStatIn == 154) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (tcAccIn == 185) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (uartStatIn == 157) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (immData == 42) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (uartStatIn == 171) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (uartDataIn == 40) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (tcAccIn == 154) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (tcAccIn == 155) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (uartDataIn == 14) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (uartDataIn == 206) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (tcLoadIn == 34) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (aluOut == 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 42) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (immData == 114) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) && (tcAccIn == 255) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 125) && (tcAccIn <= 254) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 102) && (uartDataIn >= 0) && (uartDataIn <= 50) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 54) && (tcAccIn <= 109) && (uartDataIn >= 0) && (uartDataIn <= 50) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11) ##4 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 138) && (uartDataIn <= 255) ##1 (immData >= 127) && (immData <= 190) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (uartDataIn >= 4) && (uartDataIn <= 126) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 175) && (uartStatIn <= 253) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 157) && (tcAccIn <= 207) ##1 (accMuxOut >= 90) && (accMuxOut <= 110) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 128) && (immData <= 255) && (uartDataIn >= 0) && (uartDataIn <= 50) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 191) && (uartStatIn <= 255) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##2 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (accMuxOut >= 145) && (accMuxOut <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 167) && (immData <= 255) && (uartDataIn >= 0) && (uartDataIn <= 50) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##2 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 8) && (accMuxSel <= 15) ##3 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (uartDataIn >= 2) && (uartDataIn <= 133) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (tcLoadIn >= 113) && (tcLoadIn <= 249) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 124) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 187) && (uartStatIn <= 255) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (aluOut >= 174) && (aluOut <= 255) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) ##1 (uartStatIn == 78)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (tcAccIn >= 98) && (tcAccIn <= 177) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) ##1 (uartDataIn == 103)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (immData >= 0) && (immData <= 73) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (aluOut >= 184) && (aluOut <= 222) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) ##1 (aluOut == 112)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) ##1 (tcLoadIn == 101)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) ##1 (tcLoadIn == 125)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) ##1 (tcLoadIn == 137)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) ##1 (immData == 218)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) ##1 (tcLoadIn == 184)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 220) && (aluOut <= 237) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) ##1 (immData == 112)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) ##1 (tcAccIn == 82)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) ##1 (tcAccIn == 7)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) ##1 (uartDataIn == 80)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) ##1 (uartStatIn == 82)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) ##1 (tcAccIn == 154)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) ##1 (uartDataIn == 216)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) ##1 (tcAccIn == 36)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) ##1 (immData == 49)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) ##1 (uartDataIn == 197)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) ##1 (tcLoadIn == 10)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (aluOut >= 168) && (aluOut <= 255) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) ##1 (aluOut == 98)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) ##1 (immData == 152)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) ##1 (uartStatIn == 150)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) ##1 (aluOut == 253)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 46) ##1 (aluOut == 240)) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 4) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 72) && (tcLoadIn <= 137) ##2 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (immData >= 0) && (immData <= 69) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 120) && (aluOut <= 186) ##2 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 77) && (tcAccIn <= 118) ##2 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (immData >= 0) && (immData <= 122) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 86) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##4 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 60) ##3 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 151) && (uartDataIn <= 203) ##3 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 24) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (aluOut >= 164) && (aluOut <= 254) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 179) && (accMuxOut <= 218) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (tcLoadIn >= 121) && (tcLoadIn <= 249) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (uartDataIn >= 2) && (uartDataIn <= 77) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 123) && (uartDataIn >= 0) && (uartDataIn <= 50) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (tcAccIn >= 157) && (tcAccIn <= 208) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (aluOut >= 213) && (aluOut <= 254) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (uartDataIn >= 2) && (uartDataIn <= 63) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (immData >= 131) && (immData <= 254) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (uartStatIn >= 166) && (uartStatIn <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 5) && (accMuxSel <= 8) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (immData >= 34) && (immData <= 82) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (tcLoadIn >= 175) && (tcLoadIn <= 252) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 120) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (tcLoadIn >= 184) && (tcLoadIn <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (uartStatIn >= 161) && (uartStatIn <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 167) ##2 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (tcAccIn >= 168) && (tcAccIn <= 212) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (uartStatIn >= 133) && (uartStatIn <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 11) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (uartDataIn >= 93) && (uartDataIn <= 168) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (uartDataIn >= 90) && (uartDataIn <= 168) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (accMuxOut >= 0) && (accMuxOut <= 221) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 72) && (tcLoadIn <= 137) ##2 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 63) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 178) && (uartDataIn <= 255) ##3 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (immData >= 114) && (immData <= 252) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 190) && (uartStatIn <= 255) ##1 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (tcAccIn >= 195) && (tcAccIn <= 255) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (accMuxOut >= 0) && (accMuxOut <= 252) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) && (accMuxSel == 0) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (uartDataIn >= 2) && (uartDataIn <= 56) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (accMuxOut >= 178) && (accMuxOut <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 202) && (uartStatIn <= 253) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (accMuxOut >= 207) && (accMuxOut <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 120) && (uartDataIn >= 0) && (uartDataIn <= 50) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (uartStatIn >= 126) && (uartStatIn <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 174) && (uartStatIn <= 255) ##3 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) && (uartStatIn >= 0) && (uartStatIn <= 120) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##3 (accMuxOut == 36) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (uartDataIn >= 103) && (uartDataIn <= 147) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) && (tcLoadIn == 150) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##1 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 66) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (accMuxOut >= 189) && (accMuxOut <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9) ##1 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (tcAccIn >= 2) && (tcAccIn <= 250) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (accMuxOut >= 193) && (accMuxOut <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 15) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (aluOut >= 211) && (aluOut <= 255) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (tcLoadIn >= 171) && (tcLoadIn <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 15) && (immData >= 127) && (immData <= 190) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 55) ##3 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 205) && (uartDataIn <= 255) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (uartDataIn >= 103) && (uartDataIn <= 168) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##3 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (tcAccIn >= 127) && (tcAccIn <= 188) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 120) && (uartDataIn <= 185) ##4 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (tcAccIn >= 164) && (tcAccIn <= 255) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 165) ##2 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 82) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 82) && (uartStatIn <= 166) ##1 (immData >= 127) && (immData <= 190) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (tcAccIn >= 4) && (tcAccIn <= 250) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 195) && (uartStatIn <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (uartStatIn >= 189) && (uartStatIn <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 167) && (uartStatIn <= 255) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 88) && (uartDataIn >= 0) && (uartDataIn <= 50) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 99) && (uartDataIn <= 151) ##2 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 8) ##3 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (uartStatIn >= 182) && (uartStatIn <= 254) ##2 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##3 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9) ##2 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 133) && (uartDataIn <= 255) ##3 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 167) && (uartStatIn <= 255) ##3 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 5) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##3 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9) ##1 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##1 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##3 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 120) && (aluOut <= 186) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 128) && (aluOut <= 255) ##3 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 187) && (uartStatIn <= 255) ##3 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##2 (accMuxOut >= 0) && (accMuxOut <= 87) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##2 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (aluOut >= 129) && (aluOut <= 254) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 194) && (uartDataIn <= 255) ##3 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (immData >= 171) && (immData <= 254) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (aluOut >= 129) && (aluOut <= 255) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 156) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##2 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (immData >= 192) && (immData <= 254) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##2 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##1 (accMuxSel >= 7) && (accMuxSel <= 15) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 94) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##2 (accMuxOut >= 0) && (accMuxOut <= 47) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 9) ##2 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 229) && (uartDataIn <= 250) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##2 (accMuxOut >= 0) && (accMuxOut <= 56) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##1 (accMuxOut >= 0) && (accMuxOut <= 62) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 154) && (aluOut <= 204) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 59) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 86) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##2 (accMuxOut >= 0) && (accMuxOut <= 19) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 167) && (immData <= 255) ##3 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (tcAccIn >= 131) && (tcAccIn <= 250) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (immData >= 154) && (immData <= 205) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 255) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 195) && (uartDataIn <= 250) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (tcAccIn >= 135) && (tcAccIn <= 196) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##3 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (tcAccIn >= 151) && (tcAccIn <= 198) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 191) && (uartDataIn <= 255) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 128) && (aluOut <= 255) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 152) && (uartDataIn <= 205) ##4 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 8) && (accMuxSel <= 15) && (immData >= 127) && (immData <= 190) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##1 (uartDataIn >= 192) && (uartDataIn <= 255) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 210) && (uartStatIn <= 255) ##1 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 61) && (immData <= 122) ##1 (accMuxOut >= 45) && (accMuxOut <= 72) ##2 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (accMuxOut >= 150) && (accMuxOut <= 252) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##1 (uartDataIn >= 130) && (uartDataIn <= 255) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##1 (accMuxOut >= 0) && (accMuxOut <= 29) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 204) && (uartDataIn <= 255) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##1 (uartDataIn >= 2) && (uartDataIn <= 255) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##1 (accMuxOut >= 45) && (accMuxOut <= 72) ##2 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##1 (accMuxSel >= 8) && (accMuxSel <= 15) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 61) && (tcLoadIn <= 123) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 35) && (tcAccIn <= 71) ##1 (accMuxOut >= 45) && (accMuxOut <= 72) ##2 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##1 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##3 (accMuxSel == 0) && (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (tcAccIn >= 143) && (tcAccIn <= 250) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 49) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 91) && (uartStatIn <= 171) ##1 (immData >= 127) && (immData <= 190) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##1 (uartDataIn >= 175) && (uartDataIn <= 255) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 84) && (tcAccIn <= 166) ##2 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 156) ##2 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##1 (accMuxOut >= 0) && (accMuxOut <= 21) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 27) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (immData >= 168) && (immData <= 207) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (uartStatIn >= 3) && (uartStatIn <= 76) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##2 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 80) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##3 (accMuxOut >= 212) && (accMuxOut <= 216) && (accMuxSel == 0)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 116) && (immData <= 156) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 190) && (uartStatIn <= 255) ##3 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 163) && (immData <= 164) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 164) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##2 (immData >= 187) && (immData <= 254) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 220) && (uartStatIn <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##2 (immData >= 172) && (immData <= 254) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) && (uartDataIn >= 81) && (uartDataIn <= 164) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 80) && (tcAccIn <= 164) ##2 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 169) && (uartStatIn <= 255) ##1 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 165) && (uartStatIn <= 208) ##1 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 3) && (accMuxSel <= 5) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 54) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) && (aluOut >= 179) && (aluOut <= 254) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 179) && (aluOut <= 254) && (immData >= 127) && (immData <= 190) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 109) && (uartDataIn <= 157) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##1 (accMuxSel >= 11) && (accMuxSel <= 15) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 32) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##1 (accMuxSel >= 10) && (accMuxSel <= 15) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 7) ##4 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##3 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 68) && (tcLoadIn <= 123) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 6) ##4 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 31) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 126) && (uartStatIn <= 255) ##3 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 77) && (tcLoadIn <= 123) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 61) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 5) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 67) ##2 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 40) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 100) && (uartDataIn <= 157) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 48) && (uartDataIn <= 100) ##2 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 188) ##2 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##1 (uartStatIn >= 0) && (uartStatIn <= 86) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (uartStatIn >= 3) && (uartStatIn <= 121) ##1 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 167) ##4 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 126) && (immData <= 255) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 15) ##4 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##2 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 156) && (aluOut <= 206) ##4 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##1 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 82) ##3 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 80) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 83) && (uartDataIn <= 157) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 15) ##2 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (immData == 36) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcLoadIn == 124) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 81) && (uartDataIn <= 167) ##4 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (immData >= 142) && (immData <= 164) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (uartDataIn == 60) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (uartDataIn == 95) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (uartDataIn == 186) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 72) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (uartStatIn == 47) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 208) && (aluOut <= 255) ##1 (accMuxOut >= 90) && (accMuxOut <= 110) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (uartDataIn == 33) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcAccIn == 4) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (uartStatIn == 191) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (uartDataIn == 10) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (uartDataIn == 34) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (uartDataIn == 206) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (uartStatIn == 150) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcAccIn >= 84) && (tcAccIn <= 115) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (tcAccIn == 255) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (tcAccIn == 251) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (tcAccIn == 220) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcAccIn == 232) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (uartStatIn == 146) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (aluOut == 252) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (immData == 32) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##2 (immData >= 125) && (immData <= 254) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (tcLoadIn == 229) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (aluOut == 39) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcAccIn == 13) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (uartDataIn == 53) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (tcLoadIn == 171) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 54) ##2 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) ##2 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcLoadIn == 65) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (uartStatIn >= 150) && (uartStatIn <= 246) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##1 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcLoadIn == 58) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (immData == 148) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (immData == 103) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (immData == 72) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcLoadIn == 113) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 8) && (accMuxSel <= 15) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcAccIn >= 102) && (tcAccIn <= 106) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 82) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (immData == 163) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (uartStatIn == 200) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (uartStatIn >= 174) && (uartStatIn <= 200) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (aluOut == 57) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 82) ##1 (accMuxOut >= 45) && (accMuxOut <= 72) ##2 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##2 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (immData == 69) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (aluOut == 252) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 106) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (aluOut == 137) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcAccIn == 106) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (uartDataIn == 156) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 106) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (tcAccIn == 152) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 115) && (tcAccIn <= 162) ##2 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (immData >= 160) && (immData <= 183) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 3) && (accMuxSel <= 4) ##3 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 202) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (aluOut == 102) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 72) && (tcLoadIn <= 137) ##2 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 69) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (aluOut == 15) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 60) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 118) && (tcAccIn <= 162) ##2 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (aluOut == 239) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (immData == 252) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 60) && (uartStatIn <= 123) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (aluOut == 215) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 170) && (tcAccIn <= 255) ##2 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (uartStatIn == 27) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcAccIn >= 98) && (tcAccIn <= 106) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 224) && (aluOut <= 238) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (uartStatIn == 115) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 52) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (uartStatIn >= 136) && (uartStatIn <= 246) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (aluOut == 163) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (tcLoadIn == 243) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (uartStatIn == 219) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 49) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (immData == 70) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 86) && (tcLoadIn <= 123) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 84) && (immData <= 168) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 84) && (uartDataIn <= 164) ##4 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (immData == 6) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (immData == 110) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 80) ##2 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (aluOut == 97) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##3 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (uartStatIn >= 174) && (uartStatIn <= 246) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (uartStatIn == 136) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (uartDataIn == 170) ##1 1) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 5) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##2 (accMuxSel >= 8) && (accMuxSel <= 15) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcLoadIn == 129) ##4 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 137) && (aluOut <= 255) && (immData >= 127) && (immData <= 190) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) && (aluOut >= 163) && (aluOut <= 255) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 5) ##3 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcLoadIn >= 56) && (tcLoadIn <= 78) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (aluOut >= 69) && (aluOut <= 97) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcLoadIn >= 56) && (tcLoadIn <= 65) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcLoadIn >= 42) && (tcLoadIn <= 65) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 81) && (tcLoadIn <= 123) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 129) && (immData <= 255) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (tcAccIn >= 53) && (tcAccIn <= 101) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 11) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (uartDataIn >= 156) && (uartDataIn <= 237) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##1 (accMuxOut >= 45) && (accMuxOut <= 72) ##2 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (aluOut >= 167) && (aluOut <= 255) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcLoadIn >= 47) && (tcLoadIn <= 81) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 110) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 126) && (uartStatIn <= 255) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##2 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##2 (uartStatIn >= 92) && (uartStatIn <= 178) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 104) && (aluOut <= 155) ##2 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (accMuxSel >= 3) && (accMuxSel <= 5) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 128) && (uartStatIn <= 253) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (accMuxSel >= 3) && (accMuxSel <= 4) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 163) && (aluOut <= 255) && (immData >= 127) && (immData <= 190) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 108) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcAccIn >= 84) && (tcAccIn <= 127) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 121) && (tcAccIn <= 254) ##3 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (aluOut >= 90) && (aluOut <= 97) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcLoadIn >= 56) && (tcLoadIn <= 58) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 156) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcLoadIn >= 20) && (tcLoadIn <= 78) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcLoadIn >= 5) && (tcLoadIn <= 65) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 111) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) && (aluOut >= 137) && (aluOut <= 255) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 140) && (immData <= 252) ##2 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 108) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (uartDataIn >= 156) && (uartDataIn <= 200) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) && (tcLoadIn >= 2) && (tcLoadIn <= 81) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (accMuxSel == 14) && (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (aluOut == 112)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (aluOut == 65)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (immData == 152)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (uartStatIn == 8)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (aluOut == 247)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (tcAccIn == 233) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) && (uartDataIn >= 95) && (uartDataIn <= 180) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 108)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (tcLoadIn == 250) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (accMuxSel >= 4) && (accMuxSel <= 5) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (uartStatIn == 160) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (accMuxSel >= 3) && (accMuxSel <= 5) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (accMuxSel == 5) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (uartDataIn >= 171) && (uartDataIn <= 250) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 79) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (uartStatIn == 114)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) && (tcLoadIn >= 0) && (tcLoadIn <= 81) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (immData == 187) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (uartDataIn == 219)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (immData == 21)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 56)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (aluOut == 16) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (immData == 6)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (uartDataIn == 78)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 200) && (aluOut <= 255) && (immData >= 127) && (immData <= 190) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) && (aluOut >= 200) && (aluOut <= 255) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (uartDataIn == 216)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 203) && (aluOut <= 254) && (immData >= 127) && (immData <= 190) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 240) && (accMuxOut <= 242) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) && (aluOut >= 203) && (aluOut <= 254) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (aluOut == 81)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 227)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 73) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##1 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (immData >= 69) && (immData <= 114) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (aluOut == 132)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (uartStatIn == 150)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (aluOut == 174)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (immData >= 57) && (immData <= 142) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 165) && (tcAccIn <= 255) ##3 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (immData == 195)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (accMuxSel >= 2) && (accMuxSel <= 5) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (uartDataIn == 115) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 240) && (accMuxOut <= 245) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9) ##2 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (accMuxSel == 4)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (aluOut >= 15) && (aluOut <= 103) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) && (aluOut >= 145) && (aluOut <= 254) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (immData == 252)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (aluOut == 227)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 125)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##2 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (immData == 39)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (uartDataIn == 50)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 46) && (aluOut <= 94) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (aluOut >= 39) && (aluOut <= 137) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##1 (accMuxOut >= 117) && (accMuxOut <= 157) && (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 105) && (immData <= 151) ##3 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 92) && (tcAccIn <= 121) ##3 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 130) ##2 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (aluOut >= 15) && (aluOut <= 137) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (immData >= 57) && (immData <= 119) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcAccIn >= 84) && (tcAccIn <= 148) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (uartStatIn == 181)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (aluOut == 177)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (aluOut >= 39) && (aluOut <= 97) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcAccIn >= 98) && (tcAccIn <= 148) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (uartDataIn == 162)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 180) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 189) ##3 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) ##1 (uartStatIn == 98)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 72) && (aluOut >= 163) && (aluOut <= 255) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (immData >= 160) && (immData <= 252) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 145) && (aluOut <= 254) && (immData >= 127) && (immData <= 190) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (immData == 231) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcLoadIn >= 5) && (tcLoadIn <= 129) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (immData == 235) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 241) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 54) ##1 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 255) ##2 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (uartDataIn == 210) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 108) && (tcLoadIn <= 176) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 31) ##2 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcLoadIn == 213)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 49) ##2 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcLoadIn >= 20) && (tcLoadIn <= 129) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (immData == 119) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (accMuxOut == 0) && (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (tcLoadIn == 175) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (immData == 251)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 64) && (tcAccIn <= 97) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 241) && (accMuxOut <= 245) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (uartStatIn == 160)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (accMuxOut == 250)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (immData == 187)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (aluOut == 251) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (uartStatIn == 196)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##2 (aluOut >= 86) && (aluOut <= 171) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcLoadIn == 0)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (immData >= 0) && (immData <= 119) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 191)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 188) && (tcAccIn <= 255) ##3 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 122) && (uartStatIn <= 187) ##3 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (tcAccIn >= 98) && (tcAccIn <= 237) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (tcAccIn == 91) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (aluOut == 236) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (aluOut == 91) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (accMuxOut == 251)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (tcLoadIn == 27) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (immData == 40) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 10) && (uartDataIn <= 117) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (uartDataIn == 63)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (uartDataIn == 158) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 72) && (tcLoadIn <= 137) ##1 (accMuxOut >= 45) && (accMuxOut <= 72) ##2 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (uartStatIn == 157)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 192) ##3 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (aluOut >= 168) && (aluOut <= 219) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (tcLoadIn == 30) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (uartDataIn == 107)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 87) && (immData <= 171) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (uartStatIn == 241) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcLoadIn == 250)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (immData == 192)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (uartStatIn == 209)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) && (accMuxSel >= 2) && (accMuxSel <= 5) ##1 (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (tcLoadIn == 111) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 233)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcLoadIn == 181)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 66) ##2 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (immData == 171)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (uartDataIn == 61)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (uartDataIn == 230) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 160) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (uartStatIn == 115)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (tcAccIn == 25) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (immData == 224)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (aluOut == 185) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (uartDataIn == 244)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 56)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (uartDataIn == 139) ##1 1) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 187) && (tcAccIn <= 254) ##3 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (aluOut == 98)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (uartDataIn == 23) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (tcLoadIn == 63) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 196) && (aluOut <= 255) ##1 (accMuxOut >= 90) && (accMuxOut <= 110) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (uartDataIn == 45)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 103) && (aluOut <= 167) ##3 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (immData == 213)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (uartStatIn == 131)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (aluOut == 117)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (tcAccIn == 245)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (uartDataIn == 247)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (tcAccIn == 250)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 3) && (uartStatIn <= 118) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##2 (accMuxSel >= 10) && (accMuxSel <= 15) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 67) ##2 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 205) && (uartDataIn <= 255) ##1 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 190) && (aluOut <= 255) ##1 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (aluOut == 250)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (tcAccIn == 251)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (tcLoadIn == 191)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) ##2 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (immData == 13)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##1 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 187) && (uartStatIn <= 255) ##1 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (uartStatIn == 107)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 116) && (immData <= 142) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (uartDataIn == 112)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (tcLoadIn == 51)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (uartDataIn == 72)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (immData == 48)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (uartDataIn == 206)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (tcAccIn == 234) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (uartDataIn == 211)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (uartDataIn == 212)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 255) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (tcAccIn == 249)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (uartStatIn == 220)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (aluOut == 244)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 76) && (aluOut <= 159) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 214)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (immData == 230)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (uartDataIn == 79)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (aluOut == 238) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (aluOut == 231)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (aluOut == 215)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 57) && (uartDataIn <= 112) ##3 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (immData == 17)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (uartStatIn == 100)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (immData == 0)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (accMuxOut == 238) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (accMuxSel == 1) ##3 (accMuxSel == 3)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 73) && (accMuxOut <= 134) ##1 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (tcLoadIn == 41)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 240)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (tcAccIn == 159)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (aluOut == 7)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (uartStatIn == 203)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (uartStatIn == 195) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (aluOut == 32)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 167) && (aluOut <= 255) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (immData == 210)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 52) && (aluOut <= 101) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (immData == 136)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (accMuxSel == 1) ##2 (accMuxSel == 4) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (aluOut == 21)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##2 (accMuxSel >= 12) && (accMuxSel <= 15) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (uartStatIn == 222)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 45) ##2 (aluOut >= 205) && (aluOut <= 255) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 212)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (uartDataIn == 13)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 170) && (aluOut <= 255) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (immData == 170) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (aluOut == 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 83) && (aluOut <= 168) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (aluOut == 95)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (accMuxSel == 1) ##1 (accMuxSel == 6) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (uartStatIn == 142)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (uartStatIn == 61)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (uartStatIn == 145)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 216) && (immData == 255)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##4 (tcLoadIn == 182)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##1 (accMuxOut >= 45) && (accMuxOut <= 72) ##2 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (uartDataIn == 133) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 155) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (tcAccIn == 98) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 53) && (aluOut <= 103) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 157) && (tcAccIn <= 205) ##2 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 108) && (tcAccIn <= 176) ##1 (tcAccIn >= 42) && (tcAccIn <= 243) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 92) && (accMuxOut <= 150) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 8) && (accMuxSel <= 11) && (immData >= 127) && (immData <= 190) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 120) && (aluOut <= 186) ##1 (immData >= 127) && (immData <= 190) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (aluOut == 250) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (immData == 123) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (accMuxOut == 101) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##3 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (tcAccIn == 104) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (aluOut >= 185) && (aluOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (uartStatIn == 186) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) && (aluOut >= 13) && (aluOut <= 90) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (uartStatIn == 56) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##2 (uartDataIn >= 169) && (uartDataIn <= 255) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 157) ##2 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 157) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (tcLoadIn == 192) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##2 (uartStatIn >= 135) && (uartStatIn <= 194) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (uartStatIn == 52) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (immData == 107) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (immData == 25) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 73) && (accMuxOut <= 131) ##2 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##1 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 84) && (immData <= 119) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (immData == 213) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 160) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##2 (uartDataIn >= 191) && (uartDataIn <= 255) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##2 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##2 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (tcAccIn == 35) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 103) && (tcLoadIn <= 123) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (tcLoadIn == 239) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (aluOut == 150) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (uartStatIn == 166) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (uartDataIn == 197) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 2) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (tcAccIn == 78) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 251) && (aluOut >= 168) && (aluOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##1 (tcLoadIn == 42) ##3 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (uartStatIn == 139) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (tcAccIn == 167) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (uartDataIn == 94) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (tcAccIn == 81) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##3 (uartDataIn == 175)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##3 (uartDataIn == 87)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (tcLoadIn == 224) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (aluOut == 221) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (aluOut == 250) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 167) && (immData <= 255) ##1 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##3 (tcLoadIn == 159)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##3 (tcLoadIn == 70)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 113) && (uartStatIn <= 163) ##2 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##3 (tcAccIn == 239)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (accMuxOut >= 0) && (accMuxOut <= 49) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (immData == 198) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (immData == 169) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (immData == 108) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (uartStatIn == 175) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 165) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (uartStatIn == 88) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##3 (immData == 95)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (uartDataIn == 216) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (tcAccIn >= 108) && (tcAccIn <= 176) ##2 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 126) && (aluOut <= 190) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 81) ##1 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (uartStatIn == 35) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (tcLoadIn == 174) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (tcLoadIn == 47) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (tcLoadIn == 135) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (uartDataIn == 104) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##3 (tcLoadIn == 68)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (aluOut == 141) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (uartDataIn == 232) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (aluOut == 208) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (uartStatIn == 233) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##3 (uartStatIn == 37)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##3 (uartDataIn == 164)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (tcAccIn == 185) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (uartStatIn == 52) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##3 (uartStatIn == 146)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (accMuxSel == 12) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##3 (uartStatIn == 20)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (uartDataIn == 135) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (tcLoadIn == 164) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (aluOut == 84) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (uartDataIn == 200) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (accMuxOut == 233) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (aluOut == 177) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (accMuxOut == 129) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##3 (immData == 219)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (tcAccIn == 220) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (accMuxSel == 7) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (aluOut == 195) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (immData == 165) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (immData == 33) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 85) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (uartStatIn == 246) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 130) ##3 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##3 (immData == 13)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 54) && (uartDataIn <= 104) ##1 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (immData == 82) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (uartStatIn == 42) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (accMuxOut == 88) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##3 (immData == 148)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 155) ##1 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##3 (uartStatIn == 90)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 4) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (immData == 176) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##3 (tcLoadIn == 170)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (uartDataIn == 88) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 48) && (uartDataIn <= 90) ##2 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (aluOut == 153) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 75) && (immData <= 119) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##3 (tcAccIn == 200)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (tcAccIn == 246) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 130) ##2 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (tcAccIn == 129) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (tcLoadIn == 111) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (tcAccIn == 225) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (tcLoadIn == 20) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##3 (uartStatIn == 72)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##3 (tcAccIn == 108)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (tcLoadIn == 8) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (immData == 201) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (uartDataIn == 69) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##3 (tcLoadIn == 254)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (accMuxSel == 5) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (tcAccIn == 37) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (uartStatIn == 78) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (uartDataIn == 161) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 205) && (aluOut <= 255) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) && (accMuxSel == 0) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##2 (accMuxOut == 167) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 254) ##3 (accMuxOut >= 34) && (accMuxOut <= 46) ##1 1) |-> (accMuxOut >= 55) && (accMuxOut <= 155));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##2 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 126) && (immData <= 184) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (immData == 144) ##2 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##3 (immData == 81)) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (uartDataIn == 194) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 101) && (aluOut >= 205) && (aluOut <= 255) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 8) && (immData <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (tcAccIn >= 186) && (tcAccIn <= 254) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (aluOut == 57) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (uartStatIn == 45) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (tcLoadIn == 229) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (uartStatIn >= 214) && (uartStatIn <= 248) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 41) ##2 (aluOut >= 205) && (aluOut <= 255) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (immData == 110) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (tcAccIn == 155) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 67) && (uartDataIn <= 131) ##1 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (tcAccIn == 251) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 58) && (aluOut >= 205) && (aluOut <= 255) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (accMuxOut >= 0) && (accMuxOut <= 10) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) && (uartStatIn >= 128) && (uartStatIn <= 196) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19) ##1 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 137) && (aluOut <= 194) ##1 (immData >= 127) && (immData <= 190) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 125) && (aluOut <= 189) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 202) && (tcAccIn <= 254) ##3 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 81) ##1 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (tcLoadIn >= 180) && (tcLoadIn <= 201) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (uartDataIn == 10) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 206) && (tcAccIn <= 255) ##3 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (accMuxOut == 0) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (accMuxOut == 198) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) && (tcAccIn >= 86) && (tcAccIn <= 126) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) && (aluOut >= 13) && (aluOut <= 67) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##2 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##1 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 169) && (tcAccIn <= 254) ##3 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 107) && (aluOut <= 176) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (uartDataIn >= 8) && (uartDataIn <= 55) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (tcAccIn >= 232) && (tcAccIn <= 254) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (immData == 198) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (uartDataIn >= 8) && (uartDataIn <= 69) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (uartStatIn == 118) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 72) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (uartDataIn == 57) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 176) && (aluOut <= 248) ##4 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##3 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 62) && (immData <= 122) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##3 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##2 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (aluOut == 177) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (uartDataIn == 100) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 202) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (uartStatIn == 147) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (tcAccIn == 241) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (uartStatIn == 0) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 140) && (tcLoadIn <= 176) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (tcLoadIn == 165) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (uartStatIn == 251) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (uartStatIn == 147) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (aluOut == 42) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (tcAccIn == 143) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (uartDataIn == 61) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (aluOut == 132) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (tcAccIn == 85) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (aluOut == 111) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (tcAccIn == 108) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (aluOut == 132) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (uartDataIn == 131) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (uartDataIn == 62) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (immData == 252) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (immData == 247) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (uartDataIn == 10) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (immData == 195) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (immData == 57) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (uartDataIn == 56) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (uartDataIn >= 8) && (uartDataIn <= 94) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (tcLoadIn >= 126) && (tcLoadIn <= 201) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (uartStatIn == 28) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (uartStatIn == 70) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##1 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (accMuxSel == 4) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (tcAccIn == 79) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##2 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 62) ##2 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##1 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 72) ##2 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 195) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (tcLoadIn == 229) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (uartStatIn == 186) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (immData == 242) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (tcLoadIn == 180) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (uartStatIn == 73) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 86) ##1 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 56) && (uartDataIn <= 65) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 53) ##2 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (accMuxOut == 197) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (uartStatIn == 218) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (accMuxSel == 8) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (uartDataIn == 123) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (uartStatIn >= 178) && (uartStatIn <= 248) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 100) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (tcLoadIn == 126) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (tcAccIn == 43) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (uartDataIn == 219) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (tcLoadIn == 189) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (uartStatIn >= 7) && (uartStatIn <= 25) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (accMuxOut == 56) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (tcAccIn == 111) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (aluOut == 79) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (immData == 79) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (aluOut >= 182) && (aluOut <= 255) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 26) && (accMuxOut <= 77) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 117) ##1 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (immData == 101) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (tcAccIn == 49) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##2 (accMuxOut == 0) ##2 (accMuxSel == 3)) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (tcAccIn == 234) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (tcLoadIn == 117) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (uartStatIn == 21) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (uartDataIn == 53) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (tcLoadIn == 160) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (aluOut == 139) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (accMuxOut == 21) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 189) && (immData <= 255) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (immData == 3) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 108) && (aluOut <= 159) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (aluOut == 197) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 56) ##1 (accMuxOut >= 45) && (accMuxOut <= 72) ##2 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (tcAccIn == 86) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (aluOut == 182) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (aluOut == 167) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (immData == 232) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (tcLoadIn == 243) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (uartDataIn == 8) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (immData >= 84) && (immData <= 161) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 117) ##3 (aluOut == 162) ##1 1) |-> (accMuxOut >= 157) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (uartStatIn >= 7) && (uartStatIn <= 57) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (uartStatIn >= 129) && (uartStatIn <= 251) ##2 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (accMuxOut == 154) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (tcAccIn == 110) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (aluOut == 142) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (tcLoadIn >= 4) && (tcLoadIn <= 201) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (immData == 72) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (immData == 90) ##2 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) && (tcAccIn >= 90) && (tcAccIn <= 133) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) && (immData == 63) ##3 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (tcLoadIn == 17) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (tcAccIn == 24) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (uartStatIn >= 146) && (uartStatIn <= 248) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (aluOut == 201) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (tcLoadIn == 162) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (immData == 248) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (tcLoadIn == 11) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (tcLoadIn == 225) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (tcLoadIn == 117) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##1 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 79) && (tcLoadIn <= 163) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 164) && (tcLoadIn <= 255) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (tcAccIn == 77) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (aluOut >= 5) && (aluOut <= 120) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 40) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 66) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (tcAccIn == 218) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (tcLoadIn == 142) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (immData == 24) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (uartDataIn == 6) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (uartDataIn == 32) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 12) && (accMuxSel <= 15) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 80) && (uartStatIn <= 165) ##2 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (tcLoadIn == 14) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 8) && (immData <= 47) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##1 (aluOut >= 205) && (aluOut <= 255) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (uartStatIn == 214) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (uartStatIn == 75) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (tcAccIn == 80) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (uartDataIn == 35) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (aluOut == 53) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) && (immData >= 6) && (immData <= 114) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (uartStatIn == 180) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (uartStatIn == 146) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (uartStatIn == 82) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (uartStatIn == 33) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (aluOut >= 162) && (aluOut <= 255) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (aluOut == 25) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (aluOut == 44) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (uartStatIn == 1) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 49) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 211) && (tcAccIn <= 254) ##3 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 54) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (immData == 229) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 72) ##1 (aluOut >= 162) && (aluOut <= 211) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 1) && (accMuxSel <= 3) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (uartDataIn == 59) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (uartDataIn == 65) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (uartDataIn == 183) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (aluOut == 24) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (tcAccIn == 211) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 86) ##2 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (uartStatIn == 65) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (uartDataIn == 56) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (aluOut == 205) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (uartDataIn == 133) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 126) && (immData <= 255) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (tcAccIn == 64) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 23) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 63) && (immData <= 119) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 140) && (accMuxOut <= 178) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (tcAccIn == 236) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (tcAccIn == 81) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (immData == 101) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (immData == 44) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (immData == 134) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (immData == 23) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (tcAccIn >= 64) && (tcAccIn <= 133) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 82) && (uartStatIn <= 166) ##3 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) && (immData >= 6) && (immData <= 100) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 119) && (immData <= 157) ##4 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (aluOut == 19) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (aluOut == 17) ##1 1) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 84) && (immData <= 100) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 99) && (uartDataIn <= 150) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 43) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11) ##2 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 108) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 79) ##2 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 124) && (aluOut <= 165) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 17) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 5) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (immData >= 8) && (immData <= 101) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 9) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 84) && (immData <= 143) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 61) && (immData <= 122) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##2 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) && (tcAccIn >= 62) && (tcAccIn <= 126) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##1 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 62) ##2 (aluOut >= 205) && (aluOut <= 255) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 6) ##2 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 156) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##1 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##2 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 92) && (aluOut <= 162) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 60) && (uartStatIn <= 123) ##1 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 208) && (tcLoadIn <= 251) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##1 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (uartStatIn == 69)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (uartStatIn >= 1) && (uartStatIn <= 248) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (uartStatIn == 38)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (uartDataIn == 115)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (accMuxSel == 4)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcLoadIn == 243)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (accMuxSel == 5)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (accMuxSel == 9)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (immData == 255)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (immData == 148)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcLoadIn == 57)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (uartStatIn == 217)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (uartStatIn == 4)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 150)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 32)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (uartDataIn == 200)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (uartDataIn == 177)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (immData == 8)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 160) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (uartDataIn == 45)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 12) && (accMuxSel <= 15) ##1 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 190)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (accMuxOut == 177)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 203) && (aluOut <= 255) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (uartStatIn == 215)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) && (tcAccIn >= 65) && (tcAccIn <= 129) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (accMuxSel == 14)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (immData == 173)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 30)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (immData == 190)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (uartStatIn == 41)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcLoadIn == 244)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) && (immData >= 6) && (immData <= 70) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 185) && (aluOut <= 193) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (immData == 226)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcLoadIn == 13)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 9) ##2 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcLoadIn == 216)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcLoadIn == 117)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcLoadIn == 112)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (uartDataIn == 19)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (accMuxOut == 215)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 130) && (immData <= 248) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 65) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 88)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 19)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3) ##3 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) && (tcAccIn >= 82) && (tcAccIn <= 160) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 135) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##1 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 83)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 255) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (immData == 7)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) && (tcLoadIn >= 99) && (tcLoadIn <= 162) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (uartStatIn == 77)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 255) ##1 (accMuxOut >= 90) && (accMuxOut <= 110) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 107) && (uartDataIn <= 148) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 193) && (immData <= 254) ##2 (tcLoadIn >= 85) && (tcLoadIn <= 165) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcLoadIn == 176)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (uartDataIn == 237)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 24) ##1 (uartDataIn == 32)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 19) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 32) && (immData <= 67) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 106) && (tcAccIn <= 168) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 1) && (immData <= 57) ##1 (immData >= 127) && (immData <= 190) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 48) && (uartDataIn <= 76) ##2 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 68) && (tcLoadIn <= 121) ##2 (tcLoadIn >= 0) && (tcLoadIn <= 126) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 206) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 198) && (immData <= 252) ##2 (tcLoadIn >= 85) && (tcLoadIn <= 165) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) && (tcLoadIn >= 164) && (tcLoadIn <= 192) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 53) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 81) ##1 (accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##2 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9) ##2 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 254) ##3 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 24) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 3) ##4 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 80) && (uartStatIn <= 165) ##2 (accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 131) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 192) ##2 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 125) && (aluOut <= 189) ##1 (accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##2 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##2 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 190) && (aluOut <= 255) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254) ##4 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 159) && (immData >= 64) && (immData <= 101) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (immData == 98)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (tcAccIn == 189)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (immData == 232)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (uartDataIn == 182)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (tcAccIn == 172)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (aluOut == 80)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (immData == 140)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (uartDataIn == 42)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (immData >= 169) && (immData <= 207) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) && (uartStatIn >= 64) && (uartStatIn <= 102) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) && (immData >= 6) && (immData <= 52) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (uartDataIn == 236)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 6) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (tcLoadIn == 10)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 79) && (uartStatIn <= 165) ##3 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (tcLoadIn == 93)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (uartDataIn == 244)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 95) && (aluOut <= 147) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 180) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (tcLoadIn == 208)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (immData == 162)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (immData == 94)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##4 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##4 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (uartStatIn == 233)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 58) && (uartStatIn <= 120) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) && (uartStatIn >= 6) && (uartStatIn <= 102) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (uartStatIn == 154)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (uartDataIn == 106)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (immData == 248)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 128) && (aluOut <= 255) ##1 (accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (tcAccIn == 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (tcLoadIn == 197)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (uartDataIn == 125)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 33) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (tcLoadIn == 13)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (tcAccIn >= 2) && (tcAccIn <= 66) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (immData == 114)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (uartDataIn == 94)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 184)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 189)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (immData == 9)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 98) && (uartDataIn <= 146) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (uartStatIn == 244)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (uartDataIn == 0)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (aluOut == 19)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 86) ##1 (accMuxOut >= 45) && (accMuxOut <= 72) ##2 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (uartStatIn == 84)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (tcAccIn == 124)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (tcLoadIn == 126)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (tcLoadIn == 24)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 159) && (uartDataIn >= 143) && (uartDataIn <= 193) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 207) && (accMuxOut <= 254) ##4 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (immData == 111)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (aluOut == 2)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (uartStatIn == 168)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (aluOut == 79)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (uartDataIn == 20)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (tcLoadIn == 65)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 74)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (tcLoadIn == 198)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (uartDataIn == 200)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (immData == 28)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (immData == 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (uartDataIn == 173)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (tcLoadIn == 101)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (uartStatIn == 173)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (uartStatIn == 184)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (uartStatIn == 87)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 70)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##2 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (immData == 247)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 61) && (immData <= 123) ##1 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (uartStatIn == 83)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (tcAccIn == 136)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 201) && (uartDataIn == 143)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 90) && (uartStatIn == 40)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 166) && (immData <= 255) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (tcLoadIn >= 148) && (tcLoadIn <= 229) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) && (uartStatIn >= 64) && (uartStatIn <= 135) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 151) && (accMuxOut <= 205) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##2 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##2 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15) ##1 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 54) ##2 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (accMuxOut >= 26) && (accMuxOut <= 57) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (tcAccIn >= 2) && (tcAccIn <= 91) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 99) && (uartDataIn <= 151) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 8) && (accMuxSel <= 15) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 61) && (immData <= 122) ##2 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 60) && (uartStatIn <= 123) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##1 (accMuxOut >= 45) && (accMuxOut <= 72) ##2 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##1 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 202) && (tcAccIn <= 255) ##4 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##2 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 180) && (tcLoadIn <= 255) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (tcAccIn >= 15) && (tcAccIn <= 28) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 9) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 107) && (uartDataIn <= 156) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 131) && (tcLoadIn <= 255) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (uartStatIn >= 176) && (uartStatIn <= 212) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 3) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 101) && (uartDataIn <= 151) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 222) && (aluOut <= 237) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 133) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 186) && (tcLoadIn <= 255) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 82) && (uartStatIn <= 166) ##1 (accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 35) && (tcAccIn <= 71) ##1 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (tcLoadIn >= 148) && (tcLoadIn <= 185) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (tcAccIn >= 2) && (tcAccIn <= 54) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 59) ##2 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 127) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 140) && (accMuxOut <= 178) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##4 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 254) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) && (tcLoadIn >= 115) && (tcLoadIn <= 192) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##1 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 83) && (immData <= 166) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##1 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 85) && (immData <= 171) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##2 (tcLoadIn >= 85) && (tcLoadIn <= 165) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (tcAccIn >= 2) && (tcAccIn <= 123) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 83) && (uartDataIn <= 167) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##1 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##2 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 2) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 159) && (tcLoadIn >= 105) && (tcLoadIn <= 154) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 99) && (uartDataIn <= 151) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (tcAccIn >= 2) && (tcAccIn <= 28) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 95) && (uartDataIn <= 143) ##3 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) && (accMuxSel >= 1) && (accMuxSel <= 2) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 130) ##1 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) && (tcLoadIn >= 115) && (tcLoadIn <= 243) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 80) && (uartStatIn <= 165) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (accMuxSel >= 0) && (accMuxSel <= 6) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (immData >= 169) && (immData <= 255) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (tcAccIn >= 2) && (tcAccIn <= 48) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 105) && (uartDataIn <= 156) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 99) && (immData <= 182) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 1) && (accMuxSel <= 2) && (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (uartStatIn >= 130) && (uartStatIn <= 254) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 5) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (aluOut == 110) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (aluOut >= 107) && (aluOut <= 147) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 82) && (immData <= 166) ##3 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (uartDataIn == 35) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (uartStatIn >= 212) && (uartStatIn <= 249) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (accMuxSel >= 0) && (accMuxSel <= 7) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 124) && (tcAccIn <= 255) ##3 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 11) ##2 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##2 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 207) && (immData <= 251) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (tcLoadIn == 117) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (immData == 34) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 159) && (tcLoadIn >= 126) && (tcLoadIn <= 164) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 108) && (tcLoadIn <= 186) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 103) && (aluOut <= 153) ##2 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (uartStatIn == 255) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 159) && (tcAccIn >= 94) && (tcAccIn <= 174) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 159) && (uartDataIn >= 143) && (uartDataIn <= 254) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 159) && (tcLoadIn >= 126) && (tcLoadIn <= 154) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 79) ##1 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 139) && (aluOut <= 194) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 159) && (uartStatIn >= 0) && (uartStatIn <= 107) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (tcAccIn == 77) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (tcLoadIn == 179) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (tcLoadIn == 213) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (uartDataIn == 65) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 157) && (uartDataIn <= 208) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (immData == 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (tcAccIn == 16) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (tcLoadIn == 142) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (aluOut == 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 156) && (immData <= 248) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 156) && (aluOut <= 206) ##1 (accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (uartStatIn == 75) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (immData == 101) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 126) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (aluOut == 53) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (aluOut == 221) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (aluOut == 236) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (uartStatIn == 214) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (uartStatIn == 222) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (uartStatIn == 226) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (tcAccIn == 242) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##1 (aluOut >= 205) && (aluOut <= 255) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 180) ##2 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (uartDataIn == 113) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 159) && (uartStatIn >= 0) && (uartStatIn <= 91) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (tcLoadIn == 216) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 159) && (accMuxSel >= 2) && (accMuxSel <= 5) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (accMuxSel >= 0) && (accMuxSel <= 3) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (tcAccIn == 80) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (uartStatIn >= 168) && (uartStatIn <= 249) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (uartDataIn == 54) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (accMuxSel == 3) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 184) && (aluOut <= 201) ##4 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 58) && (uartStatIn <= 74) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 16) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (tcAccIn == 180) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (accMuxSel == 1) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 201) && (tcLoadIn <= 255) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 117) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 165) ##3 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 108) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) && (immData == 232) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 5) && (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 188) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 73) && (uartDataIn <= 156) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 167) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) && (accMuxSel >= 0) && (accMuxSel <= 2) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 53) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 119) && (tcAccIn <= 164) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut == 73)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 165) ##2 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 117) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 82) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 2) && (uartDataIn <= 85) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 2) && (uartDataIn <= 83) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90) && (accMuxSel == 3)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 2) && (uartDataIn <= 39) ##3 (uartDataIn >= 2) && (uartDataIn <= 102) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 49) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 99) && (uartDataIn <= 151) ##2 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15) ##1 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (aluOut >= 87) && (aluOut <= 158) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (uartStatIn >= 198) && (uartStatIn <= 254) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 2) && (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 156) && (aluOut <= 206) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 59) && (aluOut <= 119) ##2 (aluOut >= 132) && (aluOut <= 255) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 11) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 169) && (aluOut <= 255) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 1) && (accMuxSel <= 2) ##1 (uartDataIn >= 2) && (uartDataIn <= 102) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##2 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (uartDataIn >= 8) && (uartDataIn <= 130) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (uartDataIn == 73)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (uartStatIn == 35)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (uartStatIn == 115)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (uartStatIn == 130)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (uartStatIn == 208)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (uartStatIn == 229)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (aluOut == 165)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (aluOut == 168)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 10)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (uartDataIn == 23)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (uartStatIn == 195)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##2 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##1 (accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (uartDataIn >= 8) && (uartDataIn <= 213) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 162) && (uartDataIn <= 213) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 166) ##2 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 152) && (accMuxOut <= 205) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 107) && (immData <= 151) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 159) && (tcLoadIn >= 78) && (tcLoadIn <= 147) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 11) ##2 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (immData == 170)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (tcLoadIn == 174)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxOut == 33)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 12)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (immData == 241)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (immData == 201)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (tcLoadIn == 171)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (immData == 193)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxOut == 238)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (uartDataIn == 88)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (tcLoadIn == 217)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (tcLoadIn == 63)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (tcLoadIn == 39)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (uartDataIn == 138)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (tcLoadIn == 0)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (uartDataIn == 215)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (immData == 103)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (aluOut == 103)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (aluOut == 163)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 24) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 165) && (tcAccIn <= 208) ##4 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 147) && (aluOut <= 201) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (aluOut == 153)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 52) ##1 (aluOut >= 205) && (aluOut <= 255) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 255) ##3 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 184) && (aluOut <= 204) ##4 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) ##1 (uartDataIn == 33)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 159) && (accMuxSel >= 1) && (accMuxSel <= 3) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 1) && (accMuxSel <= 3) && (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (accMuxSel == 9)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (accMuxSel == 7)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (tcAccIn >= 136) && (tcAccIn <= 254) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (accMuxOut == 144)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (aluOut == 52)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (aluOut == 83)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (aluOut == 107)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (uartStatIn == 91)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (uartStatIn == 163)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 80) && (uartStatIn <= 165) ##1 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (tcLoadIn == 159)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 159) && (tcAccIn >= 115) && (tcAccIn <= 252) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (uartDataIn == 252)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 130) ##1 (accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (aluOut == 242)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (uartStatIn == 41)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (immData == 7)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (uartDataIn >= 8) && (uartDataIn <= 73) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 61) && (immData <= 122) ##2 (aluOut >= 132) && (aluOut <= 255) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (accMuxSel == 14)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (immData == 106)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 58) && (uartStatIn <= 120) ##3 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (uartDataIn >= 53) && (uartDataIn <= 83) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (tcLoadIn >= 172) && (tcLoadIn <= 249) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 121) && (tcAccIn <= 140) ##4 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (tcLoadIn == 164)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (uartDataIn == 187)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (uartDataIn == 173)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (tcLoadIn == 244)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (tcLoadIn == 225)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (tcLoadIn == 176)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 255) ##1 (accMuxOut >= 90) && (accMuxOut <= 110) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (immData == 83)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (immData == 8)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (immData == 218)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 68) && (uartDataIn <= 130) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 56) ##2 (aluOut >= 132) && (aluOut <= 255) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##2 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 192) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 1) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (uartStatIn == 64)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 51) && (uartDataIn <= 98) ##1 (accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (tcLoadIn >= 223) && (tcLoadIn <= 249) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 151) && (uartDataIn <= 203) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 17) ##1 (uartDataIn == 200)) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 152) && (uartDataIn <= 204) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (uartDataIn == 156) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (uartDataIn == 57) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (uartDataIn == 53) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (immData >= 142) && (immData <= 172) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##2 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15) ##2 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 86) ##1 (accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (tcAccIn == 123) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (immData == 11) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 15) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (tcAccIn == 18) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 189) ##2 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (immData == 226) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (tcAccIn == 106) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (immData == 213) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (uartDataIn == 39) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 157) && (tcAccIn <= 207) ##4 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (tcLoadIn == 129) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (aluOut == 236) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 2) && (uartDataIn <= 49) ##3 (uartDataIn >= 2) && (uartDataIn <= 102) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (uartStatIn == 186) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 106) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (aluOut == 150) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 68) && (tcLoadIn <= 121) ##1 (tcLoadIn >= 85) && (tcLoadIn <= 165) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 174) && (uartDataIn <= 253) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 111) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (aluOut == 66) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (tcLoadIn == 223) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (immData >= 158) && (immData <= 172) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (aluOut == 207) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (aluOut == 97) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (uartStatIn == 200) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 255) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (tcLoadIn == 42) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 66) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (uartDataIn == 101) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##2 (tcLoadIn >= 85) && (tcLoadIn <= 165) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (uartStatIn == 111) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (immData == 112) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 56) && (tcLoadIn <= 104) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (uartStatIn == 201) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (uartStatIn == 182) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartDataIn >= 133) && (uartDataIn <= 254) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 116) && (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (uartStatIn == 32) ##1 1) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##1 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (accMuxOut >= 0) && (accMuxOut <= 116) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 184) && (uartStatIn <= 245) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcLoadIn >= 0) && (tcLoadIn <= 116) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 177) && (immData <= 254) ##2 (tcLoadIn >= 85) && (tcLoadIn <= 165) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##3 (uartDataIn >= 2) && (uartDataIn <= 102) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 122) && (uartStatIn <= 187) ##1 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 88) && (uartDataIn <= 174) ##3 (tcLoadIn >= 0) && (tcLoadIn <= 126) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (immData >= 158) && (immData <= 164) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 12) && (accMuxSel <= 15) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartDataIn == 185) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 134) && (tcAccIn <= 249) ##3 (tcAccIn >= 133) && (tcAccIn <= 254) ##1 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartStatIn >= 190) && (uartStatIn <= 254) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 193) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (uartDataIn >= 3) && (uartDataIn <= 125) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcLoadIn == 218) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (tcLoadIn >= 125) && (tcLoadIn <= 247) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcLoadIn == 235) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (tcAccIn >= 96) && (tcAccIn <= 178) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 59) && (uartStatIn <= 121) ##2 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (immData >= 0) && (immData <= 94) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 218) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcAccIn == 135) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (immData >= 0) && (immData <= 65) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##2 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (aluOut == 168) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (immData >= 175) && (immData <= 251) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (aluOut == 188) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 167) && (aluOut <= 255) ##1 (accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (tcAccIn >= 131) && (tcAccIn <= 168) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 68) && (uartStatIn <= 76) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcAccIn == 238) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 229) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (immData >= 158) && (immData <= 246) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 57) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartStatIn == 56) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##1 (aluOut >= 205) && (aluOut <= 255) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 101) && (uartDataIn <= 175) ##3 (tcLoadIn >= 0) && (tcLoadIn <= 126) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcLoadIn == 101) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcAccIn == 233) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (immData == 187) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (accMuxSel >= 0) && (accMuxSel <= 3) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartDataIn == 183) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 128) && (aluOut <= 245) ##3 (tcAccIn >= 133) && (tcAccIn <= 254) ##1 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 82) && (immData <= 166) ##1 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcLoadIn >= 77) && (tcLoadIn <= 116) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (aluOut == 137) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) && (aluOut >= 2) && (aluOut <= 132) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 192) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (immData >= 0) && (immData <= 121) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcLoadIn == 137) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 101) && (accMuxSel == 2) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 242) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 171) && (immData <= 252) ##2 (tcLoadIn >= 85) && (tcLoadIn <= 165) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (accMuxSel >= 0) && (accMuxSel <= 6) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (immData == 26) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartStatIn == 54) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 188) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartStatIn == 45) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 125) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcLoadIn == 250) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcAccIn == 7) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (accMuxOut == 137) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (aluOut == 240) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartDataIn == 115) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (immData == 86) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (aluOut == 98) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (accMuxSel >= 2) && (accMuxSel <= 3) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 193) && (accMuxSel == 2) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcAccIn == 36) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 51) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##3 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (immData == 112) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartDataIn == 197) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (aluOut == 41) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (aluOut == 144) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartDataIn == 80) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcLoadIn == 193) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 156) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (accMuxOut == 101) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartStatIn == 160) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 85) && (aluOut <= 168) ##1 (aluOut >= 201) && (aluOut <= 255) ##1 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 61) && (immData <= 123) ##3 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcAccIn >= 7) && (tcAccIn <= 78) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartStatIn == 3) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (accMuxOut == 193) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartDataIn >= 180) && (uartDataIn <= 254) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcLoadIn == 36) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcLoadIn == 77) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (immData == 218) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 36) && (accMuxSel == 2) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (aluOut == 16) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 250) && (accMuxSel == 2) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 137) && (accMuxSel == 2) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 77) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (aluOut == 32) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcAccIn == 86) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcAccIn == 98) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (accMuxOut == 250) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartDataIn == 139) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcAccIn >= 7) && (tcAccIn <= 127) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (immData == 0) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (accMuxSel >= 0) && (accMuxSel <= 4) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 15) ##1 (aluOut >= 205) && (aluOut <= 255) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (accMuxOut == 36) ##2 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (uartDataIn == 4)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (uartDataIn == 30)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 123) && (uartStatIn >= 182) && (uartStatIn <= 201) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (uartStatIn == 237)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (uartDataIn == 138)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (tcAccIn == 248)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (uartDataIn == 37)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (tcLoadIn == 62)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##1 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##3 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 82) && (immData <= 166) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (uartStatIn == 173)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (uartStatIn == 253)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (uartDataIn == 205)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (tcLoadIn == 44)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (uartDataIn == 31)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (uartDataIn == 83)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (tcAccIn == 22)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (tcLoadIn == 191)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (tcAccIn == 150)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (immData == 63)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (immData == 55) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (immData == 75)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (tcAccIn == 59)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (accMuxOut == 7)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (immData == 49)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##1 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (uartStatIn == 229)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) && (tcLoadIn >= 68) && (tcLoadIn <= 121) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (tcLoadIn == 78)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (uartDataIn == 167)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (uartStatIn == 12)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (tcAccIn == 220) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (aluOut == 68)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut == 57)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (tcAccIn == 253)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (aluOut >= 22) && (aluOut <= 72) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (immData == 6)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 37) && (uartStatIn <= 84) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (aluOut == 130)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (aluOut == 224)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (uartStatIn == 204)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (tcLoadIn == 10)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (tcLoadIn == 206)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (uartDataIn == 161)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (immData == 223)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (immData == 181)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (uartStatIn == 138)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (immData == 54)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (tcLoadIn == 39)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (uartDataIn == 14)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) && (uartStatIn >= 108) && (uartStatIn <= 186) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (uartDataIn >= 52) && (uartDataIn <= 106) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (tcLoadIn == 174)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (accMuxOut == 31)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (tcLoadIn == 116)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (aluOut == 148)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (uartStatIn == 16)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (uartDataIn == 144)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (tcAccIn == 117)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (uartDataIn == 19)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 82) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (uartDataIn == 23) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcLoadIn >= 77) && (tcLoadIn <= 154) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (uartDataIn == 162)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (immData == 134)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 72) && (tcAccIn <= 114) ##3 (tcLoadIn >= 0) && (tcLoadIn <= 126) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (aluOut == 251)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (uartStatIn == 216)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 167) ##3 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) && (uartStatIn >= 4) && (uartStatIn <= 253) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 113) && (tcAccIn <= 180) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (uartDataIn >= 137) && (uartDataIn <= 251) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (accMuxSel == 3)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (uartStatIn == 200) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##3 (uartDataIn == 55)) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (uartDataIn == 9)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 63) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 92) && (uartStatIn <= 176) ##3 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartStatIn >= 4) && (uartStatIn <= 244) ##1 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcAccIn >= 7) && (tcAccIn <= 98) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (uartDataIn == 243) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (uartStatIn == 62) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 77) && (accMuxOut <= 116) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (immData >= 6) && (immData <= 119) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (accMuxOut >= 38) && (accMuxOut <= 101) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (immData == 241) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) && (tcAccIn >= 106) && (tcAccIn <= 169) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (uartStatIn >= 130) && (uartStatIn <= 194) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (accMuxOut == 0) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) && (immData >= 69) && (immData <= 145) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 125) && (uartDataIn <= 255) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 7) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (immData == 143) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (uartDataIn == 85) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (uartStatIn >= 156) && (uartStatIn <= 203) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (uartStatIn >= 128) && (uartStatIn <= 255) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcLoadIn >= 2) && (tcLoadIn <= 254) ##1 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 54) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (uartStatIn == 126) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (uartDataIn == 192) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (accMuxSel >= 6) && (accMuxSel <= 15) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 156) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (tcAccIn == 183) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (tcAccIn == 251) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (accMuxSel >= 0) && (accMuxSel <= 2) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (uartStatIn == 84) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 183) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (tcAccIn == 50) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (tcAccIn == 201) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (immData == 6) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (uartStatIn == 19) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (tcAccIn == 48) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (tcAccIn == 255) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (uartDataIn == 147) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (uartStatIn == 192) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (uartDataIn >= 93) && (uartDataIn <= 174) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (aluOut == 18) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (tcLoadIn == 46) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (tcAccIn == 235) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (uartDataIn == 138) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (aluOut == 181) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (uartDataIn >= 14) && (uartDataIn <= 251) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 166) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (uartStatIn == 159) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (uartStatIn == 12) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (tcLoadIn >= 113) && (tcLoadIn <= 165) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (uartStatIn == 11) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 24) ##1 (aluOut >= 205) && (aluOut <= 255) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 83) && (aluOut <= 168) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (aluOut == 198) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (immData == 14) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (immData == 253) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (accMuxOut >= 38) && (accMuxOut <= 61) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (tcLoadIn == 123) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (immData == 112) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 134) && (aluOut <= 194) ##2 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (uartDataIn == 94) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (aluOut == 137) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (uartDataIn == 245) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (uartDataIn == 176) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (aluOut == 72) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (aluOut == 38) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (tcLoadIn == 19) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (tcLoadIn == 211) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (tcLoadIn == 39) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (immData == 95) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (tcLoadIn == 79) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (accMuxOut >= 0) && (accMuxOut <= 15) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 166) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (tcAccIn == 171) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (immData == 248) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (tcLoadIn == 53) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (tcAccIn == 57) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (uartStatIn == 229) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (tcLoadIn == 255) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (immData == 137) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (uartDataIn == 172) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (aluOut == 108) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (accMuxOut == 18) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (aluOut == 191) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (aluOut == 165) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) && (immData == 22) ##3 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 174) && (aluOut <= 186) ##4 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (tcLoadIn == 20) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (uartDataIn == 109) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 48) && (accMuxOut <= 66) && (immData == 255)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (tcAccIn == 147) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 57) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (uartDataIn == 250) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (immData == 168) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (immData == 52) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (uartDataIn == 232) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (uartDataIn == 37) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 58) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (tcAccIn == 8) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 48) && (accMuxOut <= 66) && (uartDataIn == 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 48) && (accMuxOut <= 66) && (tcAccIn == 108)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 79) && (uartStatIn <= 165) ##1 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (immData == 193) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (immData == 165) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 48) && (accMuxOut <= 66) && (tcLoadIn == 117)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (immData == 229) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 192) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (uartStatIn >= 145) && (uartStatIn <= 216) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (immData == 59) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (uartDataIn >= 111) && (uartDataIn <= 156) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 192) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 3) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartDataIn == 23) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (uartStatIn == 218) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (tcAccIn == 167) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartStatIn == 218) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (tcLoadIn == 235) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 205) && (uartDataIn <= 255) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartStatIn == 220) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 178) && (immData <= 213) ##4 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (accMuxOut >= 0) && (accMuxOut <= 31) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (accMuxSel >= 10) && (accMuxSel <= 15) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (uartStatIn == 0) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (uartStatIn == 231) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 48) && (accMuxOut <= 66) && (uartStatIn == 69)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0) && (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) && (tcLoadIn >= 9) && (tcLoadIn <= 125) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (uartStatIn >= 128) && (uartStatIn <= 188) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartStatIn == 39) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartStatIn == 85) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (uartDataIn >= 143) && (uartDataIn <= 253) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 120) && (uartDataIn <= 254) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (immData == 205) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (immData == 65) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartStatIn == 111) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19) ##1 (aluOut >= 205) && (aluOut <= 255) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (accMuxSel >= 7) && (accMuxSel <= 15) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##1 (accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 126) && (tcAccIn <= 255) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (aluOut == 6) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (immData >= 6) && (immData <= 62) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 48) && (accMuxOut <= 66) && (uartDataIn == 71)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 48) && (accMuxOut <= 66) && (tcLoadIn == 180)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (tcAccIn == 207) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (uartDataIn == 11) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (immData == 250) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 48) && (accMuxOut <= 66) && (uartStatIn == 54)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (tcLoadIn == 182) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (tcLoadIn == 72) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (tcLoadIn == 231) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 73) && (tcAccIn <= 115) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 48) && (accMuxOut <= 66) && (tcAccIn == 48)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (immData == 150) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (immData == 122) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 106) && (aluOut <= 155) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (aluOut == 113) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (aluOut == 242) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (tcLoadIn >= 114) && (tcLoadIn <= 154) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 48) && (accMuxOut <= 66) && (uartDataIn == 57)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (aluOut == 84) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 60) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (immData == 11) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (accMuxSel >= 8) && (accMuxSel <= 15) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (uartStatIn == 55) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 58) && (uartStatIn <= 121) ##1 (accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (tcLoadIn == 205) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (aluOut == 53) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (tcLoadIn == 164) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (tcAccIn == 129) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 48) && (accMuxOut <= 66) && (immData == 169)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (tcAccIn == 151) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (tcLoadIn == 226) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (aluOut == 58) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartStatIn == 23) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (uartStatIn == 135) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (uartStatIn == 100) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (uartStatIn == 27) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartDataIn == 241) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (aluOut == 156) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (aluOut == 123) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (tcAccIn == 55) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (aluOut == 222) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (uartStatIn == 105) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (accMuxOut == 250) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 48) && (accMuxOut <= 66) && (tcAccIn == 217)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartDataIn == 159) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartDataIn == 84) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (immData >= 6) && (immData <= 120) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (immData == 130) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (tcAccIn == 22) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 48) && (accMuxOut <= 66) && (uartStatIn == 251)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartStatIn == 68) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 123) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (uartDataIn == 122) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 48) && (accMuxOut <= 66) && (tcLoadIn == 253)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (accMuxOut == 36) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (immData == 57) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartStatIn == 36) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (uartDataIn >= 143) && (uartDataIn <= 242) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (aluOut == 173) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartDataIn == 53) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 156) ##3 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (accMuxOut >= 0) && (accMuxOut <= 19) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (accMuxOut == 129) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) && (uartDataIn >= 137) && (uartDataIn <= 254) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (uartDataIn >= 124) && (uartDataIn <= 185) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##2 (accMuxOut == 147) ##1 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (tcLoadIn >= 113) && (tcLoadIn <= 154) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (uartDataIn >= 137) && (uartDataIn <= 156) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 48) && (accMuxOut <= 66) && (immData == 101)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) && (accMuxSel == 0) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (immData >= 6) && (immData <= 79) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (tcLoadIn == 173) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 48) && (accMuxOut <= 66) && (tcLoadIn == 153)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 48) && (accMuxOut <= 66) && (uartDataIn == 83)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (tcLoadIn == 81) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 48) && (accMuxOut <= 66) && (tcAccIn == 110)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartDataIn == 21) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 48) && (accMuxOut <= 66) && (immData == 79)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 48) && (accMuxOut <= 66) && (uartStatIn == 147)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (tcLoadIn >= 125) && (tcLoadIn <= 165) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (tcLoadIn == 242) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (tcLoadIn == 193) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 48) && (accMuxOut <= 66) && (tcAccIn == 147)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartStatIn == 222) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (accMuxOut >= 0) && (accMuxOut <= 57) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 135) && (uartDataIn <= 253) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (accMuxOut == 40) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (tcLoadIn == 17)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 122) && (immData <= 255) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (immData == 72)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (uartStatIn == 118)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (tcLoadIn == 30) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 173) && (tcAccIn <= 255) ##3 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 61) && (accMuxOut <= 157) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (tcLoadIn == 202)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (uartDataIn == 4)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (uartStatIn == 118) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (immData == 205)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (uartDataIn == 45)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 161) && (aluOut <= 207) ##1 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (tcAccIn == 69) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 155) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 255) ##2 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (tcLoadIn == 251) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (uartStatIn >= 117) && (uartStatIn <= 252) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (uartStatIn == 47)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (tcAccIn == 248) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (aluOut == 237) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (immData == 42) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 64) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (aluOut == 123)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (uartDataIn == 50)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (aluOut == 89)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (uartStatIn == 95)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (aluOut == 147) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (aluOut == 198) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (tcLoadIn == 148) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (tcLoadIn == 147) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##1 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (aluOut == 7) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 57) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (uartStatIn == 209)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (uartStatIn == 202) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (uartStatIn == 228) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (uartStatIn == 233) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (tcAccIn == 185) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 61) && (accMuxOut <= 127) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (aluOut == 40)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (uartStatIn == 32)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 151) && (uartDataIn <= 203) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (immData == 231) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (uartDataIn == 170) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (uartStatIn == 39)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (uartDataIn == 99)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (accMuxOut == 198)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (aluOut == 204) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 170) && (aluOut <= 185) ##4 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 177) && (aluOut <= 188) ##4 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (immData == 149) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (immData == 39)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (immData == 49)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (aluOut == 44)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (tcLoadIn == 7) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (tcLoadIn == 201)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) && (uartDataIn >= 173) && (uartDataIn <= 254) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (tcLoadIn == 18)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 129) && (immData <= 254) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (accMuxOut == 40)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (accMuxOut == 137)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 133) && (immData <= 255) ##4 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (uartDataIn >= 115) && (uartDataIn <= 235) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartStatIn >= 4) && (uartStatIn <= 120) ##1 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) && (uartStatIn >= 128) && (uartStatIn <= 253) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (uartStatIn >= 130) && (uartStatIn <= 255) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (accMuxOut >= 0) && (accMuxOut <= 80) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (uartDataIn == 3)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (uartStatIn == 82)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (uartStatIn == 140) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (uartStatIn == 157) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 2) ##4 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (aluOut == 203)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (aluOut == 86) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 192) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 184) && (aluOut <= 219) ##4 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (tcAccIn == 238) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (uartDataIn == 40) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (uartDataIn == 13) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (aluOut >= 210) && (aluOut <= 249) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (immData == 213) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (accMuxSel >= 9) && (accMuxSel <= 15) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (tcLoadIn == 91)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##3 (immData == 121)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##2 (tcLoadIn == 63) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (uartStatIn >= 166) && (uartStatIn <= 255) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (uartStatIn >= 170) && (uartStatIn <= 255) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##1 (accMuxOut >= 117) && (accMuxOut <= 157) && (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 168) && (tcAccIn <= 249) ##3 (tcAccIn >= 133) && (tcAccIn <= 254) ##1 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartStatIn >= 4) && (uartStatIn <= 79) ##1 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3) ##1 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 5) && (accMuxSel <= 8) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (uartStatIn >= 191) && (uartStatIn <= 252) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (uartStatIn >= 128) && (uartStatIn <= 176) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 189) && (immData <= 216) ##4 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 125) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 72) && (tcLoadIn <= 137) ##2 (aluOut >= 132) && (aluOut <= 255) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (uartStatIn >= 187) && (uartStatIn <= 255) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcLoadIn >= 135) && (tcLoadIn <= 254) ##1 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##3 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 165) && (tcAccIn <= 211) ##4 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 81) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 173) && (aluOut <= 187) ##4 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (aluOut >= 197) && (aluOut <= 227) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) && (accMuxSel >= 0) && (accMuxSel <= 2) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (uartDataIn >= 152) && (uartDataIn <= 235) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 164) && (tcAccIn <= 211) ##4 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 2) && (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 82) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 96) && (aluOut <= 147) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 2) ##1 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 151) && (aluOut <= 198) ##1 (aluOut >= 201) && (aluOut <= 255) ##1 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 199) && (immData <= 255) ##4 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 180) && (aluOut <= 202) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (uartStatIn == 140) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 82) ##1 (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (aluOut >= 165) && (aluOut <= 249) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##1 (accMuxOut >= 62) && (accMuxOut <= 110) ##1 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcLoadIn >= 192) && (tcLoadIn <= 254) ##1 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (accMuxSel >= 0) && (accMuxSel <= 6) ##1 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (uartStatIn >= 128) && (uartStatIn <= 175) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcLoadIn >= 176) && (tcLoadIn <= 254) ##1 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (uartDataIn == 166) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (tcAccIn >= 134) && (tcAccIn <= 249) ##4 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartStatIn >= 4) && (uartStatIn <= 74) ##1 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 202) && (tcAccIn <= 255) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 5) && (accMuxSel <= 10) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (aluOut == 187) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##1 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) && (tcAccIn >= 135) && (tcAccIn <= 255) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 1) ##4 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 82) ##4 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 188) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 72) && (uartDataIn <= 106) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 129) && (uartDataIn <= 188) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (tcAccIn == 207) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 167) && (uartStatIn <= 255) ##2 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 75) && (tcAccIn <= 95) ##3 (tcLoadIn >= 0) && (tcLoadIn <= 126) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 169) && (aluOut <= 254) ##2 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (tcAccIn >= 168) && (tcAccIn <= 249) ##4 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 136) && (immData <= 252) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (aluOut >= 154) && (aluOut <= 255) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 119) && (tcAccIn <= 164) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (accMuxOut == 187) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (immData == 3)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 138) && (tcAccIn >= 193) && (tcAccIn <= 252) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (uartStatIn == 202) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (uartDataIn >= 10) && (uartDataIn <= 253) ##2 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (tcLoadIn == 37)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (tcLoadIn == 153)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 140) && (immData <= 197) ##3 (accMuxOut >= 62) && (accMuxOut <= 110) ##1 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (uartDataIn == 245) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (aluOut == 208)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (aluOut == 231)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (uartDataIn == 93) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 198) && (tcAccIn <= 255) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (aluOut == 205)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (uartStatIn == 218) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (aluOut == 126)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcLoadIn >= 176) && (tcLoadIn <= 218) ##1 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (uartStatIn == 71) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (aluOut == 217) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (tcAccIn == 144) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (aluOut == 204) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (tcAccIn == 145) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (tcAccIn == 159) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (immData == 224)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (tcAccIn == 238) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (uartStatIn == 14)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (tcAccIn == 79) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 111) && (uartDataIn <= 180) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (aluOut == 211) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 87) && (immData <= 171) ##1 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (uartStatIn == 10) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (uartStatIn == 173)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (tcAccIn == 140)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 78) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (immData == 252) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (uartStatIn == 18) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 60) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (immData == 199) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (immData == 202)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (tcLoadIn == 239)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (tcLoadIn == 15)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (immData == 5)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (uartStatIn == 230) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (accMuxOut == 154) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (tcAccIn >= 18) && (tcAccIn <= 65) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 68) && (uartDataIn <= 130) ##1 (accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (tcAccIn == 212)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 203) && (tcAccIn <= 255) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (immData == 119) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 72) && (tcAccIn <= 85) ##3 (tcLoadIn >= 0) && (tcLoadIn <= 126) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (tcAccIn == 9)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 189) && (tcAccIn <= 255) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 76) && (tcAccIn <= 95) ##3 (tcLoadIn >= 0) && (tcLoadIn <= 126) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 72) && (tcAccIn <= 86) ##3 (tcLoadIn >= 0) && (tcLoadIn <= 126) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (immData == 85)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (aluOut >= 128) && (aluOut <= 245) ##4 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (tcLoadIn == 230)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 10) && (uartStatIn <= 137) ##4 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 206) && (tcAccIn <= 255) ##3 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (uartDataIn == 206) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (aluOut == 94) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (accMuxSel == 4) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (aluOut == 112) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (accMuxOut == 10) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (tcAccIn >= 2) && (tcAccIn <= 66) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 120) && (aluOut <= 186) ##1 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 125) && (aluOut <= 189) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 10) && (uartStatIn <= 92) ##4 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (uartStatIn == 180)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (uartDataIn == 124) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##1 (aluOut == 132) ##2 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (uartStatIn == 210)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 174) && (tcAccIn <= 255) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##4 (accMuxOut == 80)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (uartDataIn >= 32) && (uartDataIn <= 247) ##2 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (tcAccIn == 195) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (aluOut == 211) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (uartDataIn == 182) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (uartStatIn == 249) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (tcLoadIn == 34) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 59) && (uartStatIn <= 121) ##1 (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartDataIn == 115) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (accMuxSel >= 3) && (accMuxSel <= 6) ##1 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (uartDataIn >= 143) && (uartDataIn <= 192) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 72) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartDataIn == 185) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 221) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (aluOut == 64) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 62) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (accMuxOut == 129) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 138) && (tcLoadIn >= 85) && (tcLoadIn <= 137) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcLoadIn == 218) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 119) && (tcAccIn <= 164) ##1 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (aluOut == 255) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (immData == 111) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (immData >= 58) && (immData <= 79) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcAccIn == 150) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut == 188) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (immData == 230) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (tcAccIn == 221) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartStatIn == 190) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (uartStatIn >= 6) && (uartStatIn <= 93) ##1 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartDataIn >= 4) && (uartDataIn <= 118) ##1 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartDataIn == 9) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) && (aluOut >= 2) && (aluOut <= 73) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (tcLoadIn >= 89) && (tcLoadIn <= 171) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (accMuxOut == 182) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) && (aluOut >= 2) && (aluOut <= 80) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 227) ##4 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (tcLoadIn == 136) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 69) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 189) && (uartStatIn <= 255) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 189) ##2 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (immData == 182) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (tcLoadIn == 172) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcAccIn == 238) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (immData == 62) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (accMuxOut == 115) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (tcLoadIn == 13) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (uartStatIn == 61) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcLoadIn == 197) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 138) && (immData >= 216) && (immData <= 249) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 134) && (tcAccIn <= 197) ##4 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (immData == 182) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut == 165) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (tcLoadIn >= 75) && (tcLoadIn <= 130) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (uartDataIn == 67) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 189) ##1 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut == 201) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (uartStatIn == 157) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (tcAccIn == 124) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcLoadIn == 44) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 161) && (tcLoadIn <= 249) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 193) && (tcAccIn <= 255) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (tcLoadIn == 57) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (tcAccIn == 129) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (tcAccIn == 169) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 255) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (accMuxOut == 84) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut == 178) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (aluOut == 42) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartStatIn == 156) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (uartDataIn == 17) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (aluOut == 75) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 221) ##4 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 82) && (aluOut <= 103) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartStatIn == 174) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (uartStatIn == 83) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (uartDataIn == 250) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcLoadIn == 213) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (tcLoadIn == 93) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcAccIn == 56) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (tcLoadIn == 243) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (accMuxOut == 251) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartDataIn == 102) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartStatIn == 111) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (uartDataIn == 147) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (aluOut == 28) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (uartDataIn == 42) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (tcAccIn == 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##1 (accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##1 (accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (accMuxOut == 36) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (uartDataIn == 135) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (uartStatIn == 46) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (accMuxSel >= 0) && (accMuxSel <= 3) ##3 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (uartStatIn >= 6) && (uartStatIn <= 122) ##1 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (aluOut == 19) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (aluOut == 91) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 127) && (tcAccIn <= 255) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 87) && (immData <= 171) ##2 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 138) && (tcAccIn >= 123) && (tcAccIn <= 252) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 255) ##1 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartDataIn == 61) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 4) && (accMuxOut >= 104) && (accMuxOut <= 138) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (aluOut == 19) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartStatIn == 70) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 138) && (aluOut >= 6) && (aluOut <= 40) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (immData == 54) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 163) && (immData <= 255) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (immData == 28) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (tcAccIn == 83) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (uartDataIn == 42) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 138) && (aluOut >= 6) && (aluOut <= 121) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (immData == 201) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (immData == 207) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (accMuxSel == 7) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (accMuxOut == 73) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (uartDataIn == 53) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (tcLoadIn == 253) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (tcLoadIn == 125) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (aluOut == 112) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (uartStatIn == 40) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (tcAccIn == 73) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (tcAccIn == 217) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut == 66) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (immData == 217) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 124) && (tcAccIn <= 255) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (tcAccIn == 73) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (uartDataIn == 158) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 125) && (aluOut <= 189) ##2 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartStatIn == 157) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (aluOut == 92) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (tcAccIn == 16) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (uartStatIn == 10) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 138) && (aluOut >= 6) && (aluOut <= 20) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (aluOut >= 10) && (aluOut <= 136) ##3 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (uartStatIn == 44) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (uartStatIn == 150) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcAccIn == 54) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcAccIn == 162) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (uartStatIn == 40) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (uartDataIn == 158) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (uartDataIn == 70) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 173) && (tcAccIn <= 255) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (aluOut == 186) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (accMuxSel == 10) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (tcLoadIn == 254) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (tcLoadIn == 243) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (tcLoadIn == 93) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut == 17) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (uartStatIn == 253) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (tcLoadIn == 170) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 72) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut == 127) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (aluOut == 123) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (immData == 41) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 9) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (tcAccIn == 95) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 202) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (tcLoadIn == 181) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (tcLoadIn == 176) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (tcLoadIn >= 77) && (tcLoadIn <= 126) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (tcAccIn == 78) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut == 139) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (uartStatIn == 128) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 137) ##4 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (aluOut == 76) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 138) && (accMuxSel >= 2) && (accMuxSel <= 4) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (uartStatIn == 153) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (tcAccIn == 72) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (immData == 147) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (immData == 123) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (aluOut >= 85) && (aluOut <= 92) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (aluOut == 165) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (immData == 75) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (accMuxSel >= 0) && (accMuxSel <= 6) ##3 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (tcAccIn == 143) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (tcAccIn == 79) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (uartDataIn == 145) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcAccIn == 168) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (tcAccIn == 204) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (uartDataIn == 104) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (uartStatIn == 123) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartDataIn == 107) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartDataIn == 108) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (uartStatIn == 202) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (accMuxSel >= 13) && (accMuxSel <= 15) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (uartStatIn == 52) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (immData == 28) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcLoadIn == 20) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (accMuxSel >= 0) && (accMuxSel <= 1) ##3 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (uartStatIn == 146) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (immData == 152) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (uartDataIn == 133) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (aluOut == 171) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (immData == 109) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (immData == 72) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (aluOut == 131) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (tcAccIn == 133) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (tcLoadIn == 99) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (immData == 74) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (immData == 191) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (aluOut == 112) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (immData == 180) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (uartDataIn == 107) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (uartDataIn == 100) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 8) ##1 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (aluOut == 102) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (uartStatIn == 115) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (tcLoadIn == 30) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (uartStatIn == 199) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (tcLoadIn == 230) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 79) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (tcLoadIn == 150) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) && (tcLoadIn == 105) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (uartDataIn == 153) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 210) && (accMuxOut <= 254) ##2 (accMuxOut >= 62) && (accMuxOut <= 110) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) ##1 (tcLoadIn == 3) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 130) && (tcAccIn <= 255) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 192) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (immData == 251) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (immData == 36) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (tcAccIn == 255) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (tcLoadIn == 137) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (uartDataIn == 206) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (tcAccIn == 205) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (tcLoadIn >= 107) && (tcLoadIn <= 181) ##2 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (uartDataIn == 26) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (tcLoadIn == 201) ##3 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) && (tcAccIn == 173) ##4 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartStatIn == 54) ##1 1) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##1 (tcLoadIn >= 82) && (tcLoadIn <= 163) ##3 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (aluOut == 251) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (aluOut >= 170) && (aluOut <= 233) ##1 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (tcLoadIn == 240) ##1 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (immData == 169)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (aluOut >= 78) && (aluOut <= 126) ##2 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 170) && (tcLoadIn <= 253) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (tcAccIn == 38) ##1 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 175) && (aluOut <= 202) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (uartDataIn == 130) ##1 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (tcLoadIn >= 99) && (tcLoadIn <= 125) ##1 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (aluOut == 231)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (uartStatIn == 183)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (tcLoadIn == 231)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (aluOut == 224)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (tcLoadIn == 106) ##1 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 138) && (aluOut >= 6) && (aluOut <= 75) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (immData == 119)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (uartStatIn == 153)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 125) && (tcAccIn <= 148) ##1 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (tcAccIn == 172) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (aluOut == 146)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (uartStatIn == 1)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 173) && (aluOut <= 202) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (accMuxOut == 159)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (tcLoadIn == 56)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (aluOut == 116)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (uartStatIn == 93) ##1 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (aluOut == 57)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (tcAccIn == 209) ##1 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (aluOut == 255)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (tcLoadIn >= 77) && (tcLoadIn <= 148) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 83) && (aluOut <= 163) ##3 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (tcAccIn == 98) ##1 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (tcAccIn == 185) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (aluOut == 141) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (aluOut == 18) ##1 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (uartDataIn == 30)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (tcAccIn == 158) ##1 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 166) && (immData <= 203) ##4 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (aluOut == 68) ##1 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (uartDataIn == 164)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (tcLoadIn == 192)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (uartDataIn == 143) ##1 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 10) && (uartStatIn <= 76) ##4 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (aluOut == 189)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (tcLoadIn == 47)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 1) && (aluOut <= 81) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (accMuxOut == 233) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (aluOut >= 193) && (aluOut <= 233) ##1 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (uartStatIn == 171)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (aluOut == 248) ##1 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (tcLoadIn == 72)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 133) && (tcAccIn <= 195) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (uartStatIn == 122) ##1 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 119) && (immData <= 185) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (immData == 159)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (uartStatIn == 37)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (immData == 95)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (immData == 225)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (immData == 143)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (tcLoadIn == 20)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (uartStatIn == 176) ##1 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (uartStatIn == 158)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (uartStatIn == 252)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (accMuxSel == 9) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (uartStatIn == 233) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (uartDataIn == 17) ##1 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (uartDataIn == 148) ##1 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (tcLoadIn == 68) ##1 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 5) && (accMuxOut >= 104) && (accMuxOut <= 138) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 53) && (aluOut <= 103) ##3 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (immData == 225) ##1 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (uartDataIn == 25)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (tcLoadIn == 224) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (tcLoadIn == 247) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (uartStatIn == 136) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (immData == 98) ##1 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (immData == 176) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (uartDataIn == 221)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (uartDataIn == 104)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##3 (uartDataIn == 156)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 138) && (tcLoadIn >= 89) && (tcLoadIn <= 147) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 138) && (accMuxSel >= 2) && (accMuxSel <= 5) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (uartStatIn == 40) ##1 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (aluOut == 140) ##1 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut >= 59) && (aluOut <= 116) ##1 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (immData == 28) ##1 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##1 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (uartStatIn == 239) ##2 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (uartDataIn == 198) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 163) && (tcAccIn <= 208) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (aluOut == 218) ##2 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 46) && (aluOut <= 94) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (immData == 221) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (tcAccIn == 154) ##2 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 139) && (aluOut <= 195) ##1 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (tcAccIn == 147) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 81) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (tcLoadIn == 56) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (tcAccIn == 118) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 205) && (uartDataIn <= 255) ##1 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartDataIn >= 73) && (uartDataIn <= 139) ##1 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (tcAccIn == 88) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (aluOut == 124) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (tcLoadIn == 154) ##2 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (uartDataIn == 130) ##2 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 131) ##1 (accMuxOut >= 117) && (accMuxOut <= 157) && (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (accMuxSel == 14) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 157) ##4 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (uartDataIn == 216) ##2 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (accMuxOut == 54) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (tcAccIn == 254) ##2 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (tcLoadIn == 201) ##2 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (uartDataIn >= 87) && (uartDataIn <= 163) ##1 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (accMuxOut == 47) ##2 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 185) && (aluOut <= 245) ##4 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (tcLoadIn == 230) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (uartDataIn == 237) ##2 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (aluOut == 112) ##2 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (uartDataIn == 249) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##1 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (tcLoadIn == 121) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (tcLoadIn == 46) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (tcAccIn == 55) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 129) && (tcAccIn <= 253) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (tcAccIn == 100) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (immData == 3) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##1 (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (tcLoadIn >= 3) && (tcLoadIn <= 130) ##1 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartDataIn >= 73) && (uartDataIn <= 118) ##1 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (aluOut == 28) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (tcAccIn == 82) ##2 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (tcLoadIn == 153) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (aluOut == 231) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (uartStatIn == 150) ##2 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (tcAccIn == 137) ##2 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (uartStatIn == 54) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (uartStatIn == 32) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (uartStatIn == 14) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (aluOut >= 179) && (aluOut <= 248) ##1 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 138) && (tcLoadIn >= 106) && (tcLoadIn <= 147) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (immData == 125) ##2 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (aluOut == 195) ##2 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (uartStatIn == 236) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (immData == 41) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (aluOut >= 127) && (aluOut <= 248) ##1 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (uartDataIn >= 87) && (uartDataIn <= 148) ##1 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (tcLoadIn >= 3) && (tcLoadIn <= 125) ##1 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (immData == 180) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (uartDataIn == 109) ##2 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 111) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (tcLoadIn == 63) ##2 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (immData == 152) ##2 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut >= 63) && (aluOut <= 127) ##1 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartDataIn >= 91) && (uartDataIn <= 128) ##1 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (uartStatIn == 102) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (uartDataIn == 71) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (uartStatIn == 64) ##2 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (uartDataIn == 75) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 57) && (accMuxOut <= 82) ##2 (accMuxOut == 56) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (immData == 13) ##2 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (uartStatIn == 27) ##2 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (aluOut == 107) ##2 1) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 255) ##1 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 86) && (tcAccIn <= 125) ##3 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 154) && (aluOut <= 204) ##4 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15) ##1 (accMuxOut >= 117) && (accMuxOut <= 157) && (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 207) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##2 (aluOut >= 132) && (aluOut <= 255) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##1 (accMuxOut >= 117) && (accMuxOut <= 157) && (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 64) ##1 (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 1) && (aluOut <= 123) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 148) && (tcAccIn <= 201) ##4 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 138) && (uartDataIn >= 25) && (uartDataIn <= 85) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 72) && (tcAccIn <= 114) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 82) && (immData <= 166) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut >= 5) && (aluOut <= 127) ##1 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 167) && (uartStatIn <= 255) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 87) && (immData <= 171) ##1 (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 138) && (uartStatIn >= 94) && (uartStatIn <= 119) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 25) && (uartDataIn <= 39) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (uartDataIn >= 105) && (uartDataIn <= 148) ##1 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 156) && (immData <= 201) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 138) ##1 (uartStatIn == 31) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (uartDataIn >= 156) && (uartDataIn <= 247) ##2 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 87) && (immData <= 171) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##3 (uartDataIn >= 107) && (uartDataIn <= 180) ##1 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 150) && (immData <= 203) ##4 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 213) && (accMuxOut <= 247) ##2 (uartDataIn >= 141) && (uartDataIn <= 253) ##2 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 1) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 138) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##2 (accMuxSel == 4) ##1 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 138) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 (accMuxSel == 14)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 11) ##1 (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 208) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 61) && (immData <= 123) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 59) && (aluOut <= 119) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 1) ##1 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 138) && (uartStatIn >= 60) && (uartStatIn <= 111) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 154) && (tcAccIn <= 208) ##4 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 138) ##1 (accMuxOut >= 57) && (accMuxOut <= 82) && (accMuxSel == 0) ##3 1) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (immData == 49) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##2 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 146) && (immData <= 198) ##3 (accMuxOut >= 62) && (accMuxOut <= 110) ##1 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 128) && (tcAccIn <= 255) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 68) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 34) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (tcLoadIn == 184) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 128) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 87) && (immData <= 171) ##3 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (uartStatIn == 82) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 190) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 80) && (immData <= 162) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0) && (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 84) ##3 (uartStatIn == 179)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 102) && (aluOut <= 151) ##3 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (tcAccIn == 46) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (immData == 249) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 150) && (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 96) && (tcAccIn <= 147) ##4 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (aluOut == 240) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (tcAccIn == 4) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (aluOut == 170) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 84) ##2 (tcAccIn == 161) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 84) ##3 (aluOut == 25)) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 84) && (tcLoadIn == 129) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (uartDataIn == 254) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 95) && (immData <= 178) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 218) && (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (uartStatIn == 134) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (tcLoadIn == 80) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (uartStatIn == 45) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (aluOut == 192) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (aluOut == 137) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (uartDataIn == 145) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (tcLoadIn == 115) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (aluOut == 97) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 129) && (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (immData == 163) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 134) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (tcLoadIn == 132) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (tcAccIn == 72) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 84) ##2 (accMuxSel == 13) ##1 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 15) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 166) && (tcAccIn <= 255) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (tcAccIn == 226) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (tcLoadIn == 106) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (immData == 138) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (tcAccIn == 180) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (aluOut == 229) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (aluOut == 75) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (immData == 154) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (immData == 100) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (immData == 47) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (tcLoadIn == 65) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (uartDataIn == 99) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (uartDataIn == 116) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (uartStatIn == 183) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 150) && (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (tcLoadIn == 63) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (uartStatIn == 238) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (uartStatIn == 136) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 157) && (uartStatIn == 75) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 138) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 53) && (aluOut <= 103) ##1 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 84) && (uartStatIn == 218) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15) ##1 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 106) && (aluOut <= 155) ##3 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 85) && (immData <= 136) ##4 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 1) && (aluOut <= 133) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 80) && (tcAccIn <= 164) ##2 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 84) ##1 (accMuxSel == 10) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 84) ##1 (uartStatIn == 59) ##2 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##2 (accMuxOut >= 62) && (accMuxOut <= 110) ##1 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 174) && (tcAccIn <= 255) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 175) && (uartStatIn <= 201) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15) ##1 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 5) ##1 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 179) && (tcLoadIn <= 255) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 108) && (uartStatIn <= 186) ##1 (tcLoadIn >= 85) && (tcLoadIn <= 165) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 138) ##4 (tcLoadIn == 159)) |-> (tcAccIn >= 165) && (tcAccIn <= 208));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 128) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 192) ##2 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 9) && (uartDataIn <= 58) ##4 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 179) && (uartStatIn <= 213) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 46) && (uartStatIn <= 69) ##3 (uartDataIn >= 83) && (uartDataIn <= 133) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 188) && (tcAccIn <= 255) ##3 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 59) && (aluOut <= 119) ##1 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 157) && (tcAccIn <= 205) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9) ##3 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 59) && (aluOut <= 119) ##3 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 255) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 48) ##1 (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 133) && (uartDataIn <= 255) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 208) ##4 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##1 (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 77) && (tcAccIn <= 118) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 37) && (uartStatIn <= 69) ##3 (uartDataIn >= 83) && (uartDataIn <= 133) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 87) && (immData <= 171) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 187) && (uartStatIn <= 255) ##2 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (uartDataIn >= 186) && (uartDataIn <= 252) ##1 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 202) && (tcAccIn <= 255) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 91) && (tcLoadIn <= 132) ##1 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 119) && (tcAccIn <= 164) ##2 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 2) ##2 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 156) && (aluOut <= 206) ##3 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 161) && (aluOut <= 207) ##1 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 23) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 167) ##1 (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 1) ##2 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 81) && (tcAccIn <= 164) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 65) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (tcAccIn == 21)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (aluOut == 118)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (uartDataIn == 182)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (aluOut == 234) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (immData == 178)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (aluOut == 56)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (uartDataIn == 130) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (tcAccIn == 174)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (accMuxOut == 213) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (immData == 88)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (aluOut == 7)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (uartStatIn == 13) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (tcAccIn == 229)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (immData == 169)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (immData == 226)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (uartDataIn >= 139) && (uartDataIn <= 252) ##1 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (tcLoadIn == 164)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (tcAccIn == 205)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (immData == 164)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 255) ##1 (accMuxOut >= 90) && (accMuxOut <= 110) ##3 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 33));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (uartDataIn == 163)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (tcLoadIn == 187)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (tcLoadIn == 128) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 206) && (tcAccIn <= 255) ##1 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (uartDataIn == 122)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (uartStatIn == 244) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (immData == 48)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (uartDataIn == 128)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (tcAccIn == 195) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) && (immData >= 159) && (immData <= 253) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (immData == 220)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (uartDataIn == 249)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (tcAccIn == 26)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (uartDataIn == 180)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (tcLoadIn == 192)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (uartDataIn >= 156) && (uartDataIn <= 252) ##1 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (tcAccIn == 127)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 77) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (aluOut == 8)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (uartDataIn == 153)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (tcLoadIn == 12)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##2 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0) ##1 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (tcLoadIn == 55)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (tcAccIn == 13)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (accMuxSel == 0)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (tcLoadIn == 116)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (aluOut == 104)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (accMuxOut >= 11) && (accMuxOut <= 30) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 128) ##1 (accMuxOut >= 117) && (accMuxOut <= 157) && (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (immData == 203)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (tcLoadIn == 154)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (aluOut == 147)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (uartDataIn == 213) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 193) && (tcLoadIn <= 198) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (immData == 44) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (aluOut == 146)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##2 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##4 (tcAccIn == 217)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##2 (accMuxOut >= 62) && (accMuxOut <= 110) ##1 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 125) ##3 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (tcAccIn == 104)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (tcLoadIn == 63)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (tcLoadIn == 239)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (tcLoadIn == 29)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 84) && (tcAccIn <= 166) ##2 (accMuxOut >= 212) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 37));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 24) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (tcAccIn == 154) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (tcLoadIn == 30) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##1 (aluOut >= 87) && (aluOut <= 161) ##3 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 187) && (tcAccIn <= 255) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 170) && (tcAccIn <= 253) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (tcLoadIn == 225) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (uartDataIn == 23)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (uartDataIn == 220) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (uartDataIn == 124)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 127) ##3 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (uartDataIn == 117)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (tcLoadIn == 126)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (uartDataIn == 137)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (tcAccIn == 4) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (tcLoadIn == 106)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 108) ##3 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (uartStatIn == 202) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (uartStatIn == 71)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (immData == 140) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (aluOut == 164) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 128) && (aluOut <= 255) ##4 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (tcAccIn == 236)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (immData == 34) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 86) ##1 (accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 189) && (tcAccIn <= 255) ##3 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) && (immData >= 121) && (immData <= 253) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (accMuxOut == 61)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (tcLoadIn == 150)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 189) ##3 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (immData == 99) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 161) && (aluOut <= 207) ##2 (uartDataIn >= 2) && (uartDataIn <= 102) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (tcLoadIn == 63) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (tcAccIn == 238) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 191) && (tcAccIn <= 255) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (immData == 170)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (tcAccIn >= 135) && (tcAccIn <= 243) ##1 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (immData == 25)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (uartStatIn == 166)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (uartStatIn == 10)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (accMuxOut == 225)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (tcLoadIn == 130) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (uartStatIn == 3)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (uartDataIn == 201)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (uartStatIn == 227)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (immData == 61)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (immData == 199)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (uartStatIn == 214)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (tcAccIn == 203)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (tcAccIn == 234)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (uartStatIn == 195)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (uartDataIn == 227)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (uartDataIn == 206)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (tcAccIn == 104) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (uartStatIn == 40) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (tcAccIn == 158)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (uartDataIn == 83)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 185) && (uartStatIn <= 207) ##4 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) && (aluOut >= 139) && (aluOut <= 196) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 3) && (uartStatIn <= 55) ##3 (uartDataIn >= 83) && (uartDataIn <= 133) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (uartDataIn == 225) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (accMuxOut == 238)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (tcAccIn == 144)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 165) ##1 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 255) ##4 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (uartStatIn == 201) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (uartDataIn == 91) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 79) ##1 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (accMuxOut == 4) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (accMuxSel == 8) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (immData == 239) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0) ##2 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (uartStatIn == 191)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##1 (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19) ##1 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (immData == 213) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (aluOut == 204) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 63) && (aluOut <= 125) ##1 (accMuxOut >= 117) && (accMuxOut <= 157) && (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (aluOut == 237) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (uartDataIn == 170) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) ##1 (immData == 143)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (tcLoadIn == 20) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 53) ##4 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (aluOut == 171) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (uartDataIn == 216) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (uartStatIn == 31) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (tcAccIn == 35) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (aluOut == 65) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (immData == 93) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (uartStatIn == 144) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##2 (tcAccIn == 98) ##2 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (tcAccIn == 78)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##1 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 167) && (aluOut <= 255) ##1 (accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 203) && (aluOut <= 255) ##2 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 85) ##1 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 198) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (uartStatIn == 220)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (immData == 162)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (tcLoadIn == 181) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 55)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 190) && (uartStatIn <= 219) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 189) && (immData <= 255) ##3 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (aluOut == 19)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (uartStatIn == 40)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (immData == 98)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (tcAccIn == 169)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (tcLoadIn == 172)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (aluOut == 185)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (uartStatIn == 61)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (immData == 14)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (tcAccIn == 55)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (aluOut == 37)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (tcAccIn == 70)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (immData == 57)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (uartStatIn == 8) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (uartStatIn == 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (aluOut == 199) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (tcAccIn == 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (immData == 62)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (aluOut == 88)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (tcAccIn == 166)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 73) && (aluOut <= 115) ##1 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (aluOut == 211)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (tcLoadIn == 61)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (tcLoadIn == 93)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 51) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 155) ##3 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##2 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 70)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##3 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (uartStatIn >= 139) && (uartStatIn <= 253) ##1 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 43) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 187) && (accMuxOut <= 198) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 38) && (tcAccIn <= 76) ##3 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (tcLoadIn == 198)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (uartStatIn == 129)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 62)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (uartStatIn >= 139) && (uartStatIn <= 186) ##1 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 121) && (tcAccIn <= 187) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 3) && (uartStatIn <= 46) ##3 (uartDataIn >= 83) && (uartDataIn <= 133) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 198) && (tcLoadIn <= 208) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (immData == 28)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (tcAccIn == 206) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 143)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 15) ##1 (accMuxOut >= 117) && (accMuxOut <= 157) && (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 125) && (aluOut <= 188) ##2 (accMuxOut >= 11) && (accMuxOut <= 24) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 73) && (aluOut == 2)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 46) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (tcAccIn == 140)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##1 (aluOut >= 139) && (aluOut <= 252) ##3 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 210) && (tcAccIn <= 255) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 60)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (aluOut == 70)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 57) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (immData == 216)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##3 (uartDataIn >= 2) && (uartDataIn <= 73) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (aluOut == 228) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (tcLoadIn == 234) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 162) && (tcAccIn <= 208) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 237)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (uartStatIn == 115) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 40) && (aluOut <= 84) ##3 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (tcLoadIn == 249) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (tcAccIn == 251) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) && (tcAccIn >= 64) && (tcAccIn <= 88) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 133)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (immData == 62) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (uartDataIn == 17) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (uartDataIn == 170) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (uartStatIn == 148) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (aluOut == 121)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##3 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 193) && (accMuxOut <= 198) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 95) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 91)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (tcAccIn == 118) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (uartStatIn == 61) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 129) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (aluOut == 203) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 95) && (aluOut <= 146) ##3 (uartDataIn >= 2) && (uartDataIn <= 73) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (uartStatIn == 140) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 8) && (immData <= 26) ##2 (immData == 157) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (tcLoadIn == 172) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 187) && (accMuxOut <= 208) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (uartDataIn == 171) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (aluOut == 66) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (uartDataIn == 50) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (aluOut == 126)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (tcLoadIn == 28) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##1 (aluOut >= 139) && (aluOut <= 187) ##3 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (tcAccIn == 219) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (uartStatIn == 185) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 84) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) && (immData >= 212) && (immData <= 253) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (tcAccIn == 53) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (immData == 165)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (aluOut == 81) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (aluOut == 240)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (immData == 126)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) && (tcLoadIn >= 123) && (tcLoadIn <= 243) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (uartDataIn == 183) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (tcLoadIn == 121) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (aluOut == 214)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (tcAccIn >= 125) && (tcAccIn <= 185) ##1 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 219)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (tcLoadIn == 91) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 24) ##1 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (tcLoadIn == 105)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (tcLoadIn == 90) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 133)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (aluOut == 52)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (aluOut == 7)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (tcLoadIn == 227) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (aluOut == 84)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 0)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (tcAccIn == 165) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (tcAccIn == 200)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (tcAccIn == 169) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 121) && (tcAccIn <= 187) ##1 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (immData == 83)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (aluOut == 25) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (tcLoadIn == 39)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) ##3 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (tcAccIn == 2)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (uartDataIn == 164) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 24) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (tcAccIn == 142) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (tcAccIn == 227) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (tcLoadIn == 89)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (uartStatIn == 199) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (immData == 52)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 85) && (aluOut <= 137) ##1 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (immData == 158)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (uartDataIn == 96) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (aluOut == 19) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 196) && (aluOut <= 255) ##2 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 86)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 62) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (aluOut == 95) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (immData == 172) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 150) && (tcLoadIn == 35)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##3 (tcAccIn == 79) ##1 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (uartStatIn == 37) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 208) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) && (uartDataIn >= 141) && (uartDataIn <= 172) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 60) && (uartStatIn <= 123) ##3 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (uartStatIn == 1) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (tcAccIn == 82) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (tcAccIn == 145) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 141) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (uartStatIn == 87) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (tcLoadIn == 17) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (uartDataIn == 95) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (immData == 252) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (uartStatIn == 203) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) && (uartStatIn >= 3) && (uartStatIn <= 55) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (aluOut == 44) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (tcAccIn == 61) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 51) && (tcLoadIn <= 99) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 139) && (aluOut <= 195) ##1 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (tcLoadIn == 180) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (tcAccIn == 75) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 207) && (aluOut <= 255) ##1 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##2 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (accMuxOut == 213) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (tcAccIn == 24) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 170) && (tcAccIn <= 255) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##2 (tcLoadIn >= 3) && (tcLoadIn <= 65) ##2 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (uartStatIn == 200) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##1 (aluOut >= 139) && (aluOut <= 161) ##3 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (uartStatIn == 169) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (uartStatIn == 191) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 62) && (uartStatIn <= 123) ##1 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (tcAccIn == 13) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 50) && (uartDataIn <= 97) ##3 (uartDataIn >= 2) && (uartDataIn <= 73) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) && (tcAccIn >= 64) && (tcAccIn <= 75) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 189) && (tcAccIn <= 253) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 74) && (tcLoadIn <= 132) ##1 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (uartDataIn == 114) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 193) && (accMuxOut <= 208) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (tcLoadIn == 108) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (aluOut == 213) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (tcAccIn == 47) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (immData == 150) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 95) && (aluOut <= 146) ##2 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (tcLoadIn == 43) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 106) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (immData == 152) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##1 (aluOut >= 18) && (aluOut <= 252) ##3 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (uartDataIn == 0) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 170) && (tcAccIn <= 255) ##2 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 163) && (tcAccIn <= 208) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (immData == 7) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) && (uartStatIn >= 37) && (uartStatIn <= 69) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 35) && (tcAccIn <= 71) ##3 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (aluOut == 121) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (aluOut == 97) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (uartDataIn == 75) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (uartDataIn == 89) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (immData == 229) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (uartStatIn == 150) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (immData == 164) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (immData == 221) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (uartDataIn == 156) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (aluOut == 151) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##1 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (immData == 232) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (aluOut == 59) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (uartDataIn == 23) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 82) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##2 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (tcAccIn == 106) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (tcLoadIn == 68) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (tcLoadIn == 125) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 59) && (uartStatIn <= 123) ##3 (uartDataIn >= 2) && (uartDataIn <= 73) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##1 (accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 208) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (tcLoadIn == 58) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (tcLoadIn == 121) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##1 (accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 255) ##1 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 62) && (accMuxOut <= 110) && (tcLoadIn == 129) ##1 1) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) && (uartDataIn >= 89) && (uartDataIn <= 130) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (tcLoadIn == 208) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (tcLoadIn == 11) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (uartStatIn == 20) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (immData == 137) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 56) && (uartStatIn <= 112) ##3 (uartDataIn >= 2) && (uartDataIn <= 73) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##4 (accMuxOut >= 55) && (accMuxOut <= 73) && (accMuxSel == 0)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (tcLoadIn == 172) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (tcAccIn == 227) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) && (uartDataIn >= 99) && (uartDataIn <= 130) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3) ##2 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) && (tcLoadIn >= 4) && (tcLoadIn <= 243) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (uartStatIn == 82) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (uartDataIn == 135) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) && (uartStatIn >= 46) && (uartStatIn <= 93) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (tcAccIn == 73) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (tcLoadIn == 105) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (immData == 54) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (aluOut == 65) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (aluOut == 66) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (uartDataIn == 129) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (tcLoadIn == 210) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 148) && (aluOut <= 202) ##2 (immData == 13) ##2 1) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (tcLoadIn == 17) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (tcAccIn == 168) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (tcAccIn == 167) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (tcLoadIn == 3) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 87) && (tcAccIn <= 172) ##3 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (aluOut == 17) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (tcLoadIn == 42) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (aluOut == 205) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (aluOut == 233) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (aluOut == 237) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (uartDataIn == 42) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (immData == 220) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (uartStatIn == 104) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (immData == 248) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (uartDataIn == 99) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##2 (tcLoadIn >= 3) && (tcLoadIn <= 118) ##2 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 77) && (tcAccIn <= 119) ##2 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (uartStatIn == 11) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (uartStatIn == 40) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (uartStatIn == 96) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (uartStatIn == 248) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##2 (immData >= 80) && (immData <= 156) ##2 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (tcAccIn == 158) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (immData == 118) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (uartDataIn == 39) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (uartStatIn == 110) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (tcAccIn == 136) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (uartDataIn == 255) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##2 (tcLoadIn >= 6) && (tcLoadIn <= 132) ##2 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (immData == 47) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (aluOut == 19) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (aluOut == 195) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) && (uartDataIn >= 119) && (uartDataIn <= 151) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (tcAccIn == 95) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##2 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##1 (tcAccIn >= 160) && (tcAccIn <= 199) ##3 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (immData == 21) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (aluOut == 89) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (immData == 235) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (tcLoadIn == 117) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (tcLoadIn == 211) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 28) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) && (uartStatIn >= 3) && (uartStatIn <= 93) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (tcLoadIn == 190) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (aluOut == 248) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##2 (immData >= 80) && (immData <= 121) ##2 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (tcAccIn == 77) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (aluOut == 117) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 133) && (uartDataIn <= 192) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (tcLoadIn == 137) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (tcLoadIn == 21) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (uartStatIn == 120) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (immData == 39) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##1 (tcAccIn >= 147) && (tcAccIn <= 199) ##3 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (immData == 77) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (tcLoadIn == 228) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (immData == 28) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (immData == 38) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (tcLoadIn == 93) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (tcAccIn == 12) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) && (tcAccIn >= 45) && (tcAccIn <= 75) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (tcAccIn == 64) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (immData == 138) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (uartDataIn == 163) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##1 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (aluOut == 186) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (aluOut == 40) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (aluOut == 89) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) && (tcAccIn >= 19) && (tcAccIn <= 100) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) && (tcLoadIn >= 13) && (tcLoadIn <= 229) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##2 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (tcAccIn == 142) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##2 (tcLoadIn >= 6) && (tcLoadIn <= 97) ##2 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 192) ##3 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (tcAccIn == 28) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 46) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (tcAccIn == 40) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (uartStatIn == 40) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##1 (accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 12) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (uartStatIn == 241) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (tcAccIn == 97) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##1 (uartStatIn >= 130) && (uartStatIn <= 254) ##3 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (aluOut == 216) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##1 (tcAccIn >= 129) && (tcAccIn <= 255) ##3 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 30) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) ##1 (accMuxOut == 73) ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 167) && (tcAccIn <= 255) ##1 (accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##4 (accMuxOut == 57)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (immData == 101) ##3 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (aluOut == 75) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (immData == 253) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (aluOut == 128) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (aluOut == 214) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (immData == 249) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (uartStatIn == 4) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (uartStatIn == 160) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (uartStatIn == 238) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (uartDataIn == 130) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (immData >= 34) && (immData <= 61) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 152) && (uartDataIn <= 205) ##2 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (tcAccIn == 27) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (uartStatIn == 63) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (uartDataIn == 125) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (tcLoadIn == 175) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (tcLoadIn == 191) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 188) && (tcAccIn <= 255) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (accMuxSel == 1) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (aluOut == 35) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (tcLoadIn == 6) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (accMuxOut == 84) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (immData == 130) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (accMuxOut == 125) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (accMuxOut == 198) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (immData == 102) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (tcAccIn == 72) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 165) && (tcAccIn <= 255) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) && (uartDataIn >= 99) && (uartDataIn <= 163) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 64) && (tcAccIn <= 97) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 12) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (aluOut >= 66) && (aluOut <= 150) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) && (tcAccIn >= 19) && (tcAccIn <= 75) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (tcAccIn == 126) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (tcAccIn == 57) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (tcAccIn == 243) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 62) ##4 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 81) ##1 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (tcAccIn == 26) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##1 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (immData == 6) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (tcLoadIn == 123) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) && (uartDataIn >= 72) && (uartDataIn <= 147) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (aluOut == 198) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 5) && (aluOut <= 53) ##1 (tcAccIn == 127)) |-> (aluOut >= 73) && (aluOut <= 115));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 255) ##2 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (uartDataIn == 84) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##1 (immData >= 128) && (immData <= 255) ##3 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##2 (uartStatIn == 11) ##1 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##1 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 119) && (immData <= 186) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 122) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##3 (tcLoadIn >= 12) && (tcLoadIn <= 142) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 156) ##2 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 121) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) && (uartStatIn >= 3) && (uartStatIn <= 118) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 16) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (immData >= 8) && (immData <= 47) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) && (aluOut >= 36) && (aluOut <= 196) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (immData >= 8) && (immData <= 61) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 207) && (aluOut <= 255) ##1 (accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##1 (accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 54) ##1 (accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##1 (tcLoadIn >= 135) && (tcLoadIn <= 255) ##3 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##2 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 57) ##1 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 80) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 81) ##2 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) && (aluOut >= 89) && (aluOut <= 158) ##4 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 188) ##2 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) ##1 (uartStatIn >= 35) && (uartStatIn <= 120) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##2 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 86) ##2 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) && (tcLoadIn >= 5) && (tcLoadIn <= 81) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) ##1 (uartStatIn >= 6) && (uartStatIn <= 123) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) ##1 (uartStatIn >= 6) && (uartStatIn <= 83) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 166) ##2 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 176) && (tcAccIn <= 252) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 57) ##1 (accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (uartStatIn == 255)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (aluOut == 42)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##2 (uartDataIn >= 149) && (uartDataIn <= 200) ##2 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (tcLoadIn == 46)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (accMuxOut == 192)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 81) ##2 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (aluOut == 121)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (tcLoadIn == 244)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (immData == 181)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 15) ##1 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 212) && (immData <= 253) ##3 (uartDataIn >= 83) && (uartDataIn <= 133) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (uartStatIn == 170)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (tcAccIn == 52)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##2 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 82) && (aluOut <= 167) ##2 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (uartStatIn == 248)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 58) && (tcAccIn <= 121) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##3 (accMuxSel >= 0) && (accMuxSel <= 8) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##1 (uartStatIn >= 208) && (uartStatIn <= 254) ##3 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 124) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (tcAccIn == 100)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##2 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (aluOut == 36)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (tcAccIn == 2)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (tcLoadIn == 182)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (tcAccIn == 124)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (uartStatIn == 30)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (immData == 201)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (tcLoadIn == 187)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (uartStatIn == 90)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 38) && (tcAccIn <= 76) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##1 (uartStatIn >= 192) && (uartStatIn <= 254) ##3 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (aluOut == 57)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 155) ##3 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (immData == 23)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (aluOut == 1)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (tcLoadIn == 108)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (immData == 22)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 197) && (tcAccIn <= 255) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 47) && (uartDataIn <= 70) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (immData == 205)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (immData == 64)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (tcAccIn == 188)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (tcLoadIn == 165)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (uartStatIn == 83)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (tcAccIn == 50)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (immData == 111)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (uartStatIn == 245)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 56) && (uartStatIn <= 112) ##1 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (uartStatIn == 222)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (aluOut == 51)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (tcLoadIn == 13)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (accMuxOut == 248)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (tcAccIn == 69)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (accMuxSel == 6)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (tcAccIn == 174)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##1 (immData >= 193) && (immData <= 255) ##3 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (tcLoadIn == 51)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##1 (immData >= 210) && (immData <= 255) ##3 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (aluOut == 213)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 56) && (aluOut <= 115) ##1 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##3 (accMuxOut == 182)) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 1) && (aluOut <= 59) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##1 (immData >= 205) && (immData <= 255) ##3 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 83) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (tcAccIn == 88) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (tcAccIn == 150) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##1 (accMuxSel >= 7) && (accMuxSel <= 15) ##3 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (tcAccIn >= 11) && (tcAccIn <= 97) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##1 (tcLoadIn >= 205) && (tcLoadIn <= 255) ##3 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (accMuxOut == 230) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 59) && (uartStatIn <= 123) ##2 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##1 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (uartDataIn == 185) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 101) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (immData == 95) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (uartStatIn == 69) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (accMuxOut == 177) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 1) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (uartStatIn == 226) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##1 (accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (tcLoadIn == 176) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (immData == 173) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) && (immData >= 100) && (immData <= 179) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 142) && (aluOut <= 201) ##4 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (immData == 8) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 59) && (aluOut <= 119) ##3 (tcLoadIn >= 0) && (tcLoadIn <= 126) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 230) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (tcLoadIn == 131) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (tcAccIn == 182) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##1 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 65) ##1 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 62) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##1 (uartDataIn >= 159) && (uartDataIn <= 205) ##3 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (tcLoadIn == 13) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (immData == 255)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (tcLoadIn == 63) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 81) ##1 (accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 1) && (aluOut <= 75) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) && (uartDataIn >= 6) && (uartDataIn <= 130) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 15) ##1 (accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (uartStatIn == 195) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (uartStatIn == 103) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (accMuxOut == 215) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (uartDataIn == 45)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (aluOut == 98)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 207) && (aluOut <= 255) ##2 (uartDataIn >= 2) && (uartDataIn <= 73) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##3 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 148) && (aluOut <= 200) ##4 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (immData == 255) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##1 (accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (uartStatIn == 37) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (tcAccIn == 7) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (aluOut == 215)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (tcAccIn == 212) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (tcLoadIn == 130)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 98) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 214)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (tcAccIn == 40) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (uartDataIn == 13)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (tcLoadIn == 122)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (uartStatIn == 215) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##3 (uartDataIn >= 83) && (uartDataIn <= 133) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 1) && (accMuxSel <= 2) ##3 (uartDataIn >= 83) && (uartDataIn <= 133) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (uartDataIn == 212)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (tcLoadIn == 171) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (immData == 230)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (immData == 48)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (tcLoadIn == 153) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 126) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (immData == 13) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 240)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (uartDataIn == 63) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 3) && (uartStatIn <= 118) ##3 (uartDataIn >= 83) && (uartDataIn <= 133) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (immData == 213) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (immData == 13)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 55) && (aluOut <= 105) ##1 (accMuxOut >= 117) && (accMuxOut <= 157) && (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (uartDataIn == 247)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (aluOut == 7)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (tcLoadIn == 12)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 212)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (accMuxOut == 0) && (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (immData == 213)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 27) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 49) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (uartDataIn == 212) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (uartDataIn == 207) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) && (immData >= 8) && (immData <= 101) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (uartStatIn == 145)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (uartDataIn == 45) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (uartStatIn == 173) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (tcAccIn == 111) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 224) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##2 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (immData == 104) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (tcAccIn == 30) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (uartStatIn == 21)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 56) && (uartStatIn <= 112) ##2 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 30) ##1 (tcLoadIn == 112) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (uartStatIn == 142)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 42)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (uartStatIn == 61)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 37) ##4 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (uartDataIn == 211)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (tcLoadIn == 112)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##1 (tcLoadIn >= 199) && (tcLoadIn <= 255) ##3 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (uartDataIn == 55)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (aluOut == 32)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##3 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (aluOut == 231)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (aluOut == 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) && (tcLoadIn == 154)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##3 (immData >= 23) && (immData <= 123) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) ##1 (immData >= 28) && (immData <= 149) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 180) ##3 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##3 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##3 (accMuxSel >= 5) && (accMuxSel <= 9) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 255) ##2 (uartDataIn >= 2) && (uartDataIn <= 73) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) ##1 (accMuxOut >= 0) && (accMuxOut <= 33) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 190) && (aluOut <= 255) ##1 (accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##2 (aluOut >= 138) && (aluOut <= 253) ##2 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 128) && (tcAccIn <= 253) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (uartStatIn == 1) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) ##1 (accMuxOut >= 0) && (accMuxOut <= 201) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##3 (immData >= 69) && (immData <= 128) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) ##1 (immData >= 75) && (immData <= 137) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (immData == 143) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) ##1 (accMuxOut >= 0) && (accMuxOut <= 4) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 1) && (aluOut <= 41) ##4 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) ##1 (immData >= 4) && (immData <= 124) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##2 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##1 (uartDataIn >= 159) && (uartDataIn <= 255) ##3 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (uartDataIn == 25) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (tcLoadIn == 231) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (tcAccIn == 190) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (aluOut == 224) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##3 (aluOut >= 130) && (aluOut <= 255) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) ##1 (accMuxSel >= 6) && (accMuxSel <= 9) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 128) && (aluOut <= 255) ##1 (accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 52) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (tcLoadIn == 0) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##2 (uartDataIn >= 85) && (uartDataIn <= 161) ##2 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (tcAccIn == 250) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (uartStatIn == 183) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (immData == 89) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (uartStatIn == 188) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) && (immData >= 138) && (immData <= 179) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 128) ##1 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 209) && (uartDataIn <= 255) ##3 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 31) ##1 (accMuxSel == 5) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (aluOut == 168) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (uartDataIn == 90) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (uartDataIn == 215) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##1 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 198) && (tcLoadIn <= 229) ##3 (uartDataIn >= 83) && (uartDataIn <= 133) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (uartStatIn == 46) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (tcAccIn == 191) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 75) && (tcAccIn <= 138) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 31) ##1 (tcLoadIn == 133) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (aluOut == 161) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (aluOut == 157) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (aluOut == 36) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (uartDataIn == 87) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (uartDataIn == 30) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (immData == 33) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 255) ##1 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (immData == 32) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (uartStatIn == 30) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (tcLoadIn == 105) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 31) ##1 (aluOut == 105) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (tcLoadIn == 171) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (aluOut == 127) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 126) ##2 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 188) && (tcAccIn <= 255) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (tcAccIn == 68) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 100) && (tcAccIn <= 151) ##2 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) ##1 (aluOut >= 156) && (aluOut <= 199) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (immData == 149) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (uartStatIn == 9) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (tcLoadIn == 108) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (immData == 63) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (immData == 77) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) ##1 (immData >= 28) && (immData <= 105) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (tcAccIn == 185) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (uartStatIn == 208) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (tcLoadIn == 110) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 46) && (uartStatIn <= 93) ##3 (uartDataIn >= 83) && (uartDataIn <= 133) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 130) && (immData <= 252) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##2 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (uartDataIn == 26) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) ##1 (aluOut >= 163) && (aluOut <= 195) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (tcLoadIn == 61) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (tcLoadIn == 229) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (aluOut == 107) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (uartStatIn == 19) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (uartDataIn == 23) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (immData == 162) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (immData == 193) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (immData == 34) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (uartDataIn == 43) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##3 (uartStatIn >= 0) && (uartStatIn <= 95) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (uartDataIn == 212) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (tcLoadIn == 205) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (tcAccIn == 40) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (tcAccIn == 92) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (tcAccIn == 4) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 189) && (immData <= 255) ##1 (accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (uartStatIn == 103) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 157) && (uartDataIn <= 207) ##1 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 127) ##4 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 193) && (tcLoadIn <= 229) ##3 (uartDataIn >= 83) && (uartDataIn <= 133) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 170) && (tcAccIn <= 255) ##3 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##1 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##2 (aluOut >= 193) && (aluOut <= 253) ##2 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (tcAccIn == 28) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 99) && (uartDataIn <= 163) ##1 (uartDataIn >= 2) && (uartDataIn <= 73) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##3 (uartDataIn == 152) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) ##1 (accMuxOut == 0) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) ##1 (aluOut >= 141) && (aluOut <= 199) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (uartDataIn == 173) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 87) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (tcLoadIn == 198) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) ##1 (accMuxOut >= 0) && (accMuxOut <= 89) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (uartStatIn == 228) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) ##1 (uartDataIn >= 2) && (uartDataIn <= 15) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 163) && (immData <= 233) ##3 (uartDataIn >= 83) && (uartDataIn <= 133) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (uartDataIn == 252) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) ##1 (uartStatIn >= 80) && (uartStatIn <= 135) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 3) && (uartStatIn <= 133) ##3 (uartDataIn >= 83) && (uartDataIn <= 133) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 162) && (tcLoadIn <= 255) ##4 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 209) && (uartStatIn <= 255) ##2 (uartDataIn >= 2) && (uartDataIn <= 73) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (tcLoadIn == 94) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 3) && (uartStatIn <= 93) ##3 (uartDataIn >= 83) && (uartDataIn <= 133) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 59) && (aluOut <= 119) ##2 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (immData == 98) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##3 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (uartStatIn == 150) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (immData == 152) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##3 (immData >= 83) && (immData <= 123) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 89) && (aluOut <= 158) ##3 (uartDataIn >= 83) && (uartDataIn <= 133) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 70) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 82) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (aluOut == 109) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) && (uartStatIn >= 0) && (uartStatIn <= 107) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) && (uartStatIn >= 60) && (uartStatIn <= 107) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (aluOut == 80) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (immData == 162) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (uartStatIn == 168) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (immData == 242) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (immData == 106) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (immData == 39) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 168) && (tcAccIn <= 254) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (aluOut == 2) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 59) && (aluOut <= 119) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##2 (aluOut >= 181) && (aluOut <= 253) ##2 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##3 (aluOut >= 181) && (aluOut <= 255) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 31) ##2 (accMuxSel == 11) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (tcLoadIn == 199) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (uartDataIn == 148) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) && (uartStatIn >= 0) && (uartStatIn <= 91) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (tcLoadIn == 6) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 189) ##4 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (tcLoadIn == 125) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (aluOut == 161) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 8) && (accMuxSel <= 15) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 122) && (uartStatIn <= 225) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 53) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (tcAccIn == 70) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (uartStatIn == 31) ##4 (accMuxOut == 0)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (uartStatIn == 237) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (uartDataIn == 20) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##1 (accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##2 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (aluOut == 125) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (tcAccIn == 82) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (tcLoadIn == 24) ##4 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 24) ##1 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 31) ##3 (aluOut == 165) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 99) && (uartDataIn <= 150) ##1 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##2 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 94) && (tcAccIn <= 178) ##1 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 167) && (tcAccIn <= 255) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 124) && (tcAccIn <= 255) ##4 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) ##1 (uartStatIn >= 82) && (uartStatIn <= 148) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 165) ##1 (accMuxOut >= 235) && (accMuxOut <= 251) ##1 (tcAccIn == 4)) |-> (aluOut >= 0) && (aluOut <= 39));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 83) ##1 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 255) ##3 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 26) && (accMuxOut <= 78) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) ##1 (tcAccIn >= 68) && (tcAccIn <= 129) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 211) && (tcAccIn <= 253) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 31) ##3 (accMuxSel == 8) ##1 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 190) && (uartStatIn <= 255) ##1 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 164) && (tcLoadIn <= 255) ##1 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 58) && (aluOut <= 117) ##3 (tcLoadIn >= 0) && (tcLoadIn <= 126) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 167) && (tcAccIn <= 253) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) ##1 (accMuxOut >= 0) && (accMuxOut <= 95) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) && (uartStatIn == 31) ##2 (accMuxOut == 0) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##1 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##3 (tcLoadIn == 127) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 254) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 170) && (tcAccIn <= 255) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 209) && (uartStatIn <= 255) ##1 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 8) && (accMuxSel <= 10) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 87) && (immData <= 171) ##2 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) ##1 (uartStatIn >= 82) && (uartStatIn <= 130) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 59) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 2) && (tcAccIn <= 66) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (aluOut == 127)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (uartStatIn == 182)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (tcLoadIn == 41)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (uartStatIn == 12)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 188) && (uartStatIn <= 255) ##2 (accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (aluOut == 1)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (aluOut == 23)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (aluOut == 108)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (aluOut == 230)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (uartStatIn == 129)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (uartStatIn == 147)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (uartStatIn == 83)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (uartDataIn == 243)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (aluOut == 99)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (immData == 82)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (tcLoadIn == 112)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (uartDataIn == 196)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (uartDataIn == 252)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 167) && (tcAccIn <= 255) ##3 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 190) && (uartStatIn <= 255) ##2 (uartDataIn >= 2) && (uartDataIn <= 73) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 161) ##1 (tcAccIn >= 95) && (tcAccIn <= 163) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 166) ##1 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (uartDataIn == 110)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 198) && (tcAccIn <= 253) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##4 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (uartDataIn == 185)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (uartDataIn == 207)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (uartDataIn == 178)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (tcLoadIn == 91)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (tcLoadIn == 83)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (tcLoadIn == 98)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 81) ##1 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (tcLoadIn == 113)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (tcLoadIn == 131)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (tcLoadIn == 150)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##4 (uartDataIn == 47)) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut == 127)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (accMuxOut == 143)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 155) ##3 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (uartStatIn == 52)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 167) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (accMuxOut == 127)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (uartStatIn == 70)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (tcLoadIn == 3)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (immData == 5) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 67) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 91) ##1 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 56) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 2) && (tcAccIn <= 74) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (uartStatIn == 168)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##1 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##3 (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (uartStatIn == 187)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut == 171)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (tcLoadIn == 48) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##3 (uartDataIn >= 114) && (uartDataIn <= 173) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut == 186)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (tcLoadIn == 172)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 119) && (accMuxOut <= 167) ##4 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (tcLoadIn == 56)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (tcLoadIn == 243)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut == 76)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (uartStatIn == 101) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut == 65)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut == 89)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 86) ##1 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (aluOut == 253) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (tcLoadIn == 36)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut == 211)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 117) ##4 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (uartStatIn == 123)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 56) && (uartStatIn <= 112) ##1 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 129) && (uartDataIn <= 255) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (tcLoadIn == 4)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (uartDataIn == 50) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 255) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (tcLoadIn == 17)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 66) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (tcLoadIn == 2)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (uartStatIn == 184)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (tcLoadIn == 99)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut == 183)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut == 142)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (uartStatIn == 140)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (tcAccIn == 234)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut == 72)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) ##1 (uartStatIn == 6)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 38) && (tcAccIn <= 76) ##1 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (uartStatIn == 71) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##3 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (aluOut == 177) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (immData == 3) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (aluOut == 231) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 87) && (immData <= 130) ##3 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (tcLoadIn == 253) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 201) && (immData <= 255) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 58) && (tcAccIn <= 121) ##3 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 199) && (tcLoadIn <= 255) ##1 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (accMuxOut == 144) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 80) ##3 (accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 86) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (accMuxOut == 19) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (accMuxOut == 121) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (immData == 17) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (immData == 241) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##1 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (tcLoadIn == 129) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 99) && (uartDataIn <= 130) ##1 (uartDataIn >= 2) && (uartDataIn <= 73) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (tcAccIn == 6) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 8) ##2 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (aluOut == 217) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (uartStatIn == 44) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) ##4 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (uartDataIn == 121) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (tcLoadIn == 230) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (tcLoadIn == 171) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (aluOut == 126) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (aluOut == 16) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (tcLoadIn == 148) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 85) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 55) && (uartStatIn <= 111) ##1 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (tcAccIn == 152) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (uartStatIn == 175) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (uartStatIn == 51) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (uartStatIn == 123) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (uartDataIn == 113) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (uartStatIn == 207) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (immData == 236) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##2 (accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (uartDataIn == 75) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (tcAccIn == 144) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (tcAccIn == 19) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (uartDataIn == 242) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (uartDataIn == 110) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##3 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (immData == 235) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##3 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (immData == 211) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (tcAccIn == 18) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##2 (uartDataIn >= 2) && (uartDataIn <= 73) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (accMuxOut == 123) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (tcLoadIn == 81) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (tcAccIn == 100) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (uartDataIn == 199) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##2 (tcLoadIn == 92) ##2 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (tcAccIn == 168) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 72) && (tcAccIn <= 116) ##3 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (uartDataIn == 186) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 5) ##2 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (immData == 133) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (uartDataIn == 230)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 106) && (tcAccIn <= 129) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 131) ##3 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 159) && (immData <= 253) ##3 (uartDataIn >= 83) && (uartDataIn <= 133) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 59) && (uartStatIn <= 119) ##1 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 129) && (accMuxOut <= 189) ##3 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 24) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (tcAccIn == 91)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (tcLoadIn == 141)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (accMuxOut == 254) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (tcAccIn == 242)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (tcLoadIn == 140) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (accMuxOut == 216) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (aluOut == 90) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (uartDataIn == 134) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (immData == 84)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (uartDataIn == 187) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (immData == 51)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (accMuxSel == 0) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (uartStatIn == 116) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (uartStatIn == 193) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (uartStatIn == 45) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (uartStatIn == 96) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9) ##3 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 57) && (tcAccIn <= 119) ##2 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 122) ##1 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 50) && (uartDataIn <= 97) ##2 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (uartDataIn == 152) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (tcLoadIn == 187)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (accMuxSel == 3) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (uartDataIn == 73)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (uartStatIn == 23) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 15) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (tcAccIn == 102) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (aluOut == 97) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (uartStatIn == 27) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (immData == 128)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 148) && (tcAccIn <= 201) ##4 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (immData == 124) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (tcLoadIn == 129)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (uartDataIn == 248)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (uartStatIn == 156)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (aluOut == 101) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (tcLoadIn == 245)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (aluOut == 249) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (tcAccIn == 143)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (immData == 152)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (tcAccIn == 81)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (tcLoadIn == 96) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (uartStatIn == 252)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (uartStatIn == 140)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (immData == 57) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (immData == 89)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (accMuxSel == 15) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (tcAccIn == 97) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (uartStatIn == 16)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (uartStatIn == 241)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (tcAccIn == 146) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (uartDataIn == 166)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (aluOut == 133) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##1 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (uartDataIn == 78)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (tcAccIn == 248)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (tcAccIn == 207)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (aluOut == 132) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (uartDataIn == 30)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (accMuxOut == 102) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (accMuxSel == 14)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##1 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (uartStatIn == 247) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (uartDataIn == 72)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 179) ##4 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (tcLoadIn == 56)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (immData == 70) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (tcAccIn == 69)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (aluOut == 62) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 36) && (uartDataIn <= 66) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (immData == 10) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 189) ##2 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 58) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (tcLoadIn == 226) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 80) && (tcAccIn <= 164) ##2 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (tcLoadIn == 175)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (immData == 254) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (tcAccIn == 11) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (immData == 207) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) ##1 (accMuxOut == 84)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (tcAccIn == 230) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (tcAccIn == 27) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (uartStatIn == 233) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (immData == 216) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (immData == 112) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 81) ##3 (accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (aluOut == 60) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 92) ##1 (immData == 60) ##3 1) |-> (tcAccIn >= 157) && (tcAccIn <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 89) && (aluOut <= 150) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 245) ##1 (immData >= 15) && (immData <= 69) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (immData == 119) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (tcAccIn == 109) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (immData == 156) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (immData == 249) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (uartDataIn == 194) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (aluOut == 37) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (uartStatIn == 228) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 116) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 141) && (uartDataIn <= 151) ##3 (uartDataIn >= 83) && (uartDataIn <= 133) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 51) && (tcAccIn <= 102) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (uartStatIn == 241) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (uartDataIn == 120) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (aluOut >= 81) && (aluOut <= 124) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (uartDataIn == 211) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 57) && (immData <= 114) ##3 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (uartDataIn == 111) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (tcAccIn == 177) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (tcLoadIn == 23) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 117) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 205) && (uartDataIn <= 255) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (uartDataIn == 245) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (uartStatIn == 7) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (uartStatIn == 6) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (aluOut == 21) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (aluOut == 119) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 180) && (aluOut <= 254) ##2 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (tcAccIn == 69) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (aluOut >= 89) && (aluOut <= 148) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 245) && (tcLoadIn >= 32) && (tcLoadIn <= 214) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 59) ##3 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (uartDataIn == 144) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (accMuxOut == 215) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (uartDataIn == 198) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (uartStatIn == 140) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (uartStatIn == 40) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (uartStatIn == 244) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (aluOut == 103) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (aluOut == 49) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 43) && (tcAccIn <= 83) ##4 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (tcLoadIn == 92) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (immData == 253) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (accMuxOut == 40) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (tcLoadIn == 204) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (uartDataIn == 202) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 245) && (aluOut >= 74) && (aluOut <= 128) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (uartDataIn == 143) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (tcLoadIn >= 204) && (tcLoadIn <= 214) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 237) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 53) && (aluOut <= 98) ##3 (tcLoadIn >= 0) && (tcLoadIn <= 126) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 38) ##1 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 245) ##1 (aluOut >= 85) && (aluOut <= 203) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 245) && (tcAccIn >= 197) && (tcAccIn <= 245) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 87) && (tcAccIn <= 169) ##2 (accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 4) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 102) ##1 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (tcLoadIn == 127) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (aluOut == 113) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (uartStatIn == 248) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##1 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (aluOut == 158) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (immData == 237) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (immData == 38) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##1 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 205) && (uartDataIn <= 255) ##1 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (uartDataIn == 230) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (tcAccIn == 134) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (tcAccIn == 245) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (aluOut >= 82) && (aluOut <= 85) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (uartDataIn == 235) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (uartStatIn == 114) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 245) && (accMuxSel == 3) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (uartStatIn == 145) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 60) && (uartStatIn <= 123) ##1 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (aluOut == 68) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (aluOut == 74) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (uartStatIn == 176) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (aluOut == 215) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (immData >= 15) && (immData <= 26) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 245) ##1 (accMuxSel == 7) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (tcLoadIn == 108) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (uartStatIn == 42) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (uartStatIn == 101) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 243) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 241) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (tcLoadIn == 61) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (uartDataIn == 70) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 245) ##1 (uartStatIn >= 38) && (uartStatIn <= 147) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (tcLoadIn == 229) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (aluOut == 185) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (uartStatIn == 109) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (tcLoadIn == 181) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (tcLoadIn == 223) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (uartStatIn == 59) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 245) ##1 (tcAccIn >= 193) && (tcAccIn <= 225) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (uartDataIn == 242) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (immData == 54) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 245) ##1 (accMuxSel >= 7) && (accMuxSel <= 8) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (uartStatIn == 237) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (uartDataIn == 82) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (aluOut == 180) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (immData == 170) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (uartDataIn == 243) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (immData == 224) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (immData == 193) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 245) ##2 (accMuxSel == 8) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (tcLoadIn == 175) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (uartDataIn == 228) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 245) ##3 (immData == 235) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (aluOut == 101) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (accMuxOut == 197) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (tcLoadIn == 47) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 208) && (tcAccIn <= 255) ##1 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##2 (uartStatIn == 18) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 245) && (accMuxSel >= 3) && (accMuxSel <= 4) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 245) && (immData >= 173) && (immData <= 193) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 245) && (uartStatIn >= 161) && (uartStatIn <= 228) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) && (tcLoadIn == 32) ##4 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##2 (uartDataIn >= 2) && (uartDataIn <= 73) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 54) ##2 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 245) ##3 (accMuxSel == 2) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (aluOut == 96) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (immData == 201)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (accMuxOut == 198)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (uartStatIn == 105)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (tcAccIn == 171)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (tcLoadIn == 141) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (aluOut == 155)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (immData == 40)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (aluOut == 92)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (accMuxOut == 199)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (aluOut == 49)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (uartStatIn == 46)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (immData == 198) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (uartStatIn == 145)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 115) && (tcLoadIn <= 229) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (immData == 13)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (tcLoadIn == 49)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (tcAccIn == 252) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (tcAccIn == 199)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (tcLoadIn == 110) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (aluOut == 97)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (immData == 233)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (uartDataIn == 14) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 15) ##3 (accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (immData == 84) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (aluOut == 49) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (uartStatIn == 57)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 129) && (accMuxOut <= 189) ##4 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 68) && (uartDataIn <= 130) ##1 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (accMuxSel == 10) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (accMuxSel == 3)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (accMuxOut == 233) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (uartStatIn == 172)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 61) && (immData <= 122) ##3 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 151) ##1 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (uartStatIn == 19)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 87) && (tcAccIn <= 169) ##1 (accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 208) && (uartDataIn <= 254) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (tcAccIn == 80) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (aluOut == 81)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (aluOut == 180)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (tcAccIn == 240)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (uartDataIn == 73) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (aluOut == 127) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 183) && (uartDataIn <= 254) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (tcLoadIn == 53)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (tcLoadIn == 198)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 53) && (aluOut <= 103) ##3 (tcLoadIn >= 0) && (tcLoadIn <= 126) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (immData == 134)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (aluOut == 178) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (tcAccIn == 158)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (uartDataIn == 226) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (tcLoadIn == 27)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (uartDataIn == 156) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (uartStatIn == 196) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (uartStatIn == 106) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 106) && (tcAccIn <= 168) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (immData == 191)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (immData == 137)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (uartStatIn == 155) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (accMuxOut == 49)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (aluOut == 132) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (uartDataIn == 63) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 26) && (tcLoadIn <= 53) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 113) && (uartStatIn <= 162) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##2 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (tcLoadIn == 26)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (tcLoadIn == 124)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 58) ##4 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 122) && (immData <= 184) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (immData == 43)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (tcLoadIn == 105) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (tcAccIn == 114)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (tcAccIn == 225) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (uartStatIn == 147) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##1 (accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (uartStatIn == 216)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (aluOut == 236)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (uartStatIn == 233)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (aluOut == 18) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (immData == 163)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (uartStatIn == 16) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (tcAccIn == 47) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (aluOut == 203) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (tcLoadIn == 89)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##1 (immData == 69) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (accMuxOut == 236)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (uartStatIn == 209)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (tcAccIn == 25)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##4 (tcLoadIn == 208)) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (tcLoadIn == 245) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (uartDataIn == 242) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (uartDataIn == 204) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 34) && (tcLoadIn <= 45) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (uartDataIn == 81) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (immData == 42) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 69) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (tcLoadIn == 167) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (immData == 162) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (immData == 159) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (aluOut == 46) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (immData == 143) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (tcAccIn == 98) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (tcAccIn == 218) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 61) && (immData <= 122) ##2 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (tcLoadIn == 77) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (tcAccIn == 220) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (aluOut == 239) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (uartDataIn == 196) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (uartDataIn == 20) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##1 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (tcAccIn == 211) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (immData == 69) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (tcAccIn == 138) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 255) ##1 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##4 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (tcLoadIn == 106) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 78) ##1 (accMuxSel == 8)) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (aluOut == 223) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (immData == 139) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 54) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##1 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (uartDataIn == 207) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (uartStatIn == 194) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (tcLoadIn == 3) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (immData == 32) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 96) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (tcLoadIn == 70) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (aluOut == 37) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (aluOut == 216) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (tcLoadIn == 114) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (uartStatIn == 67) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (immData == 207) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (tcAccIn == 166) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (uartStatIn == 104) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (uartDataIn == 33) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (immData == 76) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (uartDataIn == 139) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (uartDataIn == 66) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (aluOut == 131) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (tcAccIn == 217) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (tcAccIn == 126) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 209) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (uartStatIn == 24) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (aluOut == 84) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 77) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 231) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (tcAccIn == 180) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 9) && (uartDataIn <= 45) ##4 (tcAccIn == 100)) |-> (uartDataIn >= 51) && (uartDataIn <= 98));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (uartStatIn == 228) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (uartStatIn == 16) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (tcAccIn == 70) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (tcAccIn == 182) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (tcLoadIn == 81) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (uartDataIn == 29) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (uartStatIn == 73) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (aluOut == 89) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (tcAccIn == 226) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 151) && (aluOut <= 168) ##1 (aluOut >= 201) && (aluOut <= 255) ##1 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (immData == 96) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (aluOut >= 95) && (aluOut <= 158) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 62) && (tcLoadIn <= 120) ##3 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (tcLoadIn == 61) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (uartStatIn == 227) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (accMuxOut == 31) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (immData == 147) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 126) && (accMuxOut <= 159) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 27) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 89) && (uartDataIn <= 130) ##1 (uartDataIn >= 2) && (uartDataIn <= 73) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (uartDataIn == 186) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (tcLoadIn == 114) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##3 (accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (tcLoadIn == 31) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (aluOut == 186) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 106) && (tcAccIn <= 144) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 5) && (accMuxSel <= 8) ##1 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (aluOut == 103) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (uartDataIn == 36) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 129) && (uartStatIn <= 251) ##1 (aluOut >= 132) && (aluOut <= 255) ##1 (tcAccIn == 2) ##1 1) |-> (aluOut >= 34) && (aluOut <= 72));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (aluOut == 120) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 96) && (tcLoadIn == 131) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (aluOut == 59) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 229) && (accMuxOut <= 249) ##3 (tcAccIn == 78) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 192));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 127) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##1 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 5) && (accMuxSel <= 8) ##1 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcAccIn == 26) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 125) && (accMuxOut <= 134) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (immData == 188) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 48) && (tcAccIn <= 97) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 130) ##3 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 48) && (tcAccIn <= 99) ##2 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (aluOut >= 6) && (aluOut <= 82) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 80) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (aluOut >= 34) && (aluOut <= 124) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 54) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 58) ##1 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (uartDataIn == 34) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcLoadIn == 151) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 222) && (uartDataIn <= 249) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 46) && (aluOut <= 94) ##4 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 126) && (immData <= 255) ##3 (accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 5) && (accMuxSel <= 8) ##2 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 255) ##2 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3) ##4 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (aluOut == 113) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (uartDataIn == 23) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 77) && (tcAccIn <= 118) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 127) ##3 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 187) && (uartStatIn <= 255) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcLoadIn == 193) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 76) && (tcAccIn <= 121) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 102) ##3 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##2 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (accMuxOut == 26) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (uartStatIn == 220) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 15) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 123) && (uartStatIn <= 186) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 126) && (accMuxOut <= 133) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 89) ##1 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 209) && (uartDataIn <= 255) ##2 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 69) ##3 (accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 126) && (accMuxOut <= 129) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (uartDataIn == 166) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcAccIn == 17) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (uartStatIn == 162) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcAccIn == 46) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (tcLoadIn >= 170) && (tcLoadIn <= 207) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (uartDataIn >= 10) && (uartDataIn <= 126) ##1 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (uartStatIn == 166) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19) ##3 (accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##1 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 34) && (tcLoadIn <= 42) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (immData == 100) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 56) ##3 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (aluOut >= 7) && (aluOut <= 84) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 61) && (tcAccIn <= 79) ##3 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (aluOut == 205) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##3 (accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 189) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (tcLoadIn >= 170) && (tcLoadIn <= 243) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcLoadIn == 159) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##3 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 41) && (uartDataIn <= 85) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcAccIn == 69) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 63) && (aluOut <= 125) ##2 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcLoadIn == 109) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (immData == 148) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (aluOut == 64) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcAccIn == 219) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (uartStatIn == 106) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcLoadIn == 184) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (aluOut == 229) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (uartDataIn == 15) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (uartDataIn == 52) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 52) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (uartStatIn >= 133) && (uartStatIn <= 237) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (aluOut == 245) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 8) ##1 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (uartStatIn >= 175) && (uartStatIn <= 238) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 94) && (tcAccIn <= 176) ##3 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcLoadIn == 35) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (accMuxOut == 31) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 63) && (tcAccIn <= 89) ##2 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##3 (accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##2 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (uartStatIn == 168) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (uartStatIn == 187) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (uartStatIn == 229) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (uartStatIn == 239) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 128) && (immData <= 255) ##3 (accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (aluOut == 201) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 9) ##1 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcLoadIn == 107) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (accMuxSel == 9) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (aluOut == 31) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 189) && (uartStatIn <= 255) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (accMuxOut == 201) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcLoadIn == 164) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (immData == 94) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (uartDataIn >= 111) && (uartDataIn <= 171) ##1 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (immData == 6) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcAccIn == 141) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (uartDataIn == 189) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (immData == 138) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (aluOut == 66) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (immData == 65) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (aluOut == 79) ##2 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 83) && (aluOut <= 168) ##2 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcAccIn >= 8) && (tcAccIn <= 69) ##1 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 190) && (uartDataIn <= 254) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (aluOut == 108)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (aluOut == 75)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (aluOut == 49)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (aluOut == 17)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 220) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (tcAccIn == 101) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 239) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (tcAccIn == 80) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 46) ##3 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (aluOut == 36) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (uartStatIn >= 119) && (uartStatIn <= 238) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (uartStatIn == 240) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (uartStatIn == 4)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (uartStatIn >= 3) && (uartStatIn <= 123) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 5) && (accMuxSel <= 8) ##3 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (immData == 188)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (tcLoadIn == 170) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (tcLoadIn == 35)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 36) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (tcLoadIn == 63)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (tcLoadIn == 213)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 239) && (uartStatIn == 220) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 126) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (immData == 163) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (aluOut >= 6) && (aluOut <= 40) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (uartStatIn >= 182) && (uartStatIn <= 238) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (uartDataIn >= 123) && (uartDataIn <= 243) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 144) && (accMuxOut <= 155) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 106) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 240) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (immData == 36) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (tcLoadIn == 108) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (immData == 228) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 108) ##4 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 4) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 181) && (uartDataIn <= 254) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (uartStatIn == 238)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (tcAccIn == 69) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (aluOut == 60) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (aluOut == 119) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (uartStatIn == 107)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (uartStatIn == 248) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 87) && (tcAccIn <= 172) ##4 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (immData == 93) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (tcAccIn == 68) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (accMuxOut == 125)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (aluOut == 153) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (aluOut == 254)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 95) && (aluOut <= 147) ##2 (accMuxSel == 2) ##2 (uartDataIn == 144)) |-> (aluOut >= 161) && (aluOut <= 207));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (immData == 54)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (uartDataIn == 14)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (uartDataIn == 125)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (uartDataIn == 145)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 86) ##3 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 175) && (uartDataIn <= 254) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 64) && (immData <= 124) ##4 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (uartDataIn == 61)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (immData == 224)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 117) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (accMuxOut == 24)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (uartStatIn == 30)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 149) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 198) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (uartDataIn >= 91) && (uartDataIn <= 117) ##1 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (immData == 86) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 194) && (tcLoadIn <= 221) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 171) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (immData == 58) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (tcLoadIn == 201)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (tcLoadIn == 89)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 190) && (uartStatIn <= 255) ##3 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (uartDataIn >= 84) && (uartDataIn <= 159) ##1 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (uartDataIn == 114)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (tcLoadIn == 24)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (tcLoadIn == 105)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 58) ##2 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (aluOut == 92)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (accMuxSel >= 0) && (accMuxSel <= 1) ##1 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (uartStatIn == 157)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 172) && (uartDataIn <= 254) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 180) ##2 (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 220) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 34) && (tcLoadIn <= 51) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcLoadIn >= 80) && (tcLoadIn <= 153) ##1 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (tcLoadIn >= 123) && (tcLoadIn <= 243) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 173) && (immData <= 255) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (uartStatIn == 206)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 144) && (uartDataIn <= 254) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) ##1 (aluOut == 183)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (tcAccIn == 217) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (tcAccIn == 125) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (tcAccIn == 169) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (tcAccIn == 193) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (uartStatIn == 107) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (aluOut == 112) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (tcAccIn == 54)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (tcAccIn == 50) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (uartDataIn >= 91) && (uartDataIn <= 143) ##1 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (aluOut == 89) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (aluOut == 124) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (tcLoadIn == 91) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (tcLoadIn == 171) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 54) ##1 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 8) ##4 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (uartStatIn == 157)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (tcLoadIn == 46) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (tcLoadIn == 250) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 192) && (uartDataIn <= 255) ##2 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (immData == 205)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (immData == 121) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (immData == 136) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (immData == 237) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (tcAccIn == 36)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (uartStatIn == 37) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (aluOut == 214) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (tcAccIn == 195) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 176) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 115) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (tcAccIn == 48)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (tcAccIn == 69)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (tcAccIn == 72)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 126) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 53) && (aluOut <= 105) ##3 (tcLoadIn >= 0) && (tcLoadIn <= 126) ##1 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (immData >= 111) && (immData <= 253) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (uartStatIn == 201) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (aluOut == 95) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 (accMuxSel == 4)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (uartDataIn == 48)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 72) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (tcAccIn == 205) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (uartStatIn == 160) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (tcLoadIn == 191) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (accMuxOut == 121)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (tcAccIn == 248) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (tcLoadIn == 175) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 35) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (immData == 255) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (immData == 9) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (tcLoadIn == 230) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (uartStatIn == 14)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (uartDataIn == 65)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (immData == 157)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (aluOut == 98) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##3 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxOut == 129) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (uartStatIn == 130)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (uartDataIn == 72) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (uartDataIn == 40)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (uartStatIn == 238)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (immData == 105)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (immData == 158)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (immData == 187)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (immData == 231)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (accMuxSel == 1)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (immData == 129) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (immData == 22) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (tcAccIn == 30) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (tcLoadIn == 238) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (uartStatIn == 215)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (immData == 180) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (uartDataIn == 30)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (uartStatIn == 107)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (tcAccIn == 233) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (uartStatIn == 44) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (tcLoadIn == 112) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (uartDataIn == 65) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (uartStatIn == 65)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (uartDataIn == 243) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3) ##3 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (uartDataIn == 77)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 165) && (tcAccIn <= 180) ##1 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (uartDataIn == 223) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (uartStatIn == 38) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (accMuxSel == 2) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (immData == 80)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 51) && (tcAccIn <= 79) ##3 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (immData == 126) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (uartStatIn == 104)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcLoadIn >= 7) && (tcLoadIn <= 135) ##1 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (uartDataIn == 171)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 99) && (uartDataIn <= 151) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (uartDataIn == 14)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (immData == 17) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (tcAccIn == 249) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (tcLoadIn == 89)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 24) ##3 (accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 84) ##4 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 60) && (uartStatIn <= 123) ##4 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (accMuxOut == 40)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 173) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (uartDataIn == 189) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 130) && (immData <= 179) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (uartStatIn == 237) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 108) && (tcAccIn <= 178) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (accMuxSel >= 2) && (accMuxSel <= 5) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (immData == 8) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcLoadIn >= 7) && (tcLoadIn <= 252) ##1 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 15) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (tcAccIn == 214)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 145) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (aluOut == 28) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (uartStatIn == 10) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (immData == 152) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (uartStatIn == 105)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (uartDataIn == 80) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcAccIn >= 8) && (tcAccIn <= 121) ##1 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (uartDataIn == 43) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (immData == 223) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (aluOut == 61) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (uartStatIn == 139) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (uartDataIn == 254) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (immData == 47) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 129) && (uartStatIn <= 186) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 191) && (uartDataIn <= 255) ##2 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (immData == 187) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (uartDataIn == 192) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (uartDataIn == 6) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (uartDataIn == 13) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 45) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (uartDataIn == 181) ##1 1) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 100) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (immData == 142) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (aluOut == 114) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (uartStatIn == 60)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 215) && (accMuxOut <= 250) && (aluOut == 16) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##3 (tcAccIn == 185)) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 21) && (aluOut <= 81) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 70) ##1 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (aluOut == 49) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (tcAccIn >= 155) && (tcAccIn <= 207) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (tcAccIn >= 45) && (tcAccIn <= 82) ##1 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 82) && (immData <= 166) ##3 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 127)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 6) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (aluOut == 240) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (tcLoadIn == 92) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (aluOut == 163) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 83)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (aluOut == 47) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##2 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (tcLoadIn == 9)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 184) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (tcAccIn == 60) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (tcAccIn == 158) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 254) ##4 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 34)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 5) ##4 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 70)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 57) ##3 (accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (uartStatIn == 90) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (tcAccIn == 223)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (tcAccIn == 220) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (tcAccIn == 239) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (aluOut == 165) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (uartStatIn == 184) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (immData == 221) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (aluOut == 36) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (tcLoadIn == 113)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (tcAccIn >= 107) && (tcAccIn <= 178) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (tcLoadIn == 170) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 53) && (aluOut <= 103) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (uartStatIn == 80) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (uartStatIn == 161)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 184) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (tcLoadIn == 35)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 79) ##3 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (tcAccIn == 229)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (tcLoadIn == 110)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (aluOut == 80) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 237) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 65) ##3 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (uartStatIn >= 3) && (uartStatIn <= 84) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (tcLoadIn == 211) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 168) && (immData <= 255) ##3 (accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (tcLoadIn == 183) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (tcLoadIn == 55)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (tcAccIn == 232)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (uartStatIn == 99)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (uartStatIn == 225)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 20)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (immData == 94) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (immData == 44) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (tcAccIn == 172) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (uartStatIn == 94)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 76) && (uartStatIn <= 161) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (uartStatIn == 237)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (tcLoadIn == 9) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (uartStatIn == 14) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (uartStatIn == 107)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (uartStatIn == 150)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 66) ##3 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15) ##3 (accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (uartDataIn == 87) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (tcAccIn == 177) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##2 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (aluOut == 181) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (tcLoadIn == 77) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 119)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (tcAccIn == 13)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 7) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (aluOut == 50) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (uartStatIn == 233) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (tcAccIn == 41) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (tcAccIn == 3) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (tcLoadIn == 224) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 85)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (tcLoadIn == 109)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (uartDataIn == 96) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 117) && (accMuxOut <= 159) && (aluOut >= 7) && (aluOut <= 21) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (aluOut == 58) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 38) && (tcAccIn <= 76) ##3 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 4) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (immData == 220)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (tcLoadIn == 219) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (immData == 248) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (tcLoadIn == 10) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 27) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 126)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (tcLoadIn == 32) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (uartStatIn == 120) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (tcAccIn == 250)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (uartStatIn == 122) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (uartStatIn == 147) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (uartStatIn == 26) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (tcLoadIn == 41)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (tcLoadIn == 126)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (aluOut == 250) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 12) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (immData == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 39) && (tcAccIn <= 79) ##3 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (tcAccIn == 84)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (tcAccIn == 189) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (aluOut == 170) ##3 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (uartStatIn == 85)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 243)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 221) && (uartDataIn <= 254) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 39) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##2 (tcAccIn == 235) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 41) ##3 (accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 224) && (accMuxOut <= 254) ##3 (accMuxOut >= 101) && (accMuxOut <= 127)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 80) && (uartStatIn <= 165) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 53) ##3 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 179) && (accMuxOut <= 218) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 239) ##1 (tcLoadIn == 44)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 166) && (uartDataIn <= 255) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##3 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##1 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 63) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 165) && (tcLoadIn <= 229) ##3 (uartDataIn >= 83) && (uartDataIn <= 133) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 35) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 59) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 239) ##1 (uartDataIn == 222)) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) && (immData >= 88) && (immData <= 149) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 36) ##3 (accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 80) ##3 (accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (immData >= 82) && (immData <= 140) ##1 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 193) && (uartStatIn <= 225) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 87) && (immData <= 171) ##4 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9) ##1 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254) ##3 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 36) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 54) ##3 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 31) ##2 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 42) && (aluOut <= 81) ##2 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 201) ##1 (immData >= 93) && (immData <= 160) ##1 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 151) && (accMuxOut <= 205) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 254) ##3 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##1 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 123) ##3 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##2 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##3 (accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 126) && (uartStatIn <= 188) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 176) && (uartDataIn <= 255) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 78) && (uartStatIn <= 162) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 53) && (tcAccIn <= 116) ##2 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 180) && (uartDataIn <= 255) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 44) ##3 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##3 (accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##2 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 140) ##1 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 83) && (uartDataIn <= 167) ##3 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 254) ##3 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 3) ##4 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 162) && (tcAccIn <= 208) ##4 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 63) && (aluOut <= 125) ##4 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 134) && (uartDataIn <= 254) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 2) && (aluOut <= 124) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 125) && (tcLoadIn <= 255) ##4 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 167) && (immData <= 255) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 58) && (tcAccIn <= 121) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 37) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 156) ##2 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 126) && (immData <= 132) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 12) && (accMuxSel <= 15) ##4 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##3 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 64) && (uartStatIn <= 131) ##4 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 206) && (accMuxOut <= 254) ##3 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 49) ##3 (accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##2 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 119) && (accMuxOut <= 167) ##1 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 45) ##3 (accMuxOut >= 117) && (accMuxOut <= 159) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 83) ##3 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 15) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 80) && (uartDataIn <= 165) ##1 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 5) && (accMuxSel <= 7) ##3 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0) ##1 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 80) && (tcAccIn <= 164) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##3 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 41) ##3 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##2 (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 141) && (uartDataIn <= 167) ##3 (uartDataIn >= 83) && (uartDataIn <= 133) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 128) ##4 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 87) && (immData <= 171) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##1 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##3 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 70) && (aluOut <= 131) ##4 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 88) && (immData <= 174) ##3 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 2) && (aluOut <= 73) ##1 (tcLoadIn >= 85) && (tcLoadIn <= 165) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 165) && (tcAccIn <= 208) ##1 (accMuxOut >= 117) && (accMuxOut <= 157) && (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 58) ##3 (accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 83) && (aluOut <= 168) ##3 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 102) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 45) ##3 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##4 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 62) ##3 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 51) ##3 (accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 188) ##1 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 84) && (aluOut <= 171) ##3 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##3 (accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##3 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 150) && (uartStatIn <= 203) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##1 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 175) && (uartStatIn <= 225) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 207) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 117) && (tcAccIn <= 162) ##2 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 161) && (uartStatIn <= 255) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 8) && (accMuxSel <= 15) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 106) ##2 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 3) && (accMuxSel <= 4) ##4 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 189) && (uartStatIn <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 189) && (aluOut <= 253) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 180) ##3 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 206) ##4 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 15) ##1 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 24) ##3 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 192) && (tcLoadIn <= 255) ##4 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 159) && (tcAccIn <= 208) ##1 (accMuxOut >= 117) && (accMuxOut <= 157) && (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 5) && (accMuxOut <= 49) ##2 (immData == 157) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 131) ##3 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##3 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##3 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 6) ##4 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) ##2 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##4 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 5) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 129) && (accMuxOut <= 189) ##4 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##3 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##3 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 82) ##2 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 87) && (immData <= 171) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 152) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 70) ##3 (accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 255) ##2 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 195) && (uartStatIn <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 208) && (aluOut <= 253) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254) ##3 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 128) && (uartDataIn <= 254) ##1 (accMuxOut >= 170) && (accMuxOut <= 201) ##2 (accMuxSel == 7) ##1 1) |-> (aluOut >= 85) && (aluOut <= 138));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 82) && (immData <= 166) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 128) && (immData <= 255) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 81) && (tcLoadIn <= 165) ##3 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 3) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 49) ##2 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 205) && (uartDataIn <= 255) ##4 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 182) ##1 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 160) ##3 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 120) && (aluOut <= 171) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 155) ##2 (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 42) ##1 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##3 (accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3) ##2 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##3 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 157) ##3 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 159) && (uartStatIn <= 204) ##2 (aluOut >= 36) && (aluOut <= 141) ##2 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 255) ##1 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##3 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 171) && (uartDataIn <= 247) ##2 (aluOut >= 36) && (aluOut <= 141) ##2 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##3 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 52) && (aluOut <= 101) ##2 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 198) && (aluOut <= 253) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 3) && (accMuxSel <= 8) ##3 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 151) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 121) && (aluOut <= 171) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##1 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 180) ##4 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 141) && (uartDataIn <= 172) ##3 (uartDataIn >= 83) && (uartDataIn <= 133) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 166) && (uartDataIn <= 250) ##2 (aluOut >= 36) && (aluOut <= 141) ##2 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 239) && (uartDataIn <= 254) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 158) && (uartDataIn <= 202) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 201) && (tcLoadIn <= 255) ##3 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 255) ##1 (accMuxOut >= 117) && (accMuxOut <= 157) && (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 15) && (uartStatIn <= 225) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 119) && (uartDataIn <= 151) ##3 (uartDataIn >= 83) && (uartDataIn <= 133) ##1 (accMuxOut >= 55) && (accMuxOut <= 73)) |-> (uartDataIn >= 0) && (uartDataIn <= 50));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##4 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 70) ##1 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (aluOut >= 90) && (aluOut <= 168) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 83) && (aluOut <= 167) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##2 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 67) && (uartDataIn <= 131) ##3 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 12) && (accMuxSel <= 15) ##4 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 4)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 128) && (tcAccIn <= 252) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 152) && (accMuxOut <= 254) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 124) && (tcAccIn <= 255) ##2 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (immData == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##3 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (aluOut == 191)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 (accMuxSel == 0)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (immData == 54)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 76) && (tcLoadIn <= 147) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 209) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (aluOut == 92)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartDataIn == 114)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (aluOut == 108)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 30)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (aluOut == 254)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 124) && (tcAccIn <= 255) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (tcLoadIn == 105)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (tcLoadIn == 24)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (tcLoadIn == 89)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 4) && (tcLoadIn <= 229) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (uartStatIn == 92) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 117) && (aluOut <= 185) ##4 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 80) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartDataIn == 14)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (accMuxOut == 0) && (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##1 (accMuxSel == 12) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (tcLoadIn == 35)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (tcLoadIn == 44)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 8)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 87) && (tcAccIn <= 172) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##3 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (immData == 167)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartDataIn == 105)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (aluOut == 49)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (immData == 104)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 113) && (aluOut <= 179) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (aluOut == 183)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (tcLoadIn == 201)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 15) && (tcAccIn <= 134) ##2 (aluOut >= 36) && (aluOut <= 141) ##2 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 195) ##2 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (immData == 188)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##1 (accMuxOut == 0) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (immData == 174)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (aluOut == 11) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (aluOut == 249)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##4 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 54) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (tcLoadIn >= 104) && (tcLoadIn <= 187) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 52) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 107)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 206)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 130) && (uartDataIn <= 255) ##3 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (accMuxOut == 24)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 155) ##2 (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (immData == 228) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (immData == 93) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (immData == 58) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 122) && (immData <= 184) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (uartStatIn == 248) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 240) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (immData == 201) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (aluOut == 113) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (immData == 57) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxOut == 247) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 14) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 220) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxOut == 89) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (uartStatIn == 51) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (immData == 76) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (uartDataIn == 204) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (uartStatIn == 252) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 47) && (aluOut <= 92) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 11) && (accMuxSel <= 15) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##1 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (uartDataIn == 213) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxOut == 125) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 92) && (accMuxOut <= 150) ##3 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (tcLoadIn == 108) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 173) && (tcAccIn <= 255) ##2 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (aluOut >= 113) && (aluOut <= 168) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (tcAccIn == 69) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (uartStatIn == 241) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (tcAccIn == 101) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (aluOut == 60) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 95) && (aluOut <= 147) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (aluOut == 89) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (immData == 128) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (tcAccIn == 68) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (aluOut == 119) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (aluOut == 17) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (uartStatIn == 240) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (aluOut == 153) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 86) ##2 (accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 120) && (aluOut <= 186) ##4 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 48) ##1 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (immData == 25) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 117) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (tcAccIn == 80) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (uartDataIn == 171) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (aluOut == 153) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 83) && (immData <= 159) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (immData == 48) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 15) && (tcAccIn <= 91) ##2 (aluOut >= 36) && (aluOut <= 141) ##2 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (uartStatIn == 217) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 191) && (immData <= 255) ##3 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##2 (accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (aluOut == 179) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (immData == 40) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (aluOut == 250) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 170) && (uartDataIn <= 254) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (tcLoadIn == 170) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 5) && (aluOut <= 121) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (uartStatIn == 166) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 165) && (tcAccIn <= 255) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (uartStatIn == 153) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (uartStatIn == 23) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (uartStatIn == 35) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (uartDataIn == 43) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (uartDataIn == 198) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (uartDataIn == 125) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##4 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (aluOut == 199) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 254) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (uartDataIn == 88) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (uartDataIn == 247) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 121) && (tcAccIn <= 255) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (uartDataIn == 230) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (aluOut == 185) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (uartStatIn == 151) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 54) ##1 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##3 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##1 (uartDataIn == 83) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (tcLoadIn == 149) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (uartStatIn >= 252) && (uartStatIn <= 254) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (tcLoadIn == 204) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##3 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (uartDataIn == 84) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 24) ##1 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (uartStatIn >= 146) && (uartStatIn <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (aluOut == 192) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (uartStatIn == 153) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (tcAccIn == 26) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 165) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (uartDataIn == 151) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (tcLoadIn == 230) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (aluOut == 13) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (uartStatIn == 29) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (uartDataIn == 6) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (immData == 108) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (uartDataIn == 248) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (uartDataIn == 91) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 86) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (aluOut == 102) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (uartStatIn == 148) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (tcLoadIn >= 80) && (tcLoadIn <= 140) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 127) && (uartStatIn <= 255) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (immData == 64) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 6) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (tcAccIn == 84) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (uartDataIn == 145) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (aluOut == 214) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (uartStatIn == 133) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 2) && (aluOut <= 80) ##1 (tcLoadIn >= 85) && (tcLoadIn <= 165) ##2 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (tcAccIn == 198) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (aluOut == 24) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (uartDataIn == 254) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 133) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (aluOut == 189) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 5) && (accMuxOut <= 89) ##2 (immData == 157) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 223) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (uartStatIn == 15) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 148) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 6) ##4 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 86) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (tcAccIn == 12) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (uartDataIn == 13) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 18) ##1 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (tcLoadIn == 238) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (aluOut == 240) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 26) ##1 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (immData == 100) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (uartStatIn == 75) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 62) && (aluOut <= 124) ##3 (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##2 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (immData == 157) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15) ##2 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (tcLoadIn == 208) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (tcAccIn == 190) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (uartDataIn == 30) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (tcLoadIn == 7) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (aluOut == 214) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 115) && (tcLoadIn <= 147) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19) ##1 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (immData == 142) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 212) && (uartDataIn <= 253) ##4 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (uartDataIn == 166) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (uartDataIn == 100) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (aluOut == 198) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (immData == 159) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (uartDataIn == 19) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (tcLoadIn == 56) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (uartStatIn == 10) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 179) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (aluOut == 28) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (immData == 134) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (tcAccIn == 248) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9) ##1 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 80) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 180) && (uartDataIn <= 250) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 151) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 99) && (uartDataIn <= 151) ##3 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 5) ##3 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (tcAccIn == 205) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (immData == 180) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (tcLoadIn == 80) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (tcAccIn == 223) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (tcAccIn == 200) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 133) && (accMuxOut <= 167) && (immData == 9) ##4 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (uartStatIn == 254) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (uartStatIn == 76) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) && (aluOut == 150) ##1 1) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 8) ##1 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##2 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (immData == 101) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (accMuxOut == 119) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##2 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (uartDataIn == 62) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 255) ##1 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 79) && (tcAccIn <= 167) ##3 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 166) && (tcAccIn <= 255) ##1 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##2 (accMuxOut >= 66) && (accMuxOut <= 96) && (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (uartStatIn == 119) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 254) ##3 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##3 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (aluOut == 59) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 12) && (accMuxSel <= 15) ##2 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 80) ##2 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 112) && (immData <= 161) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (tcLoadIn == 57) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 93) && (aluOut <= 124) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (immData == 136)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (uartStatIn == 196) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (uartStatIn == 6) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (tcLoadIn == 125)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (tcLoadIn == 98)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (tcLoadIn == 89)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (tcLoadIn == 9)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##3 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (tcAccIn == 249)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (tcAccIn == 150)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (uartStatIn == 76)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (aluOut == 90) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (accMuxOut == 191)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (accMuxOut == 144) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (aluOut == 111) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (uartDataIn == 243)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (uartDataIn == 123) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (aluOut == 18) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (uartDataIn == 216)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (immData == 77) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (accMuxOut == 88)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (uartStatIn == 175) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (immData == 180)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 115) && (tcLoadIn <= 154) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (aluOut >= 26) && (aluOut <= 89) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (uartStatIn == 246) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (uartStatIn == 182)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (uartDataIn == 94)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (immData == 82)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (uartStatIn == 88)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 205) && (aluOut <= 255) ##3 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (uartDataIn == 239) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (uartStatIn == 175) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (immData == 156)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (aluOut == 167) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (immData == 108) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (tcAccIn == 242) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (tcLoadIn == 191)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (tcLoadIn == 113)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (tcLoadIn == 112)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (aluOut == 177) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (tcAccIn == 234) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (tcLoadIn == 92) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (uartStatIn == 222) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (immData == 241) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (accMuxOut == 165) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (tcAccIn == 82)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (immData == 206)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (tcAccIn == 43) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (uartStatIn == 150)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (uartDataIn == 63) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (tcAccIn == 4) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (tcLoadIn == 241) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 56) ##2 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (immData == 171) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (uartDataIn == 75)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 79) && (uartStatIn <= 165) ##1 (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (tcAccIn == 49) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (immData == 112)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (tcLoadIn == 13)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (accMuxOut == 144) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (uartStatIn == 107)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (immData == 152)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (uartStatIn == 159) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 47) && (immData <= 94) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 86) ##3 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (uartDataIn == 130) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 125) && (tcAccIn <= 254) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (accMuxOut == 17) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 86) ##3 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (accMuxOut == 49) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##2 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (uartStatIn == 210)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (aluOut == 111) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 7) ##3 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (tcAccIn == 237) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (uartDataIn == 113) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (uartDataIn == 113) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (uartDataIn == 196)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (uartDataIn == 54)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 255) ##2 (accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (tcLoadIn == 165) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (immData == 94)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9) ##3 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (immData == 108)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (uartStatIn == 110) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (uartStatIn == 28) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (immData == 33) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (immData == 57) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##4 (uartDataIn == 230)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (aluOut == 143) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (aluOut == 162) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (uartDataIn == 17) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (aluOut == 183) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (tcLoadIn == 56) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (aluOut == 236) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (immData == 63) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (uartStatIn == 176) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (immData == 34) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (immData == 241) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (aluOut == 137) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (tcAccIn == 144) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (uartStatIn == 0) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (accMuxOut == 143) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (immData == 114) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 122) && (immData <= 164) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##2 (uartDataIn == 143) ##1 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 254) && (uartStatIn >= 159) && (uartStatIn <= 189)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 254) && (immData >= 133) && (immData <= 169)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 254) && (tcAccIn >= 109) && (tcAccIn <= 154)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut == 116)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (tcLoadIn == 10) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (immData == 232)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (uartStatIn == 46) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (tcLoadIn == 191)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcLoadIn == 218)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (uartDataIn == 143) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (immData == 247)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartDataIn == 20)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (accMuxOut == 49) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartDataIn == 62)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartDataIn == 185)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (accMuxOut == 143) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (uartDataIn == 242) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (immData == 5) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (uartStatIn == 101) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (uartStatIn == 41) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (immData == 28) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcLoadIn == 105)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcLoadIn == 42)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (tcLoadIn == 159)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (immData == 136)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (immData == 101)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (immData == 254)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (aluOut == 183) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (immData == 239)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (immData == 150)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (immData == 57)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcLoadIn == 195)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (tcAccIn == 115)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (immData == 29)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (tcAccIn == 88)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (tcLoadIn == 137) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (tcAccIn == 241)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 151) && (uartDataIn <= 203) ##3 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartDataIn == 83)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (immData == 23)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (uartDataIn == 249)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (tcAccIn == 136)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (uartDataIn == 26) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartDataIn == 146)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (tcLoadIn == 48) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (aluOut == 17)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (uartStatIn == 6) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (uartStatIn == 187) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (tcLoadIn == 148) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (accMuxOut == 41) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (aluOut == 253) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (immData == 39) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (tcLoadIn == 95)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartDataIn == 182)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (tcAccIn == 54)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartDataIn == 251)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (uartDataIn == 253) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartDataIn == 8)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##2 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (tcLoadIn == 140) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut == 207)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (immData == 236) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 171) && (uartDataIn <= 190) ##2 (aluOut >= 36) && (aluOut <= 141) ##2 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (aluOut == 142)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (tcLoadIn == 24) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (uartStatIn == 0) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 146) && (uartStatIn <= 195) ##2 (aluOut >= 36) && (aluOut <= 141) ##2 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (uartStatIn == 147)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (uartDataIn == 88) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcLoadIn == 97)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (accMuxOut == 17)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (tcLoadIn == 241) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (tcLoadIn == 185)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (tcAccIn == 111)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (aluOut == 134)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (tcAccIn == 173) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (uartStatIn == 176) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 189) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (tcLoadIn == 126) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##3 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (immData == 77) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (uartDataIn == 50) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 105) && (tcLoadIn <= 154) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (immData == 254)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##2 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (immData == 22)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (accMuxSel == 1) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut == 251)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (tcLoadIn == 160)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (aluOut == 36)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (immData == 67)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (tcLoadIn == 226)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (aluOut == 90)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (tcLoadIn == 96)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut == 197)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 171) && (uartDataIn <= 210) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (immData == 45)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (tcLoadIn == 233)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 164) && (tcAccIn <= 209) ##1 (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (aluOut == 224) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut == 188)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 255) ##3 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 138) && (immData <= 193) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (accMuxOut == 213) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 12) && (accMuxSel <= 15) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (tcAccIn == 249)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (immData == 149)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 140) && (accMuxOut <= 178) ##3 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (uartStatIn == 207) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 140) ##2 (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (tcLoadIn == 174) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (accMuxOut == 191)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (tcLoadIn == 117)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (tcAccIn == 77)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##3 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (accMuxOut == 254)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (aluOut == 213) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (aluOut == 167) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (aluOut == 120)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (aluOut == 158)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##1 (accMuxOut == 197)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (immData == 63) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (aluOut == 242)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (aluOut == 160) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) ##3 (accMuxSel == 2)) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##2 (uartStatIn == 35) ##2 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 167) && (aluOut <= 255) ##2 (accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (tcAccIn == 47) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (aluOut == 102) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 34) ##2 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 166) && (uartDataIn <= 255) ##3 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (uartDataIn == 244)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##3 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 181) && (tcLoadIn <= 198) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (immData == 4)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (uartStatIn == 233)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (tcAccIn == 4)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (tcLoadIn == 52)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (accMuxOut == 66)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (tcAccIn == 135)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (immData == 143) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (immData == 247)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 99) && (tcAccIn <= 186) ##1 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (tcLoadIn == 208)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (tcAccIn == 26) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (uartDataIn == 106)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (immData == 235)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (immData == 85)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 126) && (immData <= 255) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (accMuxOut == 52)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (tcLoadIn == 137)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (uartDataIn == 220)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (aluOut == 3)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##2 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 155) ##1 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (tcAccIn == 128)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (uartDataIn == 45)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (tcAccIn == 92)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (accMuxOut == 95)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (uartDataIn == 242)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (accMuxOut == 4)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (tcAccIn == 255) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (tcLoadIn == 49)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (uartDataIn == 252)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (immData == 207)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 123) ##3 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (tcAccIn == 147) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (aluOut == 27) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (tcLoadIn == 20)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (uartDataIn == 206) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (aluOut == 156)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (tcLoadIn == 95)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (tcAccIn == 88)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (tcLoadIn == 151) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (immData == 114)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##3 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 126) ##1 (accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (aluOut == 115) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##4 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (tcLoadIn == 180) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (uartStatIn == 248)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (aluOut == 109)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (tcLoadIn == 235)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (uartStatIn == 153) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (uartDataIn == 34) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (uartStatIn == 139)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 24) ##4 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (accMuxOut == 143) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (tcAccIn == 189)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (uartDataIn == 219)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##2 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##3 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (uartStatIn == 47)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (tcAccIn == 66)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (tcLoadIn == 150) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (uartStatIn == 114)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (immData == 36) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (uartStatIn == 237)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (immData == 88)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (aluOut == 151) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (accMuxOut == 40)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 81) && (tcAccIn <= 164) ##1 (accMuxOut >= 165) && (accMuxOut <= 201) ##1 (uartDataIn == 115) ##2 1) |-> (tcAccIn >= 208) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 126) && (uartDataIn <= 253) ##3 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (immData == 221)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (accMuxOut == 238) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (uartStatIn == 153)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (tcAccIn == 12)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (tcLoadIn == 133) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (uartStatIn == 37) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (uartDataIn == 114) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (tcLoadIn == 6)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##2 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (immData == 242)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (tcLoadIn == 18)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 7) ##2 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (uartStatIn == 122)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 88) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (uartStatIn == 64) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##2 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (uartStatIn == 56)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##2 (immData == 99)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (tcLoadIn == 50)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 157) && (tcAccIn <= 205) ##1 (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (tcLoadIn == 148) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (uartStatIn == 26) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (uartDataIn == 83)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 128) && (immData <= 255) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (aluOut == 36) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (uartDataIn == 13)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (uartDataIn == 69) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (tcAccIn == 232) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (aluOut == 103)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (uartStatIn == 187) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (aluOut == 37) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (immData == 121) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (accMuxSel == 9) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (tcLoadIn == 109) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (tcLoadIn == 191)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (tcAccIn == 202)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (tcAccIn == 193)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (aluOut == 24) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (aluOut == 147) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (accMuxSel == 15) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (immData == 57) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (accMuxOut == 17) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (tcLoadIn == 189) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (aluOut == 79) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##2 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (tcLoadIn == 185) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (tcAccIn == 28) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (aluOut == 252) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (aluOut == 72) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (uartDataIn == 10) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (uartStatIn == 123) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (tcAccIn == 172)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (tcLoadIn == 229) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (aluOut == 50)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (uartDataIn == 175) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (immData == 36) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 85) && (uartStatIn <= 171) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (aluOut == 207) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (uartDataIn == 57)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (immData == 10) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (uartDataIn == 174) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (tcLoadIn == 30)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 206) && (aluOut <= 254) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (immData == 97) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (tcAccIn == 172) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 255) ##2 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 102) ##3 (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (uartDataIn == 195) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (uartDataIn == 73)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (immData == 235)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (uartDataIn == 47) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (tcLoadIn == 153) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (immData == 232) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (uartDataIn == 35) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (accMuxOut == 247) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (tcAccIn == 140) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (tcLoadIn == 85) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 207) && (aluOut <= 255) ##2 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (tcLoadIn == 186)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (uartDataIn == 247) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (immData == 142) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (accMuxOut == 177)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (aluOut == 162) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (aluOut == 113) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (uartDataIn == 102) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (uartDataIn == 123) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (accMuxOut == 76)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (tcLoadIn == 19) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (uartDataIn == 168) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (tcAccIn == 29)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 167) && (aluOut <= 255) ##3 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 85) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (tcLoadIn == 95) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (accMuxOut == 193)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 42) && (tcLoadIn <= 89) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (immData == 240)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (immData == 63) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (tcAccIn == 154) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (aluOut == 134) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 14) ##4 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (tcLoadIn == 226) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (immData == 251)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (immData == 149)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 58) && (uartStatIn <= 120) ##2 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (aluOut >= 56) && (aluOut <= 89) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (uartStatIn == 151) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (uartStatIn == 7) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (aluOut == 60) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 126) && (immData <= 255) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (immData == 45) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 206) && (uartDataIn <= 255) ##2 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (tcLoadIn == 217)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (uartDataIn == 93) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (uartDataIn == 95) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (uartDataIn == 90) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (tcAccIn == 14) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (uartDataIn == 26) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (aluOut == 17) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (accMuxOut == 193) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 118) && (tcAccIn <= 186) ##3 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 8) && (accMuxSel <= 11) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (aluOut == 124) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (aluOut == 172)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (uartDataIn == 125) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (uartDataIn == 43) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (immData == 37) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (tcLoadIn == 229) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (accMuxOut == 235)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 79) && (immData <= 159) ##1 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (tcLoadIn == 108) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (uartDataIn == 189)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (immData == 57) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (aluOut == 142) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (uartDataIn == 8) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (uartDataIn == 55) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (immData == 149) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (accMuxOut == 213)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (tcAccIn == 97) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (tcLoadIn == 10)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (aluOut == 81)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (tcAccIn == 211) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (tcLoadIn == 195) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (accMuxOut == 201)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##1 (accMuxOut >= 15) && (accMuxOut <= 17) ##1 1) |-> (tcAccIn >= 119) && (tcAccIn <= 164));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (tcAccIn == 2)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (uartStatIn == 59) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (aluOut == 195) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 17) ##4 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (immData == 150)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (immData == 121)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (immData == 34) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (uartDataIn == 238)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 129) && (uartDataIn <= 190) ##2 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (uartStatIn == 72) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (uartDataIn == 113)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (immData == 177)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (tcAccIn == 27) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 85) && (aluOut <= 101) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 118) && (tcAccIn <= 186) ##1 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (uartStatIn == 23) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (uartStatIn == 233) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##2 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (tcLoadIn == 101)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (aluOut == 91)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 204) && (uartDataIn <= 255) ##1 (accMuxOut >= 11) && (accMuxOut <= 30) ##1 (aluOut == 233) ##2 1) |-> (uartDataIn >= 152) && (uartDataIn <= 204));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (tcLoadIn == 98)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (immData == 97)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (aluOut == 146)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) ##1 (uartStatIn == 168) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (immData == 194)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (uartDataIn == 23)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (tcAccIn == 212)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##3 (uartDataIn == 189) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) ##1 (aluOut == 124)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (tcLoadIn >= 225) && (tcLoadIn <= 226) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (tcLoadIn >= 34) && (tcLoadIn <= 35) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (immData >= 0) && (immData <= 9) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (tcLoadIn == 205) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (tcLoadIn >= 122) && (tcLoadIn <= 131) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 166) && (uartDataIn <= 255) ##4 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (aluOut == 150) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (accMuxOut == 101) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (tcAccIn >= 108) && (tcAccIn <= 160) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (uartDataIn == 243) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 254) ##3 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (aluOut == 212) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (immData >= 33) && (immData <= 73) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (accMuxOut == 126) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (uartStatIn == 103) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (uartStatIn == 186) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (accMuxOut == 225) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (uartStatIn == 82) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##3 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (immData == 88) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (aluOut == 197) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##4 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 190) && (uartStatIn <= 255) ##4 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 158) && (tcAccIn <= 255) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (aluOut == 44) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 58) ##2 (aluOut == 90)) |-> (uartDataIn >= 99) && (uartDataIn <= 151));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 167) ##2 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (aluOut == 7) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (uartStatIn == 214) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 204) && (uartDataIn <= 255) ##3 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (tcAccIn == 205) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (aluOut == 199) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (uartDataIn == 65) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (tcAccIn == 106) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3) ##2 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 59) && (aluOut <= 119) ##1 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (tcLoadIn == 9) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (immData == 76) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (immData == 126) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 51) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (uartStatIn == 237) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##1 (accMuxOut >= 54) && (accMuxOut <= 91)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (tcLoadIn >= 74) && (tcLoadIn <= 132) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##2 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (tcAccIn == 151) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 204) && (uartDataIn <= 255) ##3 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 102) ##1 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (accMuxSel == 14) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##3 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 (tcLoadIn == 138)) |-> (tcAccIn >= 77) && (tcAccIn <= 118));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 180) && (accMuxOut <= 218) ##3 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 52) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 5) ##4 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 179) && (tcLoadIn <= 194) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (uartDataIn == 52) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##2 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (aluOut == 179) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (tcAccIn == 176) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 1) && (aluOut <= 53) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (tcAccIn == 98) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 129) && (immData <= 255) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (tcAccIn >= 125) && (tcAccIn <= 160) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (uartStatIn == 252) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (immData == 128) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 203) && (aluOut <= 255) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (immData == 213) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (tcAccIn == 69) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (uartStatIn == 217) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 2) && (aluOut <= 59) ##1 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) ##1 (uartDataIn == 204) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 81) && (accMuxOut <= 85) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 178) && (aluOut <= 254) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 156) ##2 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (aluOut == 58) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 59) && (tcAccIn <= 121) ##3 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (immData == 219) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##2 (accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15) ##2 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 5) && (accMuxSel <= 8) ##1 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (tcLoadIn == 16) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 93) && (aluOut <= 106) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 209) && (aluOut <= 254) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##3 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (uartStatIn == 90) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (immData == 91) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (aluOut == 26) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (tcLoadIn >= 105) && (tcLoadIn <= 162) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 51) && (uartDataIn <= 98) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 116) && (immData <= 193) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 52) ##4 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (tcAccIn == 29) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##3 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (accMuxOut == 36) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##4 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##3 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 122) ##1 (accMuxSel == 1)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 182) && (immData <= 255) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartStatIn == 153) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 5) ##3 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (uartStatIn == 73) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 57) ##2 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 45) && (tcLoadIn <= 70) ##1 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 59) && (aluOut <= 119) ##2 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 211) && (aluOut <= 254) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (tcAccIn == 255) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 122) ##1 (aluOut == 76)) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (uartDataIn == 98) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 167) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (aluOut == 102) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (uartDataIn == 48) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (immData == 36) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartDataIn == 206) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 181) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 128) ##3 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (tcLoadIn == 197) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (tcAccIn == 40)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (tcAccIn == 40) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 51) && (uartDataIn <= 98) ##2 (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 248) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartStatIn >= 112) && (uartStatIn <= 130) ##1 (immData == 157) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (immData == 123) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (aluOut == 208) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15) ##4 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (tcAccIn == 18)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartStatIn == 59) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (tcAccIn == 94) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (tcAccIn == 12)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartDataIn == 179) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 113) && (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 207) && (accMuxOut <= 254) ##3 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (tcAccIn == 206)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 82) ##2 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (tcLoadIn == 141) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (tcAccIn == 225) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartDataIn == 249) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (aluOut == 36) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (tcAccIn == 186) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (uartStatIn == 228) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (tcLoadIn == 181)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 215) ##3 (accMuxOut >= 108) && (accMuxOut <= 137) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (tcLoadIn == 172)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartStatIn == 218) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 255) ##2 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (tcAccIn == 84)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (aluOut == 43) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (tcAccIn == 55) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (aluOut == 68) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (aluOut == 96) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (accMuxSel >= 13) && (accMuxSel <= 15) ##2 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (aluOut == 252) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 86) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (aluOut == 161) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 115) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (uartDataIn == 236) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (uartStatIn == 206) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (tcLoadIn == 199) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (uartDataIn == 101) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (uartStatIn == 182)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (immData == 218)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (uartDataIn == 197)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (uartDataIn == 36) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 33) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (uartStatIn == 178)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (uartDataIn == 95) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (tcAccIn == 3) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartStatIn == 222) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (immData == 252) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (tcAccIn == 218) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 196) && (aluOut <= 254) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartDataIn == 195) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartDataIn == 244) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartDataIn == 117) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartDataIn == 212) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (tcAccIn == 107)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 6) ##3 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (tcAccIn == 74) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (tcAccIn == 200) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (uartStatIn == 201)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartDataIn == 93) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (aluOut == 218) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (accMuxSel >= 1) && (accMuxSel <= 3) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (uartStatIn == 206)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 1) && (accMuxSel <= 3) && (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (immData == 213) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (uartStatIn == 180) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (uartDataIn == 226) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (immData == 113)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (immData == 6)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (aluOut == 214) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (aluOut == 205) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (tcAccIn == 7)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (immData == 226)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartStatIn == 233) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (immData == 113) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (immData == 8) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (immData == 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 107)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (immData == 112)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (uartDataIn == 220)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartStatIn == 176) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (uartStatIn == 174)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (immData == 73) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (immData == 219)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 90) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 33)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (uartStatIn == 134)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (uartDataIn == 183)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 128) && (aluOut <= 255) ##1 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (uartDataIn == 121)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (aluOut == 150) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (tcLoadIn == 223)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (tcLoadIn == 185)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (aluOut == 21) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (tcLoadIn == 129)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (tcLoadIn == 124)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (tcLoadIn == 47)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (immData == 5) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (tcLoadIn == 176) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (aluOut == 216) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 127) ##2 (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 2) ##2 (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (immData == 76) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##2 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartStatIn == 27) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 167) ##4 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartDataIn == 143) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (immData == 99)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (tcLoadIn == 172) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (tcLoadIn == 101)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (aluOut == 39) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (tcAccIn == 100) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (aluOut == 209) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (uartStatIn == 47)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartDataIn == 241) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 122) && (uartStatIn == 134) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (tcAccIn == 115)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 242)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (tcAccIn == 12) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (aluOut == 84) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (uartStatIn == 191) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (tcLoadIn == 217) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartDataIn == 193) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (uartStatIn == 173) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (immData == 90) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (uartStatIn == 32)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (immData == 39) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 78) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##3 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartStatIn == 102) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (uartStatIn == 231) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (tcLoadIn == 0) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (uartStatIn == 209) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (tcAccIn == 50) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (aluOut == 147) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (tcAccIn == 98) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (tcAccIn == 13) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 133) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (aluOut == 79) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (tcAccIn == 13) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (tcAccIn == 126) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (tcAccIn == 142) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (tcLoadIn >= 98) && (tcLoadIn <= 132) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (immData == 99) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (immData == 140)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (immData == 241) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0) && (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (uartDataIn == 81) ##3 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (uartDataIn == 39)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 6) ##1 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (uartStatIn == 100)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (uartDataIn == 57)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 130) && (immData <= 254) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 76) && (immData <= 138) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (tcLoadIn == 197)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartStatIn == 209) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 119) && (immData <= 160) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (tcAccIn == 142)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (immData == 183)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (aluOut == 51) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (aluOut == 201) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (uartStatIn == 133) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartStatIn == 155) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (tcLoadIn == 32) ##3 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (uartDataIn == 237)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (uartStatIn == 174) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (tcAccIn == 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 157) && (uartDataIn <= 208) ##2 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 81) && (uartStatIn <= 168) ##1 (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (uartStatIn == 130) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 1) && (accMuxSel <= 2) && (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 123) && (uartDataIn == 115)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (accMuxSel >= 1) && (accMuxSel <= 2) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (tcAccIn == 129) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (uartStatIn == 13) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (aluOut == 40) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (aluOut == 139) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (aluOut == 90) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) && (aluOut >= 60) && (aluOut <= 108) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 83) ##3 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (tcLoadIn == 110) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 82) && (aluOut <= 123) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 223) && (aluOut <= 238) ##2 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 82)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9) ##3 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 108) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 57) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (aluOut == 55) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 206) ##3 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (tcAccIn == 148) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 209) && (uartDataIn <= 255) ##4 (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (tcLoadIn == 56) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (tcLoadIn == 39) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 190) && (uartDataIn <= 255) ##3 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (aluOut == 121) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##2 (aluOut >= 126) && (aluOut <= 253) ##1 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (accMuxSel == 5) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (aluOut == 236) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (immData == 90) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (aluOut == 176) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (uartStatIn == 150)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 254) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (tcLoadIn == 223) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) && (immData >= 129) && (immData <= 253) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (aluOut == 39)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (uartStatIn == 131)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (immData == 164) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 167) && (immData <= 255) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (immData == 108) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (immData == 93) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (uartDataIn == 236) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (immData == 44) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (tcLoadIn == 98) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 38) && (tcAccIn <= 76) ##4 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (uartStatIn == 225) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (uartStatIn == 201) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (tcLoadIn == 128) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (uartStatIn == 99) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (tcLoadIn == 173) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (tcAccIn == 195)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 156) && (immData <= 203) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (tcAccIn == 82)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (aluOut == 79) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 92) && (tcLoadIn <= 173) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 199)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##1 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 83) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 1) ##2 (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (tcAccIn == 62)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (immData == 158) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (uartStatIn == 173) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 60)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (tcLoadIn == 24)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 95) && (aluOut <= 147) ##4 (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 58) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 76) && (accMuxOut <= 101) && (accMuxSel == 1) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (tcAccIn == 115) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 187) && (uartDataIn <= 190) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 213) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (tcAccIn == 229) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 159) && (uartStatIn <= 176) ##2 (aluOut >= 36) && (aluOut <= 141) ##2 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (aluOut == 76) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (uartStatIn == 144) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 190) && (uartDataIn <= 255) ##4 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (tcAccIn == 250) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 57) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##3 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 207) && (accMuxOut <= 254) ##3 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 2) && (aluOut <= 92) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 144)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 5) ##3 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (aluOut == 187)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (uartStatIn == 67)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 52) && (uartDataIn <= 91) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (tcAccIn == 159)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (aluOut == 255)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (tcLoadIn == 254)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (tcLoadIn == 153)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (tcAccIn == 166)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 191) && (aluOut <= 255) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 105) && (uartStatIn <= 176) ##2 (aluOut >= 36) && (aluOut <= 141) ##2 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 1) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (uartStatIn == 91)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (aluOut == 37)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 67)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 83) && (aluOut <= 168) ##2 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (immData == 41) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 57) && (tcAccIn <= 119) ##1 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##2 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (tcLoadIn == 167)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (uartStatIn == 146)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 90)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (uartStatIn == 88) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (tcLoadIn == 125)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 173)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (uartStatIn == 168)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (aluOut == 124)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (uartStatIn == 249)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (aluOut == 80)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 119) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 60)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (immData == 194) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (uartDataIn == 113) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (tcLoadIn == 65) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3) ##3 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 54) && (accMuxOut <= 91) && (tcLoadIn == 57)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (tcLoadIn == 16) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 128) && (aluOut <= 255) ##4 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (immData == 39) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (immData == 106) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (immData == 98) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 253) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) && (uartDataIn >= 62) && (uartDataIn <= 106) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 210) && (aluOut <= 255) ##2 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 9) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 79) && (tcAccIn <= 118) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (tcLoadIn == 124) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (tcAccIn == 75) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (tcLoadIn == 81) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (tcLoadIn == 208) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (aluOut == 33) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (aluOut == 2) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (immData == 101) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (aluOut == 56) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 194) && (uartDataIn <= 253) ##3 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (aluOut == 161) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) && (uartDataIn >= 62) && (uartDataIn <= 119) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (aluOut == 252) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##1 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (aluOut == 125) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 87) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 156) ##2 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (tcLoadIn == 199) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (tcAccIn == 148) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) && (aluOut >= 47) && (aluOut <= 81) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (tcAccIn == 70) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (uartStatIn == 47) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (uartStatIn == 209) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (immData == 219) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (uartDataIn == 81) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (uartDataIn == 0) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (immData >= 75) && (immData <= 150) ##3 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (uartDataIn == 244) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (uartStatIn == 85) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 87) && (immData <= 171) ##3 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 60) && (uartStatIn <= 123) ##3 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (immData == 232) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartStatIn >= 93) && (uartStatIn <= 130) ##1 (immData == 157) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 131) ##2 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (uartDataIn == 98) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcAccIn == 150) ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (immData == 76) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (tcAccIn == 102) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) && (uartDataIn >= 3) && (uartDataIn <= 130) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 87) && (tcLoadIn == 253) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 3) && (accMuxSel <= 4) ##3 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (tcLoadIn == 198) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (immData == 6) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (tcLoadIn == 9) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (uartStatIn == 87) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (uartStatIn == 228) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (tcAccIn == 218) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (uartDataIn == 70) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (aluOut == 26) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (uartDataIn >= 150) && (uartDataIn <= 202) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##3 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 77) && (tcAccIn <= 118) ##3 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 5) && (tcLoadIn == 253) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (uartDataIn >= 166) && (uartDataIn <= 250) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (uartDataIn == 100) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##1 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (uartDataIn == 148) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (tcAccIn == 66) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 131) && (aluOut <= 187) ##4 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) && (uartStatIn >= 153) && (uartStatIn <= 253) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 128) && (aluOut <= 254) ##4 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcLoadIn == 103) ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (immData == 247) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##3 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 201) && (aluOut <= 255) ##2 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) && (uartDataIn >= 3) && (uartDataIn <= 106) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 53) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 101) && (uartStatIn == 73) ##4 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (immData == 104) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (accMuxOut == 172) ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (immData == 76) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 11) ##3 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcAccIn == 48) ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 72) && (tcAccIn <= 114) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcAccIn == 53) ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcLoadIn == 90) ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (accMuxOut == 48) ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 184) && (tcAccIn <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (uartStatIn == 204) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 128) && (tcLoadIn <= 255) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (tcLoadIn == 96) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 15) && (tcAccIn <= 134) ##1 (tcLoadIn >= 0) && (tcLoadIn <= 120) ##3 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcLoadIn == 195) ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcLoadIn == 180) ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcLoadIn == 128) ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 5) && (aluOut <= 98) ##1 (accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 48) && (accMuxOut <= 66)) |-> (aluOut >= 116) && (aluOut <= 160));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (accMuxOut == 10) ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (immData >= 75) && (immData <= 104) ##3 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 152) && (tcAccIn <= 205) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcAccIn >= 9) && (tcAccIn <= 101) ##2 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcLoadIn == 53) ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 146) && (uartStatIn <= 201) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (aluOut == 217) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcAccIn == 199) ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcLoadIn >= 153) && (tcLoadIn <= 252) ##2 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (tcAccIn >= 15) && (tcAccIn <= 134) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcLoadIn == 213) ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##3 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##2 (uartDataIn >= 187) && (uartDataIn <= 253) ##1 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##2 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 155) ##1 (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcAccIn == 211) ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (immData >= 89) && (immData <= 135) ##3 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcLoadIn >= 195) && (tcLoadIn <= 252) ##2 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcAccIn == 220) ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcAccIn == 171) ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcAccIn == 56) ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 156) && (aluOut <= 206) ##2 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 138) && (immData <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 165) && (uartStatIn <= 208) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (uartDataIn >= 194) && (uartDataIn <= 254) ##2 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 131) && (aluOut <= 254) ##4 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 205) && (aluOut <= 255) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 210) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcAccIn == 99) ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##2 (uartDataIn >= 200) && (uartDataIn <= 253) ##1 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254) ##3 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 166) && (uartDataIn <= 255) ##3 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 253) ##4 (accMuxSel == 3)) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 109) && (uartStatIn <= 176) ##2 (aluOut >= 36) && (aluOut <= 141) ##2 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 254) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 253) ##1 (tcLoadIn == 225) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcLoadIn == 136) ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcAccIn == 197) ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 82) && (tcAccIn <= 165) ##3 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (uartDataIn >= 187) && (uartDataIn <= 254) ##2 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcLoadIn == 141) ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 253) ##1 (accMuxSel == 2) ##3 1) |-> (aluOut >= 58) && (aluOut <= 119));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 49) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcAccIn >= 39) && (tcAccIn <= 45) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcLoadIn == 165) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (immData >= 212) && (immData <= 221) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (immData >= 57) && (immData <= 65) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (immData >= 94) && (immData <= 100) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcAccIn == 144) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (accMuxSel >= 6) && (accMuxSel <= 13) ##3 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 232)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 80) ##1 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (uartStatIn == 246)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (tcLoadIn == 242) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (tcAccIn == 100)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (immData == 244) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (immData >= 5) && (immData <= 119) ##1 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (tcLoadIn == 240) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 244)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (tcAccIn == 77)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (immData == 245) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (uartStatIn == 176)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (tcLoadIn == 236) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 107) && (immData <= 150) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (aluOut == 110)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 81) ##1 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (uartStatIn == 176) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (tcLoadIn == 111) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (tcLoadIn == 36) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 189) && (immData <= 255) ##3 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (uartDataIn == 161)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (tcLoadIn >= 180) && (tcLoadIn <= 252) ##2 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (uartDataIn == 58) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (uartDataIn == 75)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (accMuxOut >= 0) && (accMuxOut <= 4) ##3 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (immData >= 72) && (immData <= 143) ##1 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (aluOut == 236)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (tcLoadIn == 226) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (uartDataIn == 164)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (tcLoadIn == 249)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 4) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 250) && (tcLoadIn <= 254) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (accMuxOut == 0) ##3 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (aluOut == 50)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (tcLoadIn == 241) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (tcAccIn == 92)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (tcAccIn == 204)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (tcLoadIn == 254) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (accMuxOut == 17)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (tcAccIn == 242)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (accMuxOut == 88)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (uartDataIn == 166)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (uartStatIn == 62)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (uartDataIn == 170)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (tcAccIn == 246)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (tcLoadIn == 180)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 156) ##3 (uartDataIn >= 2) && (uartDataIn <= 73) ##1 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (aluOut >= 128) && (aluOut <= 151) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (tcLoadIn == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (tcLoadIn == 254)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (tcLoadIn == 238)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (uartDataIn == 210) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 167) && (uartStatIn <= 255) ##1 (uartStatIn == 23) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (uartDataIn == 232)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (tcAccIn == 39)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (uartStatIn >= 110) && (uartStatIn <= 239) ##2 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (immData >= 0) && (immData <= 122) ##1 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (tcLoadIn == 36)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (aluOut == 231) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (tcAccIn == 237)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (tcLoadIn == 117)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (aluOut == 161)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (tcAccIn == 180)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (aluOut == 85)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (immData == 210) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (accMuxOut >= 0) && (accMuxOut <= 17) ##3 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (tcLoadIn == 27)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (aluOut == 90) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (uartDataIn == 88)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (tcAccIn == 243)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (aluOut == 251) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (tcLoadIn == 30)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254) ##3 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 173) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (immData == 9) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (aluOut == 125)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (aluOut == 250) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (immData == 57) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 209) && (uartDataIn <= 255) ##3 (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (aluOut == 214)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 238)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 157)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (uartDataIn == 158)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (uartDataIn == 139)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 187) && (uartStatIn <= 255) ##1 (uartStatIn == 23) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (immData == 169) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 57)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 142)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 239) && (accMuxOut <= 254) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (uartDataIn == 114)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 40)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (immData == 254) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 248) && (accMuxOut <= 254) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 138) && (tcLoadIn <= 195) ##2 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (tcLoadIn == 180) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (tcAccIn >= 15) && (tcAccIn <= 91) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##3 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (accMuxOut == 199)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (aluOut == 85) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##3 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (uartDataIn == 253)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (aluOut == 92) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (immData == 238) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (aluOut == 210)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15) ##4 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (uartStatIn == 254)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (uartDataIn == 119)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (aluOut == 151)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 192) ##1 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 255) ##4 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##2 (uartDataIn >= 149) && (uartDataIn <= 253) ##1 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (aluOut == 92)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 190) && (aluOut <= 255) ##2 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (aluOut == 91)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (uartDataIn == 115)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##2 (tcAccIn >= 108) && (tcAccIn <= 158) ##1 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (aluOut == 151) ##4 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 254) && (uartStatIn == 37)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 123) ##4 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (tcAccIn == 199)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##4 (uartDataIn == 155)) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (immData == 163)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 206) && (uartDataIn <= 255) ##1 (accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 9) ##3 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 171) && (uartDataIn <= 202) ##2 (aluOut >= 36) && (aluOut <= 141) ##2 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (uartStatIn == 71)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (immData == 147)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 150) && (uartDataIn <= 202) ##2 (aluOut >= 36) && (aluOut <= 141) ##2 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 252) && (accMuxOut <= 254) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 253) && (accMuxOut <= 254) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 249) && (accMuxOut <= 254) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 15) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (uartStatIn == 16)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (accMuxOut == 159)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##1 (tcAccIn >= 129) && (tcAccIn <= 255) ##2 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (uartStatIn == 228)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (immData == 159)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (uartStatIn == 194)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (tcLoadIn == 141)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (immData == 139)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 4) ##3 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (immData == 90)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 41) ##1 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 180) && (accMuxOut <= 218) ##3 (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 45) ##1 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##3 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (tcLoadIn == 9)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (tcLoadIn == 24)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (immData == 112)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 91) && (uartStatIn <= 174) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##1 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##1 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 107) ##2 (accMuxOut >= 54) && (accMuxOut <= 91)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##2 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 255) ##3 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 121) && (immData <= 188) ##1 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (uartStatIn >= 3) && (uartStatIn <= 125) ##1 (immData == 157) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##1 (tcAccIn >= 182) && (tcAccIn <= 255) ##2 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (uartStatIn == 193)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (uartStatIn == 173)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 85) && (aluOut <= 92) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (uartStatIn == 150)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (immData == 43)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (tcAccIn == 183)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (tcAccIn == 82)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (uartStatIn == 203)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (tcLoadIn == 125)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (tcAccIn == 85)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 191) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (tcAccIn == 226)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 15) && (tcAccIn <= 91) ##1 (tcLoadIn >= 0) && (tcLoadIn <= 120) ##3 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (accMuxOut >= 0) && (accMuxOut <= 43) ##3 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 70) && (tcLoadIn <= 133) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 70) && (uartDataIn <= 129) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (immData == 244)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) && (tcAccIn >= 136) && (tcAccIn <= 189) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (immData == 164)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (tcAccIn == 60)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (tcAccIn == 74)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 125) && (aluOut <= 189) ##4 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 81) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 99) && (uartDataIn <= 151) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (tcAccIn == 70)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (tcAccIn == 104)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 172) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (tcAccIn == 211)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (immData == 152)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##3 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 76) && (tcAccIn <= 89) ##4 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (accMuxSel >= 6) && (accMuxSel <= 8) ##3 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 67) && (uartDataIn <= 131) ##2 (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (tcLoadIn == 114)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (tcLoadIn == 65)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 166) && (uartDataIn <= 250) ##1 (tcLoadIn >= 0) && (tcLoadIn <= 120) ##3 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##3 (aluOut == 108)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##4 (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (immData == 14) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (uartStatIn == 67)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (accMuxOut == 250)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartDataIn == 130) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartDataIn == 139) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (aluOut >= 96) && (aluOut <= 140) ##3 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (tcLoadIn >= 74) && (tcLoadIn <= 141) ##3 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (uartDataIn == 42)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcAccIn == 254) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (uartStatIn == 61)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (uartDataIn == 213) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254) ##4 (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 61) && (immData <= 122) ##3 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (uartStatIn == 217)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (uartDataIn == 250)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 59) ##1 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (tcLoadIn >= 167) && (tcLoadIn <= 253) ##1 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (uartStatIn == 137) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 49) ##3 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 78) && (tcAccIn <= 121) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 192) ##3 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (uartStatIn >= 159) && (uartStatIn <= 204) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (uartStatIn == 174) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (uartDataIn == 126)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 51) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) && (tcAccIn >= 113) && (tcAccIn <= 184) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##1 (accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (accMuxSel == 2) && (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 154) && (aluOut <= 204) ##4 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 245) && (accMuxOut <= 254) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (uartStatIn == 118) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (accMuxOut == 4) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcAccIn == 48) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (tcLoadIn == 210)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartStatIn == 64) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (accMuxSel >= 5) && (accMuxSel <= 8) ##3 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (tcLoadIn == 118) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (tcLoadIn == 255)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (immData == 43) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 155) && (aluOut <= 203) ##4 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 116) && (immData <= 193) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcAccIn >= 2) && (tcAccIn <= 81) ##2 (immData == 157) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (tcLoadIn == 172)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##2 (tcAccIn >= 83) && (tcAccIn <= 158) ##1 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (tcAccIn == 167)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (tcLoadIn == 9)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (uartStatIn == 192)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (tcAccIn == 169)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (tcAccIn == 159)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (tcLoadIn == 20) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (uartStatIn == 214)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (tcLoadIn == 48)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcLoadIn == 27) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 126) && (aluOut <= 190) ##2 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (uartStatIn == 48)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartStatIn == 126) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (uartStatIn == 27) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (aluOut == 199)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (tcAccIn == 65)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 16) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (aluOut == 7)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (tcAccIn == 56)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##2 (uartStatIn >= 3) && (uartStatIn <= 73) ##1 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) && (aluOut >= 18) && (aluOut <= 95) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 126) && (tcLoadIn <= 255) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (tcAccIn == 183) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 90) && (uartStatIn <= 174) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (uartDataIn == 116) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcLoadIn == 79) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcAccIn == 207) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (uartDataIn == 21)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (aluOut == 120)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (uartDataIn == 220) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (tcLoadIn >= 63) && (tcLoadIn <= 120) ##3 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (tcAccIn >= 9) && (tcAccIn <= 47) ##1 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 80) && (aluOut <= 100) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartStatIn == 187) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (aluOut >= 111) && (aluOut <= 195) ##3 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 125) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (tcAccIn == 162)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (accMuxOut == 210)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (aluOut == 252)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (uartStatIn == 23)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (tcAccIn == 82)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##1 (tcAccIn >= 211) && (tcAccIn <= 255) ##2 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (uartStatIn == 54)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 255) ##2 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (uartStatIn == 31) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (tcLoadIn >= 92) && (tcLoadIn <= 120) ##3 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartStatIn == 105) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (tcAccIn == 18) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcLoadIn == 187) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartStatIn == 140) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 128) && (aluOut <= 255) ##1 (accMuxOut >= 225) && (accMuxOut <= 252) && (uartStatIn == 23) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 95) && (aluOut <= 146) ##1 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (tcAccIn == 133)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (uartStatIn >= 146) && (uartStatIn <= 195) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (accMuxOut == 48)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 143) && (uartStatIn <= 201) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 67) ##2 (accMuxSel == 2) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (uartDataIn == 200)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (uartDataIn == 17)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (tcAccIn == 176)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 31) && (accMuxSel == 1) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (tcLoadIn == 186)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (tcLoadIn >= 89) && (tcLoadIn <= 120) ##3 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (aluOut == 31) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (aluOut == 193)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (uartStatIn >= 159) && (uartStatIn <= 176) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (uartDataIn == 32) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (uartStatIn == 254)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcLoadIn == 159) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (tcAccIn == 11) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 200) && (aluOut <= 255) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (tcLoadIn == 179)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (aluOut == 231)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 183) && (uartDataIn <= 255) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (accMuxOut >= 54) && (accMuxOut <= 91)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcAccIn == 25) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##4 (aluOut == 156)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 59) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##3 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (uartDataIn == 52) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (tcLoadIn == 140) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartDataIn == 172) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (tcLoadIn == 250) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartDataIn == 124) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (tcLoadIn >= 232) && (tcLoadIn <= 239) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (tcLoadIn == 232) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcAccIn == 146) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (immData == 140) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (aluOut == 111) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 99) && (uartDataIn <= 151) ##1 (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (uartStatIn == 252) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (uartDataIn == 114) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (tcLoadIn == 189) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (aluOut == 18) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcLoadIn == 72) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartDataIn == 236) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (uartDataIn == 74) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##1 (uartDataIn >= 2) && (uartDataIn <= 131) ##2 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartStatIn == 175) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 89) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (uartDataIn == 14) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 82) && (aluOut <= 167) ##1 (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (tcAccIn == 15) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (tcAccIn >= 193) && (tcAccIn <= 194) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 152) && (uartDataIn <= 205) ##1 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (tcLoadIn == 35) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (tcLoadIn == 1) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (uartDataIn == 156) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (aluOut == 208) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (immData == 178) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 197) && (accMuxOut <= 254) ##4 (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartStatIn == 173) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (tcAccIn == 80) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 129) && (accMuxOut <= 189) ##3 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (tcAccIn == 144) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (immData == 249) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (aluOut == 247) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartStatIn == 45) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (tcLoadIn == 29) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 196) && (aluOut <= 255) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 183) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartDataIn == 31) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartDataIn == 122) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 57) && (tcAccIn <= 119) ##2 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (tcAccIn == 18) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (aluOut >= 59) && (aluOut <= 117) ##1 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##1 (accMuxOut >= 225) && (accMuxOut <= 252) && (uartStatIn == 23) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (accMuxOut == 43) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (immData == 153) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartDataIn >= 28) && (uartDataIn <= 243) ##1 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (uartDataIn == 242) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (uartStatIn == 160) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcLoadIn == 137) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 5) && (accMuxSel <= 9) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (tcLoadIn == 92) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartDataIn == 152) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 207) && (accMuxOut <= 254) ##4 (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (tcLoadIn == 245) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (tcAccIn == 233) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##3 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcAccIn == 173) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (tcAccIn == 144) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut == 115)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (immData == 253) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartStatIn == 123) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (tcAccIn == 55) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##2 (uartStatIn >= 3) && (uartStatIn <= 122) ##1 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (immData == 5) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (immData == 70) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (uartDataIn == 143) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (tcAccIn == 38) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (tcAccIn >= 9) && (tcAccIn <= 30) ##1 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##4 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (immData == 9) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartStatIn >= 161) && (uartStatIn <= 249) ##1 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcLoadIn == 243) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartDataIn == 147) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartDataIn == 125) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (uartDataIn == 43) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (immData == 188) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (immData == 53) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (immData == 35) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (tcAccIn == 170) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 78) && (uartDataIn <= 159) ##1 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcLoadIn == 147) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (tcAccIn == 246) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (tcAccIn == 173) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (uartDataIn == 113) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (tcAccIn == 136) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (tcAccIn == 94) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartStatIn >= 139) && (uartStatIn <= 249) ##1 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (tcAccIn == 6) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartStatIn == 179) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcAccIn == 75) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcAccIn == 57) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (uartDataIn == 63) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) && (uartStatIn >= 105) && (uartStatIn <= 176) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (aluOut == 170) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcAccIn == 147) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartStatIn == 25) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (tcAccIn == 226) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123) && (accMuxSel == 4)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (tcAccIn == 194) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcLoadIn == 173) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (uartStatIn == 6) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartDataIn == 78) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9) ##3 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (tcLoadIn == 211) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (aluOut == 150) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (immData == 201) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (immData == 241) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 66) ##1 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (accMuxOut == 250) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (uartDataIn == 26) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartStatIn == 180) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (immData == 57) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartStatIn == 138) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartDataIn == 243) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartDataIn >= 137) && (uartDataIn <= 243) ##1 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartStatIn == 221) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (uartDataIn == 46) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (uartDataIn == 32) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartStatIn == 249) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (aluOut == 108) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (tcLoadIn == 4) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (aluOut == 68) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (aluOut == 213) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcAccIn == 218) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##2 (tcLoadIn >= 137) && (tcLoadIn <= 255) ##1 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (tcLoadIn == 108) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (aluOut == 16) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (aluOut == 49) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartStatIn == 11) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (tcLoadIn == 65) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (tcLoadIn == 92) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (aluOut == 63) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 175) && (accMuxOut <= 254) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (immData == 159) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 189) ##1 (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 130) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (tcAccIn >= 9) && (tcAccIn <= 85) ##1 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 128) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (uartDataIn == 113) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (uartStatIn == 107) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (uartStatIn == 217) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (accMuxOut >= 0) && (accMuxOut <= 31) ##1 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (accMuxOut >= 0) && (accMuxOut <= 9) ##1 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartDataIn == 28) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 26) && (accMuxOut <= 79) ##2 (accMuxSel == 2) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (accMuxOut == 213) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (immData == 44) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartStatIn == 59) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcAccIn >= 2) && (tcAccIn <= 108) ##2 (immData == 157) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (accMuxOut == 197) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (aluOut == 131) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##1 (aluOut == 250) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 131) && (accMuxSel == 1) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 15) && (tcAccIn <= 53) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (uartDataIn == 11) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (tcLoadIn == 140) ##4 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##1 (uartDataIn == 115) ##3 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartDataIn == 45) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (accMuxOut == 193) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (aluOut == 64) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 140) && (tcLoadIn <= 159) ##2 (immData == 157) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 72) && (tcLoadIn <= 137) ##3 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcLoadIn == 0) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartStatIn == 161) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) && (aluOut >= 18) && (aluOut <= 123) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 180) && (uartDataIn <= 210) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 5) && (aluOut <= 49) ##2 (immData == 157) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (tcAccIn == 253) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartDataIn == 216) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (accMuxSel >= 8) && (accMuxSel <= 15) ##1 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 2) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 80) && (immData <= 136) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (tcLoadIn == 78) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (immData == 95) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartDataIn == 135) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartDataIn == 77) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (tcAccIn == 180) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (tcLoadIn == 239) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (tcLoadIn == 114) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (accMuxSel >= 7) && (accMuxSel <= 15) ##1 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 208) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##2 (immData >= 75) && (immData <= 119) ##1 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartStatIn == 150) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 182) ##1 (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (accMuxOut == 0) && (immData == 157) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (tcAccIn == 82) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (tcLoadIn == 116) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (tcLoadIn == 55) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (uartDataIn == 144) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (aluOut == 112) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (tcAccIn == 128) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (tcAccIn == 255) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartDataIn == 47) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 67) && (uartDataIn <= 131) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (aluOut == 231) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (aluOut == 6) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (tcAccIn == 217) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (accMuxOut == 0) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##1 (immData >= 6) && (immData <= 61) ##2 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (aluOut == 39) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (accMuxOut == 54) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartDataIn == 188) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (tcAccIn == 104) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (tcAccIn >= 9) && (tcAccIn <= 86) ##1 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (immData == 173) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartDataIn == 198) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (tcAccIn == 117) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (accMuxOut == 0) ##1 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (aluOut == 179) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 209) && (aluOut <= 213) ##4 (accMuxOut >= 232) && (accMuxOut <= 254)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartStatIn == 221) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (tcLoadIn == 193) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartDataIn == 183) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (tcAccIn == 27) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (aluOut == 40) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 81) && (tcAccIn <= 164) ##1 (accMuxOut >= 225) && (accMuxOut <= 252) && (uartStatIn == 23) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartStatIn == 45) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartStatIn == 3) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartDataIn == 95) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartDataIn == 104) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartDataIn == 134) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##2 (accMuxOut >= 189) && (accMuxOut <= 250) ##1 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##1 (immData >= 6) && (immData <= 67) ##2 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartStatIn == 197) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcLoadIn == 52) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (immData == 252) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 210) && (aluOut <= 255) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 84) && (tcAccIn <= 166) ##1 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (immData == 79) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##2 (accMuxOut >= 163) && (accMuxOut <= 250) ##1 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 207) && (aluOut <= 255) ##3 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartDataIn == 122) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 139) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartStatIn == 251) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (immData == 40) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (aluOut == 222) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 114) && (uartStatIn <= 161) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (immData == 152) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (aluOut == 32) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (aluOut == 3) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (immData == 133) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartDataIn == 167) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartDataIn == 65) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartDataIn == 245) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartDataIn == 79) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartStatIn == 153) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcAccIn == 110) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcLoadIn == 54) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartDataIn == 254) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (tcLoadIn == 242) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 115) && (tcAccIn <= 162) ##1 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##2 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 58) ##1 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcLoadIn == 208) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 105) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartStatIn == 85) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 58) ##4 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (immData == 203) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcLoadIn == 36) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (tcAccIn == 176) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 55) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (tcAccIn == 118) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartStatIn == 183) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (aluOut == 68) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 124) && (aluOut <= 165) ##4 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartDataIn == 219) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 209) && (uartDataIn <= 255) ##1 (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 80) && (tcAccIn <= 89) ##4 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##1 (tcLoadIn >= 148) && (tcLoadIn <= 255) ##2 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartDataIn == 56) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartStatIn == 191) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3) ##2 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (immData == 41) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (tcAccIn == 150) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (immData == 207) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 54) && (accMuxSel == 2) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (aluOut == 216) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (aluOut == 100) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartStatIn == 236) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 0) && (accMuxSel == 2) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (immData == 26) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartStatIn == 93) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (accMuxOut == 36) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 180) ##1 (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartStatIn == 47) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (aluOut == 6) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartStatIn == 253) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (immData == 119) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartStatIn == 178) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (aluOut == 5) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (uartStatIn == 62) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (accMuxOut == 40) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (aluOut == 144) ##1 1) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 36) && (accMuxSel == 2) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (aluOut == 250) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (aluOut == 17) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##2 (accMuxOut == 95) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (tcAccIn == 255) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (immData == 36) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (tcLoadIn == 61) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (immData == 170) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (tcAccIn == 178) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (accMuxOut == 36) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 83) && (uartDataIn <= 167) ##1 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (accMuxOut == 40) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 11) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 15) && (tcAccIn <= 27) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##1 (uartStatIn >= 0) && (uartStatIn <= 42) ##2 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##1 (accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##2 (immData >= 63) && (immData <= 119) ##1 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##1 (accMuxSel >= 4) && (accMuxSel <= 7) ##2 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 86) ##4 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 66) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (immData == 54) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (tcLoadIn == 93) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 156) ##1 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (aluOut == 77) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 123) && (uartStatIn <= 167) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 85) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (tcAccIn == 109) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 49) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 165) && (aluOut <= 254) ##4 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (aluOut == 98) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (tcLoadIn == 62) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (tcLoadIn == 159) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 5) && (aluOut <= 89) ##2 (immData == 157) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##2 (tcAccIn >= 66) && (tcAccIn <= 135) ##1 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 61) && (immData <= 122) ##2 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (tcLoadIn == 150) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 255) ##1 (accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (aluOut >= 40) && (aluOut <= 84));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 58) ##1 (tcLoadIn == 89)) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 152) && (uartDataIn <= 204) ##3 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (tcAccIn == 44) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (uartDataIn == 206) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##1 (aluOut >= 87) && (aluOut <= 123) ##2 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 167) && (aluOut <= 254) ##1 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 167) && (accMuxOut <= 254) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (tcLoadIn == 41) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 81) && (tcAccIn <= 164) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (tcLoadIn == 229) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (tcLoadIn == 188) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (tcAccIn == 106) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 3) && (accMuxSel <= 4) ##3 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (uartDataIn == 215) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (tcAccIn == 129) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 87) && (immData <= 171) ##2 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (immData == 212) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (uartDataIn == 254) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 177) && (uartDataIn <= 253) ##3 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (uartDataIn == 245) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 187) && (uartDataIn <= 210) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (tcAccIn == 82) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##1 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##1 (accMuxSel >= 4) && (accMuxSel <= 6) ##2 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (accMuxOut == 229) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##2 (immData >= 149) && (immData <= 255) ##2 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 254) ##3 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 85) && (aluOut <= 138) ##2 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 167) && (aluOut <= 255) ##1 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (aluOut == 102) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) ##1 (uartStatIn == 23) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (aluOut == 230) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (aluOut == 158) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 119) && (uartDataIn <= 173) ##2 (immData == 157) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##1 (uartStatIn >= 0) && (uartStatIn <= 68) ##2 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 254) ##3 (uartDataIn >= 122) && (uartDataIn <= 253) ##1 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (aluOut == 137) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 82) && (immData <= 166) ##2 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (aluOut == 148) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (tcAccIn == 90) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 77) && (aluOut <= 121) ##2 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 66) ##2 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##2 (tcLoadIn >= 168) && (tcLoadIn <= 255) ##1 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (uartStatIn == 216) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (aluOut == 21) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##3 (aluOut == 194) ##1 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 82) && (immData <= 164) ##2 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 111) && (uartStatIn <= 161) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (aluOut == 111) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (tcAccIn == 17) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (tcAccIn == 57) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (tcAccIn == 65) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (tcLoadIn == 165) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 195) && (uartDataIn <= 255) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 24) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (tcLoadIn == 141) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (tcAccIn == 115) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (tcLoadIn == 107) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (immData == 113) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (immData == 144) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (aluOut == 36) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (tcLoadIn == 164) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (uartStatIn == 103) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (tcLoadIn == 136) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (aluOut == 136) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 77) && (tcAccIn <= 118) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 37) ##1 (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (immData == 149) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (uartDataIn == 43) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 173) && (tcAccIn <= 255) ##1 (accMuxOut >= 117) && (accMuxOut <= 157) && (tcAccIn == 84) ##3 1) |-> (tcAccIn >= 104) && (tcAccIn <= 156));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (aluOut == 90) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 4) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (uartStatIn == 186) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 217) && (tcAccIn <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (immData == 65) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (immData == 3) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 123) && (accMuxOut <= 171) ##1 (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 255) ##1 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (uartStatIn == 52) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 127) ##3 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (accMuxOut == 56) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (immData == 205) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 121) && (uartStatIn <= 186) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 32) && (uartStatIn <= 60) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (aluOut == 66) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (tcAccIn == 197) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (aluOut == 16) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (uartDataIn == 37) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (uartDataIn == 187) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (tcAccIn == 143) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##1 (accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 191) && (aluOut <= 255) ##3 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (uartDataIn == 19) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (uartDataIn == 56) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 210) && (uartDataIn <= 250) ##1 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 52) && (tcAccIn <= 98) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (tcLoadIn == 108) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (tcAccIn == 211) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 166) && (uartDataIn <= 255) ##2 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (aluOut == 59) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (uartDataIn == 124) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 80) && (uartStatIn <= 165) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) ##2 (immData == 254) ##1 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 78) && (tcLoadIn <= 155) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 159) && (uartStatIn <= 204) ##1 (tcLoadIn >= 0) && (tcLoadIn <= 120) ##3 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 61) && (immData <= 122) ##1 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##1 (uartStatIn >= 0) && (uartStatIn <= 23) ##2 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 121) && (tcAccIn <= 187) ##3 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 57) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (uartDataIn == 87)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (uartDataIn == 148)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 70) && (tcLoadIn <= 133) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##1 (uartStatIn >= 0) && (uartStatIn <= 79) ##2 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 127)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 125)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 72)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (immData == 69)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (tcAccIn == 108)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 69)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (tcAccIn == 191)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 136) && (tcLoadIn <= 253) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 205) && (aluOut <= 255) ##1 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 53)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (tcAccIn == 73)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (immData == 40)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 82) && (immData <= 112) ##3 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 77)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 19)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 84) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (immData == 221)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (tcAccIn == 70)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (immData == 33)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (immData == 106)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (tcAccIn == 220)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (immData == 72)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (tcLoadIn == 198)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 89)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (tcLoadIn == 121)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (uartDataIn == 53)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (tcAccIn == 98)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (tcLoadIn == 243)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (tcLoadIn == 93)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (uartDataIn == 42)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 87)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 121) && (tcAccIn <= 187) ##1 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 255) ##3 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 117) ##2 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 86) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) && (aluOut >= 85) && (aluOut <= 168) ##2 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##3 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (immData == 98)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 202)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 252)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (tcAccIn == 102)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 114)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 239)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (tcLoadIn == 70)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (tcLoadIn == 124)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 51) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 2)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (tcLoadIn == 61)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (immData == 6)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 148) && (immData <= 203) ##1 (accMuxOut >= 76) && (accMuxOut <= 101) ##1 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 60) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (uartDataIn == 75)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##3 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (immData == 28)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 59) && (tcAccIn <= 121) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (uartDataIn == 186)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##2 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (tcLoadIn == 77)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (tcLoadIn == 64)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (uartDataIn == 213)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 41) && (immData == 86)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 54) && (tcLoadIn <= 108) ##2 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 37) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 146) && (uartStatIn <= 195) ##1 (tcLoadIn >= 0) && (tcLoadIn <= 120) ##3 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 70)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (uartDataIn == 100)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 100) && (uartDataIn == 139)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 82) && (immData <= 166) ##2 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##2 (tcLoadIn >= 205) && (tcLoadIn <= 255) ##1 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 206) && (uartDataIn <= 255) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 163) && (aluOut <= 207) ##1 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 172) && (uartDataIn <= 255) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 34) ##3 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 62) && (immData <= 121) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##3 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 122) && (uartStatIn <= 187) ##1 (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 7) && (tcLoadIn <= 63) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 61) && (immData <= 122) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##2 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 82) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 254) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 254) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 77) && (tcAccIn <= 118) ##1 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 147) && (tcLoadIn <= 199) ##2 (immData == 157) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 38) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##1 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##2 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 15) && (tcAccIn <= 29) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 56) ##3 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 60) && (tcAccIn <= 116) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 66) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 254) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##3 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 49) ##1 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 57) && (immData <= 119) ##2 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 156) && (aluOut <= 206) ##1 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 61) && (accMuxOut <= 161) ##1 (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 58) && (tcAccIn <= 121) ##1 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 164) ##1 (uartDataIn == 77) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) && (uartStatIn >= 6) && (uartStatIn <= 62) ##2 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 133) ##1 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) && (uartStatIn >= 6) && (uartStatIn <= 137) ##2 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 54) && (tcLoadIn <= 112) ##2 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 23) ##1 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 6) ##1 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 203) && (immData <= 255) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##1 (uartStatIn >= 0) && (uartStatIn <= 120) ##2 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##1 (aluOut >= 112) && (aluOut <= 178) ##2 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 198) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##2 (aluOut >= 138) && (aluOut <= 181) ##1 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 7) && (tcLoadIn <= 117) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##1 (uartStatIn == 23) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##1 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 155) ##2 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 49) ##4 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 59) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 61) && (immData <= 122) ##1 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 23) ##1 (accMuxSel == 3) ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 164) ##1 (accMuxSel == 0) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 167) && (immData <= 255) ##1 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 150) && (uartDataIn <= 202) ##1 (tcLoadIn >= 0) && (tcLoadIn <= 120) ##3 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 8) && (tcAccIn <= 16) ##3 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 125) && (aluOut <= 188) ##1 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##1 (aluOut >= 87) && (aluOut <= 161) ##2 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 138) ##1 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 254) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 222) && (tcAccIn <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (aluOut == 85) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 67) && (uartDataIn <= 131) ##1 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (tcLoadIn == 243) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (tcAccIn == 91) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 116) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (aluOut == 238) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (aluOut == 113) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (aluOut == 47) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (tcLoadIn == 170) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 13) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (uartDataIn == 242) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (aluOut == 21) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (tcLoadIn == 76) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (uartDataIn == 230) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 2) && (uartDataIn <= 29) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 87) && (immData <= 171) ##3 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 159) && (uartStatIn <= 176) ##1 (tcLoadIn >= 0) && (tcLoadIn <= 120) ##3 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (tcAccIn == 165) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 169) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (tcAccIn == 159) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (tcAccIn == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (tcAccIn == 134) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (tcLoadIn == 208) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (uartStatIn == 241) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 230) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (aluOut == 185) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 108) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (tcLoadIn == 51) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 171) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 129) && (accMuxOut <= 189) ##1 (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (aluOut == 60) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (tcAccIn == 64) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (tcLoadIn == 204) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 12) && (tcAccIn <= 92) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (tcLoadIn == 36) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##2 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (aluOut == 165) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (uartDataIn >= 9) && (uartDataIn <= 70) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 23) ##3 (accMuxSel == 3)) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (tcAccIn == 239) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (tcLoadIn == 219) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (aluOut == 62) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (immData == 57) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (aluOut == 100) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 58) && (tcAccIn <= 121) ##1 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (aluOut == 24) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (tcAccIn == 177) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (tcLoadIn == 108) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##1 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 236) ##2 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (immData == 119) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (aluOut == 171) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 117) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 4) && (uartStatIn == 23) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##2 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 17) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (aluOut == 36) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 164) ##2 (uartDataIn == 215)) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (tcAccIn == 69) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 116) && (aluOut <= 160) ##2 (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 65) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##3 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 8) ##1 (accMuxOut >= 225) && (accMuxOut <= 252) && (uartStatIn == 23) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (tcLoadIn == 6) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (tcLoadIn == 4) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (tcAccIn == 27) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (uartStatIn == 114) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (uartStatIn == 248) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (uartDataIn == 198) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 23) && (uartDataIn == 247) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 155) ##1 (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (tcLoadIn == 175) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 247) && (uartStatIn == 23) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 247) && (uartStatIn == 23) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 1) && (aluOut <= 76) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 57) ##1 (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (tcLoadIn == 170) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (uartDataIn == 112) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (aluOut == 251) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 120) && (aluOut <= 186) ##1 (accMuxOut >= 225) && (accMuxOut <= 252) && (uartStatIn == 23) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##2 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (tcAccIn == 217) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (aluOut >= 125) && (aluOut <= 128) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 119) ##2 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 166) ##2 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (tcLoadIn == 41) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (uartDataIn == 171) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (aluOut == 250) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (immData == 93) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 127) ##2 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 164) && (tcAccIn == 198) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (uartDataIn == 79) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 190) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (uartDataIn == 58) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (uartStatIn == 252) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##1 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 9) && (tcAccIn <= 21) ##3 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (tcAccIn == 154) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 126) && (aluOut <= 190) ##1 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (aluOut == 244) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (uartDataIn == 126) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 140) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (immData == 9) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (immData == 171) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (uartDataIn == 166) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 2) && (uartDataIn <= 69) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (aluOut == 218) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (immData == 31) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 80) && (uartStatIn <= 165) ##2 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 127) && (accMuxOut <= 189) ##1 (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (aluOut == 244) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (immData == 0) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (tcLoadIn == 136) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (tcAccIn == 204) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 227) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##3 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (uartDataIn >= 9) && (uartDataIn <= 90) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (tcLoadIn == 225) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (aluOut == 47) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (uartDataIn == 23) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 244) && (immData <= 254) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (aluOut == 36) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (aluOut == 60) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 5) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (tcAccIn == 167) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (aluOut == 85) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (aluOut == 198) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (aluOut == 125) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (aluOut == 141) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (aluOut == 212) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (uartStatIn == 195) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (uartDataIn == 150) ##2 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (aluOut == 191) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (tcAccIn == 101) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 8) ##1 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 238) ##2 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##1 (accMuxOut >= 101) && (accMuxOut <= 123) ##1 (accMuxSel == 13)) |-> (tcAccIn >= 209) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (uartStatIn == 214) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (uartDataIn == 214) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 255) ##1 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (aluOut == 238) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (uartStatIn == 240) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (uartStatIn == 186) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (tcLoadIn == 63) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##1 (accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##1 (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 88) && (immData <= 95) ##1 (aluOut >= 201) && (aluOut <= 255) ##1 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (tcLoadIn == 7) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (uartDataIn == 9) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 131) ##1 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (tcAccIn == 250) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 167) && (tcAccIn <= 255) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 186) && (aluOut == 173) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##3 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (tcLoadIn == 167) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (tcAccIn == 203) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 225) && (accMuxOut <= 252) && (tcAccIn == 234) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 207) && (aluOut <= 255) ##3 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) && (tcLoadIn >= 214) && (tcLoadIn <= 250) ##2 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##1 (accMuxOut >= 225) && (accMuxOut <= 252) && (uartStatIn == 23) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 153) && (aluOut <= 203) ##1 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 241) ##4 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 135) ##2 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn == 207) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##3 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##3 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 140) ##2 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (uartStatIn >= 137) && (uartStatIn <= 195) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 81) && (immData <= 162) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 234) && (accMuxOut <= 240) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 82) && (immData <= 142) ##2 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) && (immData >= 0) && (immData <= 119) ##2 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn == 85) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 5) ##1 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) && (tcLoadIn == 18) ##4 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn == 194) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (uartDataIn == 102)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (uartStatIn == 187)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn == 128) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (immData == 227) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn == 196) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn == 239) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 102) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 196) && (uartDataIn <= 255) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##1 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn == 103) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (uartStatIn == 72)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15) ##1 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##1 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn == 30) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) && (immData >= 88) && (immData <= 156) ##2 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 86) ##1 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (tcLoadIn == 229)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 255) ##2 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (aluOut == 37)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 236) && (accMuxOut <= 244) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (uartDataIn == 118)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (tcLoadIn == 178)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##1 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (tcLoadIn == 24) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (accMuxOut == 10) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 86) ##1 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 120) && (aluOut <= 186) ##2 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (tcLoadIn == 47) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 140) && (accMuxOut <= 160) ##1 (tcLoadIn == 10) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (uartDataIn == 129)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 228) && (tcLoadIn <= 248) ##2 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 58) ##1 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (uartDataIn == 15)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##1 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn == 139) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (tcLoadIn == 109)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (aluOut == 98)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 133) && (immData <= 193) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (immData >= 142) && (immData <= 249) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (tcLoadIn == 199)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn == 93) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (immData == 81)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (tcLoadIn == 2)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn == 236) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (aluOut == 56)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (uartStatIn == 79)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (uartStatIn == 42) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (tcAccIn == 248) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (uartDataIn == 175)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (aluOut == 107)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (uartStatIn == 148)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##3 (accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (tcLoadIn == 4)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (accMuxOut == 89)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (aluOut == 28) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (tcAccIn >= 2) && (tcAccIn <= 72) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (tcLoadIn == 171)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (uartDataIn == 195)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn == 254) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (aluOut == 24)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (accMuxOut == 233)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) && (tcLoadIn == 36) ##4 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (uartDataIn == 126)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (aluOut == 141)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 52) && (tcLoadIn <= 70) ##1 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (aluOut == 65)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (uartStatIn == 110)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (uartStatIn == 134)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (tcLoadIn == 244)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (aluOut == 72)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (aluOut == 59)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (tcLoadIn == 17)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (aluOut == 79)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (uartDataIn == 177)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn == 106) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##1 (accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 100) && (accMuxOut <= 254) ##1 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn == 87) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (accMuxOut == 239) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn == 116) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (aluOut == 211)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (tcLoadIn == 93) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (tcLoadIn == 224)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 198) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 129) && (immData <= 255) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (accMuxOut == 215) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 111) && (tcLoadIn <= 173) ##2 (immData == 157) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (accMuxOut == 45) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (tcAccIn == 32) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##2 (uartStatIn == 27) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 252) ##1 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (aluOut == 40)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) && (tcLoadIn == 140) ##4 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (uartDataIn == 147)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 208) && (tcAccIn <= 255) ##3 (accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (uartStatIn == 26)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) ##1 (uartStatIn == 104)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) ##1 (immData >= 195) && (immData <= 199)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) ##1 (tcAccIn >= 85) && (tcAccIn <= 86)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) ##1 (tcAccIn == 75)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) ##1 (tcAccIn >= 19) && (tcAccIn <= 20)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 103) && (uartDataIn <= 152) ##3 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (uartDataIn == 150)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (tcLoadIn == 0)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (uartDataIn == 52) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (uartDataIn == 254)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (uartDataIn == 47) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (immData == 14) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 160) ##1 (tcLoadIn == 10) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (uartDataIn == 232) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (uartDataIn == 26) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) && (uartDataIn >= 9) && (uartDataIn <= 152) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (aluOut == 165) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (accMuxSel == 7)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (uartDataIn == 175) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (uartDataIn == 107) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (accMuxOut == 201) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 79) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (tcLoadIn == 7) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (immData == 233) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (uartDataIn == 171)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (tcLoadIn == 213) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (accMuxSel == 1)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 118) && (aluOut <= 134) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (aluOut == 164)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (tcLoadIn == 227)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 5) && (accMuxSel <= 15) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (tcLoadIn == 93)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (tcLoadIn == 56)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (tcAccIn == 245)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (tcAccIn == 28) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##3 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (tcAccIn >= 2) && (tcAccIn <= 54) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (uartDataIn == 91)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 157) && (tcAccIn <= 205) ##3 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (accMuxOut == 250)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (uartDataIn == 146) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (aluOut == 250)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 36) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15) ##1 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (aluOut == 36) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (immData == 165) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (immData == 0) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (accMuxOut == 129) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (uartStatIn == 131)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (tcAccIn == 141) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 87) && (immData <= 171) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##1 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (uartStatIn == 144)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (accMuxOut == 157) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (tcAccIn >= 2) && (tcAccIn <= 94) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (uartDataIn == 187)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (uartDataIn == 79)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (immData == 63) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (tcLoadIn >= 7) && (tcLoadIn <= 106) ##1 (tcLoadIn == 10) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (tcLoadIn == 193) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (tcLoadIn == 198) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 7) ##3 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (accMuxSel == 14)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 80) ##1 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 79) && (accMuxOut <= 137) ##2 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (aluOut == 138)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (tcLoadIn == 170) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 7) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (tcAccIn == 72)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (tcLoadIn == 10)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (tcAccIn >= 2) && (tcAccIn <= 36) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (tcLoadIn >= 7) && (tcLoadIn <= 92) ##1 (tcLoadIn == 10) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (tcLoadIn == 164) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (aluOut == 201) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (immData == 93) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (tcAccIn == 208)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (tcLoadIn >= 7) && (tcLoadIn <= 64) ##1 (tcLoadIn == 10) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (accMuxOut == 198) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (tcAccIn == 248) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (uartStatIn == 140) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 60) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (tcAccIn >= 4) && (tcAccIn <= 72) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (aluOut == 84) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (uartStatIn == 240) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (uartStatIn == 216)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (immData == 180) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (uartDataIn == 141) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 165) ##1 (accMuxOut >= 225) && (accMuxOut <= 252) && (uartStatIn == 23) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 15) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (accMuxOut == 193) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (aluOut == 110)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (aluOut == 198) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (tcAccIn == 129) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 255) ##3 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (tcLoadIn == 35) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (uartStatIn == 229) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (immData == 9) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 195) && (uartDataIn <= 255) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 12) && (tcAccIn <= 106) ##4 (tcAccIn == 23)) |-> (accMuxOut >= 94) && (accMuxOut <= 254));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##2 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (uartStatIn == 188) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (tcAccIn == 90)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (uartStatIn == 0) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 207) && (tcAccIn <= 255) ##3 (accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 105) && (aluOut <= 147) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (tcAccIn == 28)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (uartDataIn == 171) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (accMuxOut == 140) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (uartStatIn == 166)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (immData == 56) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (immData == 13) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 210) && (aluOut <= 255) ##2 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##4 (accMuxSel == 9)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##2 (uartDataIn == 13) ##2 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (aluOut == 168)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (immData == 104) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (immData == 48)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 168) && (tcAccIn <= 254) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 180) ##2 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (tcAccIn == 72) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (accMuxOut == 167) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (immData == 91) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (tcAccIn == 90)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (aluOut == 7) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (uartDataIn == 91) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (uartStatIn == 216) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 89) && (tcLoadIn <= 159) ##2 (immData == 157) ##2 1) |-> (immData >= 0) && (immData <= 60));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (uartStatIn == 237) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 154) && (aluOut <= 204) ##1 (accMuxOut >= 225) && (accMuxOut <= 252) && (uartStatIn == 23) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (aluOut == 139)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (aluOut == 114)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (aluOut == 240) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (immData == 182)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (immData == 79)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (immData == 23)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (uartDataIn == 243) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (uartDataIn == 27) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (uartDataIn == 153)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (uartDataIn == 129)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (aluOut == 77)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (tcLoadIn == 58)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (tcAccIn == 217)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (uartDataIn == 124) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (accMuxSel == 10) && (tcLoadIn == 10) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (tcLoadIn == 154)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (uartDataIn == 26)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (uartDataIn == 37) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (uartDataIn == 65) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (immData == 121)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (uartDataIn == 105) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (tcLoadIn == 106) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 36) && (tcAccIn <= 72) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (immData == 189) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (uartDataIn == 242) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (uartDataIn == 118) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (tcAccIn == 82)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 122) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (tcLoadIn == 63) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (immData == 87) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (immData == 249) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 121) && (aluOut <= 127) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (uartDataIn == 156) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 126) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (tcAccIn == 110)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (tcAccIn == 95)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (tcAccIn == 83)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (uartDataIn == 162) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (tcLoadIn == 117) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (immData == 198) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (immData == 113)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (immData == 182) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (immData == 112) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (aluOut == 53)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (immData == 159) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (accMuxOut == 129)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (accMuxOut == 58)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (aluOut == 176) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##1 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 82) ##2 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (immData == 248)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (immData == 32) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (immData == 226)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (immData == 212)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 51) && (uartDataIn <= 98) ##1 (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (uartDataIn == 56)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (aluOut == 181) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (aluOut == 104)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (uartDataIn == 94) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (tcLoadIn == 138) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (immData == 49) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (immData == 11) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (aluOut == 108)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (accMuxOut == 215)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (accMuxOut == 154)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##3 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (uartStatIn == 238) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (tcAccIn == 130)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (aluOut == 75) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 180) && (uartDataIn <= 255) ##4 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (accMuxOut == 0) && (tcLoadIn == 10) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (uartDataIn == 17)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (aluOut == 108) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (immData == 183)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (aluOut == 7) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (uartDataIn == 73) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (uartDataIn == 21)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (tcLoadIn == 192) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (tcLoadIn == 211) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 167) && (immData <= 255) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 80) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (immData >= 9) && (immData <= 252) ##1 (tcLoadIn == 10) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (immData == 126) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (tcAccIn == 19)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 159) && (immData <= 255) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15) ##1 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (uartDataIn == 31) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (aluOut == 39)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (accMuxOut == 17) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (tcLoadIn == 108) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 84) && (tcAccIn <= 166) ##2 (accMuxOut >= 113) && (accMuxOut <= 161) ##2 (accMuxOut >= 203) && (accMuxOut <= 216)) |-> (tcAccIn >= 0) && (tcAccIn <= 49));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 96) && (immData <= 142) ##2 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (immData == 109) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (immData == 193)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (immData == 236) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (uartStatIn == 214) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 32) && (uartStatIn <= 70) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (tcLoadIn == 124) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (uartDataIn == 215)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 32) && (uartStatIn <= 48) ##2 (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (uartDataIn == 65)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 8) ##2 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (uartStatIn == 231) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##3 (immData == 108) ##1 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##4 (uartDataIn == 145)) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 123) ##2 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (uartDataIn == 57) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (uartDataIn == 63) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (uartDataIn == 213) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (aluOut == 89) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (uartStatIn == 88) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (uartStatIn == 135) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 155) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (uartStatIn == 130) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (tcLoadIn == 186) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 26) && (uartStatIn <= 51) ##2 (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (tcLoadIn == 172) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (immData == 158) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (immData == 89) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (uartStatIn == 183) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (uartStatIn == 123) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (uartStatIn == 23) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (uartDataIn == 99) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (uartDataIn == 232) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (tcAccIn >= 118) && (tcAccIn <= 248) ##1 (tcLoadIn == 10) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (tcLoadIn == 39) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (uartStatIn == 64) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (aluOut == 186) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 188) && (uartStatIn <= 255) ##3 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (uartDataIn == 135) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (aluOut == 60) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 119) && (accMuxOut <= 122) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 6) && (uartStatIn <= 62) ##1 (aluOut >= 201) && (aluOut <= 255) ##1 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (immData == 68) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (aluOut == 107) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (immData == 163) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (uartDataIn == 57) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (tcAccIn >= 0) && (tcAccIn <= 96) ##1 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (tcLoadIn == 133) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (immData == 39) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (tcAccIn == 168) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (aluOut == 158) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (aluOut == 6) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (uartDataIn == 69) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (immData == 54) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (uartStatIn == 114) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (accMuxOut == 95) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (tcLoadIn >= 152) && (tcLoadIn <= 201) ##1 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 36) && (tcAccIn <= 54) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (tcAccIn == 94) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (uartStatIn == 201) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##2 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (uartDataIn == 130) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (aluOut == 137) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (aluOut == 139) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (tcAccIn == 36) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (tcLoadIn == 104) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (immData == 177) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (uartDataIn == 163) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (uartStatIn == 161) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (uartStatIn >= 137) && (uartStatIn <= 252) ##1 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 80) ##2 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (uartStatIn == 160) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (immData == 158) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (uartStatIn == 60) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (uartStatIn == 207) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (immData == 164) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##2 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 15) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (tcAccIn == 152) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (tcAccIn == 4) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (tcAccIn == 142) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (tcAccIn == 248) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (immData == 251) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (immData == 104) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (immData == 4) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (immData == 142) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 122) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (tcLoadIn == 148) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 148) ##1 (tcLoadIn == 10) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (immData == 93) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (uartDataIn == 242) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (immData == 35) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (immData == 9) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (aluOut == 127) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (immData == 143) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 63) && (aluOut <= 124) ##4 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 119) && (accMuxOut <= 125) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (uartStatIn == 144) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (tcLoadIn == 7) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 15) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (accMuxOut == 201) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (aluOut == 27) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (tcLoadIn == 154) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (immData == 130) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (aluOut == 67) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (tcAccIn == 56) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (tcLoadIn == 223) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (aluOut == 222) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (tcLoadIn == 56) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (tcLoadIn == 176) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (aluOut == 177) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 160) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (aluOut == 198) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (aluOut == 172) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (immData == 220) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (immData == 236) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (accMuxOut == 177) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (immData == 8) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (tcLoadIn == 65) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 8) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 133) && (aluOut <= 253) ##2 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (immData == 178) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (uartStatIn == 62) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (uartStatIn == 50) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (aluOut == 236) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 189) && (uartStatIn <= 255) ##2 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (aluOut == 105) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (uartStatIn == 136) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (tcAccIn == 95) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (aluOut == 121) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (aluOut == 121) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (uartStatIn == 70) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (accMuxOut == 89) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (accMuxOut == 186) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (aluOut == 146) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) && (uartDataIn == 13) ##4 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 121) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (uartDataIn == 238) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (aluOut == 205) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 205) && (aluOut <= 254) ##2 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (tcAccIn == 115) ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##1 (aluOut == 156) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 126) && (uartStatIn <= 254) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 150) && (immData <= 203) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##3 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 148) ##1 (tcLoadIn == 10) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (aluOut == 103) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 36) && (uartStatIn <= 55) ##2 (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 147) ##1 (tcLoadIn == 10) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (uartStatIn == 130) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (aluOut == 50) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (immData == 123) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 128) && (aluOut <= 255) ##2 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (immData == 177) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 84) && (immData <= 167) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##3 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 126) && (uartStatIn <= 255) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 121) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (aluOut == 42) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (uartDataIn == 133) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (accMuxOut == 177) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 39) && (tcLoadIn <= 41) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (tcAccIn == 172) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (accMuxOut == 182) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 3) ##1 (accMuxOut >= 69) && (accMuxOut <= 100)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 1) && (accMuxSel <= 3) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 5) ##1 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 213) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (tcLoadIn == 217) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (aluOut == 76) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 148) && (aluOut <= 201) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (tcLoadIn == 99) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 9) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 158) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (immData == 111) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (uartDataIn == 182) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 121) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 84) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (uartDataIn >= 39) && (uartDataIn <= 232) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##2 (accMuxOut >= 113) && (accMuxOut <= 159) ##1 (accMuxOut >= 66) && (accMuxOut <= 90)) |-> (tcAccIn >= 38) && (tcAccIn <= 76));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (aluOut == 90) ##3 (accMuxOut == 0)) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (tcAccIn == 212) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (uartStatIn == 83) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (uartDataIn >= 62) && (uartDataIn <= 213) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (uartDataIn == 125) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (tcLoadIn == 13) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (uartStatIn == 184) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 119) && (accMuxOut <= 121) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (tcAccIn == 124) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (tcAccIn == 78) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (tcAccIn == 61) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (accMuxSel == 13) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 121) && (aluOut <= 137) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 39) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (uartDataIn == 238) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (tcLoadIn == 186) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (tcLoadIn == 10) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 166) && (tcAccIn <= 255) ##2 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##1 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (uartStatIn == 52) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 255) ##3 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 192) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##1 (uartDataIn == 73) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 86) ##1 (accMuxOut >= 225) && (accMuxOut <= 252) && (uartStatIn == 23) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##1 (uartStatIn == 23) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 92) && (tcAccIn <= 172) ##4 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (immData == 75) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (tcLoadIn == 178) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (accMuxOut == 233) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (uartStatIn == 137) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (immData == 189) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 191) && (aluOut <= 255) ##3 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 59) && (aluOut <= 119) ##2 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (tcLoadIn == 102) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 152) && (uartDataIn <= 204) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 106) && (aluOut <= 155) ##3 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (tcLoadIn == 174) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 23) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 82) ##1 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 140) && (immData <= 201) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (uartDataIn >= 84) && (uartDataIn <= 130) ##1 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) && (immData >= 142) && (immData <= 167) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 58) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 157) ##1 (uartStatIn == 23) ##3 1) |-> (uartDataIn >= 193) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (immData == 233) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (accMuxOut == 194) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (uartDataIn >= 107) && (uartDataIn <= 130) ##1 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (uartStatIn == 191) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (uartStatIn == 16) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 163) && (tcAccIn <= 208) ##3 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (tcLoadIn == 232) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (uartStatIn == 194) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (uartStatIn == 18) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (accMuxOut == 102) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (immData == 216) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut >= 72) && (accMuxOut <= 158) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (tcLoadIn >= 74) && (tcLoadIn <= 82) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (uartDataIn >= 169) && (uartDataIn <= 189) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (uartDataIn >= 26) && (uartDataIn <= 32) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (accMuxOut >= 213) && (accMuxOut <= 215) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (tcAccIn >= 94) && (tcAccIn <= 112) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (immData == 230) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##3 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 84) && (uartDataIn <= 130) ##1 (tcLoadIn == 10) ##3 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartDataIn == 52) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 67) && (aluOut <= 127) ##4 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (tcAccIn == 255) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (accMuxOut == 129) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (uartStatIn == 104) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (accMuxOut == 17) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (uartStatIn == 4) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (tcLoadIn == 92) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartDataIn == 55) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (tcLoadIn == 189) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (tcAccIn == 158) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (uartDataIn >= 107) && (uartDataIn <= 169) ##1 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (immData == 195) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 85) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (uartStatIn == 145) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (immData == 167) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 84) && (aluOut <= 127) ##4 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (tcAccIn >= 193) && (tcAccIn <= 194) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (immData == 232) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##1 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (immData == 75) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (tcLoadIn == 154) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 1) && (accMuxSel <= 2) ##4 (aluOut == 92)) |-> (immData >= 61) && (immData <= 122));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (tcLoadIn == 89) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (tcLoadIn == 226) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (accMuxOut == 215) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (immData == 43) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (immData == 123) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 57) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (tcLoadIn == 136) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (tcLoadIn == 19) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (tcLoadIn == 141) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (immData == 241) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (immData == 223) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (tcAccIn == 6) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartDataIn == 46) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 126) && (uartStatIn <= 188) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (immData == 96) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##1 (uartStatIn == 148) ##3 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartDataIn == 17) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (immData == 189) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (immData == 249) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (immData == 232) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 189) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##1 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (immData == 241) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 80) && (tcAccIn <= 164) ##1 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (accMuxOut == 250) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 189) && (uartStatIn <= 255) ##1 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (tcLoadIn == 201) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 160) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartDataIn == 74) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##2 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 86) ##2 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartDataIn == 213) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (immData == 54) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (immData == 104) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartDataIn == 105) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (immData == 35) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (immData == 144) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartDataIn == 164) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 39) && (aluOut <= 79) ##1 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (aluOut == 111) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 205) && (tcLoadIn <= 248) ##1 (aluOut >= 201) && (aluOut <= 255) ##1 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (accMuxOut == 198) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (aluOut == 16) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (tcAccIn == 155) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (tcAccIn == 112) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (tcAccIn == 200) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartDataIn == 113) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (immData == 96) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (uartStatIn == 118) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (aluOut == 123) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartDataIn == 92) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartDataIn == 251) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##3 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (immData == 95) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##1 (immData == 187) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (uartStatIn == 240) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (tcAccIn == 177) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (aluOut == 36) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 72) && (tcLoadIn <= 137) ##3 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (immData == 180) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (tcLoadIn == 112) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (immData == 94) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (uartStatIn == 239) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (tcAccIn == 142) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 23) && (uartStatIn <= 59) ##1 (aluOut >= 201) && (aluOut <= 255) ##1 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (tcLoadIn == 172) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (immData == 49) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (uartDataIn == 82) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 214) && (tcLoadIn <= 250) ##1 (aluOut >= 201) && (aluOut <= 255) ##1 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 48) ##2 (accMuxSel == 2) && (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##3 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (uartDataIn == 196) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcAccIn == 101) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 59) && (aluOut <= 119) ##3 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (immData == 82) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (tcLoadIn == 107) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcAccIn == 212) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (uartStatIn == 39) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 167) && (tcAccIn <= 255) ##1 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (tcAccIn == 94) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcLoadIn == 170) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 169) && (tcAccIn <= 255) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (uartDataIn == 138) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (uartDataIn == 100) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (uartDataIn == 114) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (tcLoadIn == 35) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (uartDataIn == 99) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (tcAccIn == 45) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (tcLoadIn == 89) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 179) && (accMuxOut <= 218) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (aluOut == 99) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (aluOut == 89) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 80) && (uartStatIn <= 165) ##1 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (uartStatIn == 18) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (aluOut == 132) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (accMuxSel == 8) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (immData == 39) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcLoadIn == 122) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 127) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (uartStatIn == 14) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (uartStatIn == 182) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 2) && (immData <= 126) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 115) && (accMuxOut <= 130) ##3 (immData == 57) ##1 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (aluOut == 253) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcLoadIn == 136)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcAccIn == 211)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##4 (accMuxOut == 238)) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (aluOut == 124) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (uartDataIn == 50) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (aluOut == 73) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcAccIn == 150)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 2) && (tcAccIn <= 121) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (uartDataIn == 194) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcLoadIn == 37) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (aluOut == 136)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (immData == 0) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (accMuxOut == 193) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (uartStatIn == 140) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcLoadIn == 102) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcAccIn == 202) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (aluOut == 58)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcAccIn == 212)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (tcLoadIn == 91) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcAccIn == 199)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcAccIn == 143)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (tcLoadIn == 187) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (immData == 103) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (uartDataIn == 195) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcAccIn == 56)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcAccIn == 45)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (immData == 198) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (accMuxOut == 10)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (uartDataIn == 153) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcLoadIn == 213)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (accMuxOut == 102) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (accMuxOut == 45)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 207) && (aluOut <= 255) ##3 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcLoadIn == 24)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcAccIn == 160) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (immData == 9) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 208) && (aluOut <= 255) ##1 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcAccIn == 172) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (aluOut == 207) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (uartDataIn == 91) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (accMuxOut == 216)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcLoadIn == 27) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (immData == 33) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcLoadIn == 104)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcLoadIn == 99) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcLoadIn == 165)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (immData == 216) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcAccIn == 60)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (accMuxOut == 230) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (aluOut == 226)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcLoadIn == 168) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcAccIn == 248)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (uartStatIn == 87) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcLoadIn == 29) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (tcLoadIn == 227) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (immData == 145) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcLoadIn == 108)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcLoadIn == 153)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (immData == 121) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##4 (accMuxSel == 3)) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (aluOut == 237) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (tcLoadIn == 128) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (tcLoadIn == 127) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (tcLoadIn == 230) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (uartDataIn == 66) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (aluOut == 26)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (uartDataIn == 114) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##4 (accMuxOut == 198)) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (aluOut == 148)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (uartStatIn == 73) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcLoadIn == 138)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (aluOut == 16)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (immData == 213) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcLoadIn == 107)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (aluOut == 6) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcAccIn == 191) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcAccIn == 10) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (uartStatIn == 66) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcAccIn == 11) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (aluOut == 101)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcAccIn == 193) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (immData == 169) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcAccIn == 57)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcLoadIn == 170)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (uartDataIn == 200) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcAccIn == 233)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (uartDataIn == 243) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (tcLoadIn == 35) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (uartDataIn == 76) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (aluOut == 126)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcLoadIn == 206)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (aluOut == 32)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (immData == 226) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (accMuxOut == 56)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (immData == 17) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (tcLoadIn == 81) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (aluOut == 145)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (immData == 53) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (aluOut == 187)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (aluOut == 216)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (aluOut == 51) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcLoadIn == 50) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (aluOut == 36)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (tcAccIn == 205) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (tcAccIn == 94) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (accMuxOut == 121) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (uartStatIn == 111) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (aluOut == 41) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcAccIn == 101)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##4 (accMuxOut == 154)) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (immData == 112) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (tcLoadIn == 176) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (immData == 239) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcAccIn == 12)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcAccIn == 10)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcAccIn == 65)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 107) && (aluOut <= 134) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (uartStatIn == 128)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (aluOut == 173) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 226) && (accMuxOut <= 251) ##4 (accMuxOut == 199)) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (uartDataIn == 123) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (aluOut == 111)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (aluOut == 251) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcLoadIn == 132) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (aluOut == 101) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##3 (accMuxOut == 6) ##1 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (immData == 207) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 227) && (accMuxOut <= 254) ##2 (tcLoadIn == 237)) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcAccIn == 12) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (immData == 121) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 121) && (accMuxOut <= 160) ##2 (tcLoadIn == 63) ##2 1) |-> (uartStatIn >= 189) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 167) && (aluOut <= 255) ##3 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (aluOut == 39) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (accMuxOut >= 229) && (accMuxOut <= 233) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (uartDataIn >= 139) && (uartDataIn <= 143) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (uartStatIn >= 221) && (uartStatIn <= 244) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (uartDataIn >= 239) && (uartDataIn <= 242) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn >= 240) && (tcAccIn <= 251) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (uartDataIn >= 96) && (uartDataIn <= 105) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (accMuxOut >= 75) && (accMuxOut <= 84) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (tcLoadIn == 51) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 (accMuxOut == 0)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (tcLoadIn == 6) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (uartDataIn == 92) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (uartDataIn == 4) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (tcAccIn == 154) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (tcAccIn == 178) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (uartStatIn == 203) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (uartDataIn == 103) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 183) && (accMuxOut <= 253) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 167) && (tcAccIn <= 255) ##3 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (uartStatIn == 170) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (tcLoadIn == 167) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 86) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (uartStatIn == 78) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (tcAccIn == 165) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 167) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##1 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (uartDataIn == 223) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (uartDataIn == 123) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 80) ##2 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (tcLoadIn == 10) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (tcAccIn == 159) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 152) && (uartDataIn <= 205) ##3 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 17) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 52) && (aluOut <= 101) ##2 (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (tcLoadIn == 4) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (uartDataIn == 200) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (uartStatIn == 193) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 208) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 169) && (tcAccIn == 167) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (tcAccIn == 177) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (uartStatIn == 175) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 3) && (uartStatIn <= 21) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 (accMuxSel == 7)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (tcLoadIn == 219) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (uartStatIn == 196) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 167) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 167) && (tcAccIn <= 255) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (tcLoadIn == 185) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 118) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 5) && (accMuxSel <= 8) ##2 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 167) && (uartStatIn <= 255) ##2 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 58) && (uartStatIn <= 121) ##3 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (tcAccIn == 79) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 173) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (tcAccIn == 88) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 68) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 223) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 59) && (aluOut <= 119) ##1 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 154) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (tcLoadIn == 38) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (uartDataIn == 6) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 252) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##3 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (tcLoadIn == 13) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (uartStatIn == 160) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 47) && (immData <= 82) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (uartDataIn == 181) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 58) ##3 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (tcAccIn == 118) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (uartStatIn == 38) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##3 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 177) && (accMuxOut <= 253) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (tcLoadIn == 145) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (tcAccIn == 218) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (tcLoadIn == 184) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 178) && (uartStatIn == 69) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 55) ##3 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 189) ##1 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 186) && (tcAccIn <= 255) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 81) && (tcAccIn <= 164) ##4 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 83) && (uartDataIn <= 166) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 119) && (tcAccIn <= 164) ##2 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 127) ##1 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 80) && (uartDataIn <= 166) ##4 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##2 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 196) && (aluOut <= 255) ##2 (uartStatIn == 78) ##1 1) |-> (aluOut >= 139) && (aluOut <= 195));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (tcLoadIn == 115)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 59) && (tcAccIn <= 121) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (aluOut == 41)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (aluOut == 87)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (aluOut == 123)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 33)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (uartStatIn == 69)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 51)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (aluOut == 255)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (aluOut == 233)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 37)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 31)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 198) && (tcAccIn <= 255) ##3 (accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 37)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (tcAccIn == 106)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 188) && (tcAccIn <= 255) ##1 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (aluOut == 252)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (tcAccIn == 53)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 181)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (uartStatIn == 152)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##1 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (aluOut == 213)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (aluOut == 211)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 155) ##4 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (aluOut == 39)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 255)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 182)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (aluOut == 225)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 126) && (immData <= 255) ##1 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 215)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 229)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 169)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 53) && (aluOut <= 103) ##3 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 70)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 41) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (aluOut == 124)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 51)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 165) ##4 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (aluOut == 116)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 169) ##1 (tcLoadIn == 254)) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 8) ##2 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 61) && (tcLoadIn <= 90) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 63)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 147) && (aluOut <= 201) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 158) && (immData <= 167) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##3 (accMuxOut >= 82) && (accMuxOut <= 90)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##3 (aluOut >= 89) && (aluOut <= 90)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##3 (accMuxOut >= 193) && (accMuxOut <= 198)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (uartDataIn >= 219) && (uartDataIn <= 227) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (tcLoadIn >= 18) && (tcLoadIn <= 26) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##3 (aluOut >= 5) && (aluOut <= 6)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (uartStatIn >= 69) && (uartStatIn <= 73) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##3 (aluOut >= 112) && (aluOut <= 114)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn >= 127) && (tcAccIn <= 128) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##3 (aluOut >= 140) && (aluOut <= 144)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##3 (aluOut >= 78) && (aluOut <= 79)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (aluOut >= 105) && (aluOut <= 107) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn >= 200) && (tcAccIn <= 202) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (aluOut == 51) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 82) && (tcLoadIn <= 102) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 171) && (aluOut <= 253) ##2 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 156) ##4 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 154) && (aluOut <= 205) ##2 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 255) ##2 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 11) ##4 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 88) && (immData <= 156) ##1 (aluOut >= 201) && (aluOut <= 255) ##1 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 52) && (aluOut <= 101) ##1 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 6) ##3 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 120) && (aluOut <= 186) ##2 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (uartDataIn >= 0) && (uartDataIn <= 48)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (tcAccIn == 223)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (immData == 136)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (tcAccIn == 144)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (immData == 67)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (uartDataIn == 58)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (immData == 254)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (immData == 157)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcLoadIn >= 161) && (tcLoadIn <= 196) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 188) && (tcAccIn <= 255) ##2 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (uartStatIn == 201)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 206) ##1 (accMuxOut >= 33) && (accMuxOut <= 57)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (uartDataIn == 144)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (uartStatIn == 163)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (tcAccIn == 217)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (uartDataIn == 95)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (uartStatIn == 254)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (tcAccIn == 21)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (immData == 23)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (uartDataIn == 206)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (accMuxSel == 7)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (immData == 199)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (tcLoadIn == 133)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (tcAccIn == 45)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (immData == 9)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (immData == 247)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (tcLoadIn == 204)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 206) && (tcAccIn <= 255) ##2 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (accMuxOut == 254)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (uartStatIn == 202)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (tcAccIn == 236)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (uartDataIn == 215)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (tcLoadIn == 37)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 165) ##2 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (uartStatIn == 12)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (tcLoadIn == 236)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (uartDataIn == 201)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (tcAccIn == 26)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (uartStatIn == 15)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (uartDataIn == 20)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (tcLoadIn == 42)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 121) && (aluOut <= 207) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (uartStatIn == 10)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 23) && (uartStatIn <= 92) ##1 (aluOut >= 201) && (aluOut <= 255) ##1 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##3 (tcAccIn == 38)) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn == 79) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcLoadIn >= 161) && (tcLoadIn <= 178) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn == 45) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartDataIn == 168) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut == 221) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 72) && (tcAccIn <= 114) ##4 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcLoadIn >= 141) && (tcLoadIn <= 178) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut == 192) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 126) && (aluOut <= 190) ##3 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn == 12) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (immData == 122) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (immData == 129) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 6) && (uartStatIn <= 137) ##1 (aluOut >= 201) && (aluOut <= 255) ##1 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartDataIn == 31) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (immData >= 122) && (immData <= 175) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut == 33) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcLoadIn == 111) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut == 145) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 206) && (tcAccIn <= 255) ##1 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn == 82) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##2 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn == 68) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 187) && (uartStatIn <= 255) ##2 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn >= 92) && (uartStatIn <= 175) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartDataIn == 104) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn == 50) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 82) && (immData <= 166) ##3 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartDataIn == 42) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn == 236) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (immData == 159) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 113) && (aluOut <= 236) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn == 157) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn == 97) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn == 92) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartDataIn == 101) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn == 56) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn == 173) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn >= 97) && (uartStatIn <= 105) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcLoadIn == 101) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (immData == 224) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcLoadIn == 64) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 81) ##2 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (immData == 152) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (immData >= 159) && (immData <= 175) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn == 69) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn == 254) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut == 17) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (immData == 204) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn >= 79) && (uartStatIn <= 105) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn == 211) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##3 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 104) && (aluOut <= 155) ##4 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (immData == 218) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartDataIn == 255) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##2 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 86) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 119) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn == 205) ##3 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (aluOut >= 58) && (aluOut <= 59) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 207) && (accMuxOut <= 254) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 212) && (accMuxOut <= 254) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (aluOut >= 78) && (aluOut <= 81) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 119) && (accMuxOut <= 167) ##1 (accMuxOut >= 33) && (accMuxOut <= 62) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 63) && (immData <= 126) ##4 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 166) && (tcAccIn <= 212) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 70) ##1 (aluOut == 90) ##3 1) |-> (immData >= 187) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15) ##4 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 54) && (tcAccIn <= 118) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 8) && (accMuxSel <= 15) ##4 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 127) ##3 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 80) ##3 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (immData >= 114) && (immData <= 175) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 193) && (tcAccIn <= 255) ##3 (accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 54) && (tcAccIn <= 118) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 48) && (tcAccIn <= 98) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn >= 63) && (uartStatIn <= 115) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##1 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 120) && (aluOut <= 186) ##2 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 122) && (immData <= 255) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 74) ##4 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##3 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 2) && (immData <= 75) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 102) && (aluOut <= 153) ##2 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##1 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 156) && (immData <= 201) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn >= 40) && (tcAccIn <= 73) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 95) && (uartStatIn <= 179) ##1 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (tcLoadIn == 172) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 104) && (aluOut <= 155) ##2 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (uartDataIn == 17) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 128) && (aluOut <= 255) ##3 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 196) && (aluOut <= 255) ##1 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (uartDataIn == 149) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 86) && (immData <= 169) ##4 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartDataIn >= 7) && (uartDataIn <= 63) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (uartStatIn == 195) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (aluOut == 232) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (tcAccIn == 128) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (aluOut == 211) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 15) ##4 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 61) && (immData <= 122) ##4 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 70) ##4 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (tcAccIn == 169) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##2 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (accMuxSel == 12) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut >= 16) && (aluOut <= 33) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 102) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 87) && (immData <= 171) ##4 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (uartStatIn == 61) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (uartStatIn == 203) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (uartStatIn == 197) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (uartDataIn == 42) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##1 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (uartStatIn == 153) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (uartStatIn == 60) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (aluOut == 158) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (tcAccIn == 150) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 58) ##3 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (uartDataIn == 10) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (uartStatIn == 148) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 23) && (uartStatIn <= 137) ##1 (aluOut >= 201) && (aluOut <= 255) ##1 (uartStatIn == 173) ##2 1) |-> (aluOut >= 120) && (aluOut <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (tcAccIn == 81) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (uartDataIn == 254) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (uartDataIn == 89) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (tcLoadIn == 123) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn >= 4) && (tcAccIn <= 73) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (aluOut == 116) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (tcAccIn == 192) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 165) ##2 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (tcAccIn == 155) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##2 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (uartStatIn == 63) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (accMuxOut == 11) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (tcAccIn == 168) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (uartDataIn == 44) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 63) ##4 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (aluOut == 105) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 221) && (uartDataIn <= 250) ##1 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (aluOut == 11) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (tcAccIn == 136) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 39) ##4 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (aluOut == 121) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (accMuxOut == 89) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (uartDataIn == 249) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (accMuxOut == 203) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##2 (uartStatIn == 64) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (tcAccIn >= 197) && (tcAccIn <= 199) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 218) ##2 (accMuxOut >= 33) && (accMuxOut <= 62) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##4 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 61) && (immData <= 122) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##4 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut >= 16) && (aluOut <= 251) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19) ##4 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##2 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut >= 5) && (aluOut <= 251) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 2) && (immData <= 63) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 54) ##3 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (accMuxSel == 1) ##1 (accMuxOut == 0) ##1 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 63) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 63) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (immData == 133) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (immData == 138) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcLoadIn == 197) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut == 249) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (uartDataIn == 204) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 82) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (uartDataIn == 107) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (uartStatIn == 63) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcAccIn == 182) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (uartStatIn == 12) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut >= 16) && (aluOut <= 70) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcLoadIn == 125) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcLoadIn == 228) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut == 192) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcAccIn == 253) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut == 240) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (immData == 161) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 86) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcLoadIn == 90) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut == 204) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (uartStatIn == 31) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (uartDataIn == 246) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcAccIn == 239) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut == 226) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (accMuxOut == 226) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (uartDataIn == 179) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcAccIn == 136) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 2) && (immData <= 86) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##4 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (immData == 24) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (immData == 2) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 188) && (tcAccIn <= 255) ##3 (accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (accMuxOut == 119) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (immData == 253) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut >= 5) && (aluOut <= 108) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (immData == 101) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (uartStatIn == 119) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (uartStatIn == 62) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut == 3) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 64) && (immData <= 126) ##4 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut == 59) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (immData == 72) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (uartStatIn == 230) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (uartDataIn == 62) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (uartDataIn == 112) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcLoadIn == 57) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcLoadIn == 254) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcAccIn == 54) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 15) ##1 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut == 48) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcAccIn == 145) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (uartDataIn == 232) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcLoadIn == 148) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 124) && (aluOut <= 167) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcAccIn == 55) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut >= 5) && (aluOut <= 84) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 75) && (uartStatIn <= 123) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcLoadIn >= 195) && (tcLoadIn <= 199) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 137) && (uartStatIn <= 195) ##3 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartStatIn >= 130) && (uartStatIn <= 134) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 54) ##4 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##4 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 82) && (immData <= 166) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##3 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 192) ##3 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 12) && (accMuxSel <= 15) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 37) ##3 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 175) && (immData <= 255) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 84) ##4 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##4 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 126) && (tcLoadIn <= 255) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 32) ##4 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 49) ##2 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##3 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 31) ##4 (accMuxOut >= 33) && (accMuxOut <= 57) && (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 87) && (immData <= 171) ##2 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##3 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 67) ##2 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 45) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 134) && (aluOut <= 194) ##2 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 24) ##3 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (aluOut >= 59) && (aluOut <= 66) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcAccIn == 48) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcAccIn >= 186) && (tcAccIn <= 190) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##1 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcAccIn >= 204) && (tcAccIn <= 211) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 173) && (accMuxOut <= 217) ##2 (accMuxOut >= 33) && (accMuxOut <= 62) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 219) && (uartDataIn <= 250) ##3 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 145) && (tcLoadIn <= 204) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 255) ##1 (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 119) && (uartDataIn <= 183) ##3 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 197) && (uartDataIn <= 255) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##3 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 57) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 179) && (uartDataIn <= 255) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 164) && (tcLoadIn <= 255) ##3 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 191) && (uartDataIn <= 255) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartDataIn >= 52) && (uartDataIn <= 53) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartStatIn >= 202) && (uartStatIn <= 212) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (accMuxOut == 26) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcLoadIn == 92) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartDataIn >= 13) && (uartDataIn <= 15) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartStatIn >= 91) && (uartStatIn <= 101) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (aluOut >= 198) && (aluOut <= 201) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcLoadIn >= 35) && (tcLoadIn <= 41) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartDataIn == 153) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartDataIn >= 195) && (uartDataIn <= 200) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (immData >= 100) && (immData <= 118) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (aluOut >= 19) && (aluOut <= 24) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcAccIn >= 140) && (tcAccIn <= 141) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartDataIn >= 34) && (uartDataIn <= 42) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (aluOut >= 87) && (aluOut <= 92) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartStatIn >= 168) && (uartStatIn <= 176) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 179) && (tcAccIn <= 255) ##3 (accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 187) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 140) && (accMuxOut <= 201) ##1 (accMuxOut >= 154) && (accMuxOut <= 182)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 59) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 126) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 159) && (tcLoadIn <= 208) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 3) ##1 (accMuxOut >= 154) && (accMuxOut <= 182)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 73) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 166) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 49) ##3 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 1) && (aluOut <= 126) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 116) && (aluOut <= 160) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 81) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 127) ##2 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 180) && (tcAccIn <= 254) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 180) && (uartDataIn <= 255) ##1 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 166) && (uartDataIn <= 255) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 127) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 84) && (uartDataIn <= 167) ##3 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##3 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 209) && (uartDataIn <= 255) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 165) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##3 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 189) ##1 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 58) ##2 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 5) ##3 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 254) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##3 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (tcLoadIn == 4)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##3 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (tcLoadIn == 76)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (aluOut == 121)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartStatIn == 160)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartStatIn == 193)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartStatIn == 161)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartStatIn == 37)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (immData == 212)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 192) ##3 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (tcLoadIn == 12)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (tcLoadIn == 179)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (immData == 100)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartStatIn == 75)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartStatIn == 196)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (tcLoadIn == 229)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartStatIn == 162)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartStatIn == 172)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartStatIn == 166)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (tcLoadIn == 10)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (tcLoadIn == 184)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartStatIn == 23)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (tcLoadIn == 0)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartStatIn == 203)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 5) && (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 167) && (uartStatIn <= 255) ##1 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (immData == 129)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 62) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartDataIn == 4)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (tcLoadIn == 213)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartStatIn == 15)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 172) && (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartStatIn == 78)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartStatIn == 69)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (tcLoadIn == 167)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (tcLoadIn == 208)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (tcLoadIn == 132)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (tcLoadIn == 51)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (immData == 163)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartStatIn == 175)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (aluOut == 253)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 49) && (uartDataIn == 151)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (aluOut == 81)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 131) ##4 (tcAccIn == 131)) |-> (aluOut >= 208) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 151) && (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 160) && (uartStatIn <= 255) ##1 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartStatIn == 46)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 87) && (uartDataIn <= 175) ##4 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (tcLoadIn == 6)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartStatIn == 190)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 182) && (uartStatIn == 159)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 124) && (uartDataIn <= 254) ##1 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 127) ##3 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 7) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 11) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 57) ##1 (accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 15) ##1 (accMuxOut >= 154) && (accMuxOut <= 182)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 128) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 83) && (aluOut <= 168) ##3 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 54) && (tcAccIn <= 117) ##4 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 179) && (accMuxOut <= 218) ##2 (accMuxOut >= 154) && (accMuxOut <= 182)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 121) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 125) && (tcAccIn <= 191) ##1 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 164) && (tcLoadIn <= 255) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 62) && (aluOut <= 124) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 187) && (uartStatIn <= 255) ##3 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 166) ##3 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##1 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 182) && (tcAccIn <= 254) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 112) && (uartDataIn <= 151) ##3 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 62) && (uartStatIn <= 123) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) && (uartDataIn >= 3) && (uartDataIn <= 90) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 58) && (tcAccIn <= 121) ##4 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 206) ##3 (accMuxOut >= 154) && (accMuxOut <= 182)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 5) ##3 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 128) && (uartStatIn <= 255) ##1 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 163) && (tcAccIn <= 207) ##1 (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 56) && (tcAccIn <= 121) ##4 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 81) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 59) && (uartStatIn <= 110) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 68) && (uartDataIn <= 130) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 208) ##3 (accMuxOut >= 154) && (accMuxOut <= 182)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 11) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 100) && (uartDataIn <= 178) ##4 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 140) && (immData <= 196) ##2 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15) ##1 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 187) && (uartStatIn <= 255) ##1 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) && (uartDataIn >= 3) && (uartDataIn <= 65) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 63) && (aluOut <= 125) ##3 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 166) && (uartDataIn <= 255) ##1 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3) ##3 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 160) && (tcAccIn <= 206) ##1 (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 255) ##3 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 150) && (uartDataIn <= 202) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 191) && (uartStatIn <= 255) ##1 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 208) && (uartDataIn <= 255) ##3 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 89) && (uartDataIn <= 140) ##4 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##3 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 58) ##3 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##1 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19) ##1 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) && (uartDataIn >= 3) && (uartDataIn <= 62) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 134) && (immData <= 193) ##1 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 165) ##2 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 94) && (uartDataIn <= 178) ##4 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##2 (uartDataIn >= 190) && (uartDataIn <= 252) ##1 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (tcAccIn >= 98) && (tcAccIn <= 99)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (tcAccIn >= 48) && (tcAccIn <= 49)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (tcLoadIn >= 89) && (tcLoadIn <= 90)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (tcLoadIn >= 36) && (tcLoadIn <= 37)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 135)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData >= 104) && (immData <= 105)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 205)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (uartStatIn >= 130) && (uartStatIn <= 144)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData >= 23) && (immData <= 27)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (tcAccIn >= 109) && (tcAccIn <= 111)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##1 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 207) && (accMuxOut <= 254) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 83) ##3 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 191) && (immData <= 255) ##1 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 192) ##3 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 164) && (tcAccIn <= 209) ##1 (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) && (uartDataIn >= 3) && (uartDataIn <= 112) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 99) && (uartDataIn <= 151) ##4 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 151) && (uartDataIn <= 203) ##1 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 56) && (uartStatIn <= 112) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) && (uartDataIn >= 3) && (uartDataIn <= 58) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 8) && (accMuxSel <= 15) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 15) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 46) && (aluOut <= 94) ##3 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 157) && (tcAccIn <= 207) ##1 (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 131) ##2 (accMuxOut >= 121) && (accMuxOut <= 150) && (uartStatIn == 218)) |-> (uartDataIn >= 205) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 98) && (aluOut <= 162) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 1) && (accMuxSel <= 3) ##3 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 167) && (tcAccIn <= 255) ##3 (accMuxOut >= 215) && (accMuxOut <= 250) && (uartDataIn == 239) ##1 1) |-> (tcAccIn >= 50) && (tcAccIn <= 102));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 180) && (accMuxOut <= 218) ##3 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 99) && (uartDataIn <= 151) ##3 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 189) && (uartStatIn <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 65) && (uartDataIn <= 105) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 188) && (uartStatIn <= 255) ##1 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 7) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 15) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 91) && (uartStatIn <= 120) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 2) ##3 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##3 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) && (uartDataIn >= 3) && (uartDataIn <= 130) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##1 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (accMuxSel >= 3) && (accMuxSel <= 5) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (tcAccIn >= 195) && (tcAccIn <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 54) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 78) ##3 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 255) ##1 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 59) && (uartStatIn <= 120) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 61) && (immData <= 122) ##2 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 69) ##3 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 8) ##1 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (tcAccIn >= 217) && (tcAccIn <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (uartStatIn >= 157) && (uartStatIn <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 59) && (uartStatIn <= 123) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 124) && (immData <= 187) ##1 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 24) ##1 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 120) && (aluOut <= 186) ##1 (accMuxOut >= 161) && (accMuxOut <= 208) ##3 (accMuxOut >= 99) && (accMuxOut <= 123)) |-> (aluOut >= 196) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 101) ##2 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 143) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (uartDataIn == 84) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##3 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (tcAccIn >= 167) && (tcAccIn <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (aluOut == 13) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 148) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 37) && (aluOut <= 77) ##1 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcLoadIn >= 229) && (tcLoadIn <= 241) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn == 12) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##3 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 113) && (uartStatIn <= 163) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (immData >= 18) && (immData <= 86) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (immData >= 18) && (immData <= 93) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut == 145)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (accMuxOut == 76)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (accMuxOut == 119)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (accMuxOut == 236)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn == 189) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 18) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartStatIn >= 96) && (uartStatIn <= 120) ##2 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (uartStatIn == 119)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn == 79) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (uartDataIn == 63) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (uartDataIn == 254) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (uartDataIn == 80) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut == 59)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (uartDataIn == 143) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn == 46) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut == 160)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (accMuxOut == 45)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (aluOut >= 6) && (aluOut <= 137) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn == 106) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 6) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (uartDataIn == 151) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (aluOut == 183) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (immData >= 18) && (immData <= 52) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (aluOut == 231) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (uartDataIn == 116) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (uartDataIn == 29) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut == 216)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut == 235)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 151) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (uartStatIn == 163)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (uartStatIn == 187)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (aluOut == 150) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcLoadIn == 106) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (uartStatIn == 238)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 143) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 83) && (uartDataIn <= 122) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 39) ##3 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcLoadIn == 241) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcLoadIn == 81)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (uartDataIn == 45) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut == 214)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn == 84) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut == 139)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut == 66)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn == 190) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 163) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (aluOut >= 7) && (aluOut <= 137) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut == 106)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcLoadIn == 64)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn == 36) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcLoadIn == 95)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (aluOut == 132) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut == 137)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn == 150) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut == 245)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 52) && (tcAccIn <= 77) ##4 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (aluOut == 240) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (aluOut == 98) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (aluOut == 139) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 122) && (immData <= 253) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 138) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (aluOut == 253) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 154) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (aluOut == 102) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartStatIn >= 96) && (uartStatIn <= 168) ##2 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (uartDataIn == 103) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (uartDataIn == 193) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (uartDataIn == 174) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 59) ##2 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcLoadIn == 216)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcAccIn == 251)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (aluOut == 229) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (aluOut == 208) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut == 150)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut == 57)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (aluOut == 243)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn == 154) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (tcAccIn >= 133) && (tcAccIn <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) ##1 (tcLoadIn == 24)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn == 134) ##4 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcAccIn == 38) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (accMuxSel >= 6) && (accMuxSel <= 9) ##2 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartDataIn == 176) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (tcAccIn == 219)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (aluOut == 21)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 161)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartStatIn == 83)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (aluOut == 94)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcLoadIn == 4) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (immData == 54)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 129)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 144) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (aluOut == 42)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcAccIn == 182) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (accMuxOut == 195)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartStatIn >= 180) && (uartStatIn <= 228) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (aluOut == 180)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (aluOut == 164)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (aluOut == 91) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartStatIn == 110)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 145) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (uartDataIn >= 143) && (uartDataIn <= 254) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (aluOut == 235)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (immData == 108) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (immData == 131)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (immData == 73)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartStatIn == 10)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (aluOut == 187)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartStatIn == 148) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcLoadIn >= 173) && (tcLoadIn <= 241) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (accMuxOut == 182)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 91) && (uartStatIn <= 171) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartStatIn == 106)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartStatIn == 19)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 156)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (accMuxOut == 172)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (aluOut == 65)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartStatIn == 24)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 172)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartStatIn == 42)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartStatIn == 41)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartStatIn == 64)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartStatIn == 169)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartStatIn == 255)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 254) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (uartDataIn >= 143) && (uartDataIn <= 174) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (uartStatIn >= 6) && (uartStatIn <= 252) ##1 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (immData == 102)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 227)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (accMuxSel == 4) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (tcAccIn == 61) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartStatIn >= 210) && (uartStatIn <= 228) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (tcAccIn == 159)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (immData == 137)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartDataIn == 147) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (immData == 63)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (immData == 196)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartStatIn == 93)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartStatIn == 107) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (immData == 111)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartStatIn == 99)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 49) && (uartDataIn <= 105) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 253)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 198)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (immData == 118)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 61) && (uartStatIn <= 120) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (uartStatIn == 169) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (immData == 198)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (immData == 72)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (accMuxSel == 7) && (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (accMuxOut == 0) && (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 182)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (aluOut == 195)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 56) ##3 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (immData >= 18) && (immData <= 49) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 130)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 217)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcLoadIn == 247) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (immData == 184) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 106) && (aluOut <= 155) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 4) && (accMuxOut >= 137) && (accMuxOut <= 154) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 245)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 183) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (accMuxSel == 7) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcAccIn == 68) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (uartStatIn == 16) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcLoadIn == 171) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcLoadIn == 149) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcLoadIn == 89) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartDataIn == 250) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (immData == 230) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartStatIn == 233) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (aluOut == 113) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartDataIn == 11) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartDataIn == 107) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (uartStatIn == 253) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (tcAccIn >= 197) && (tcAccIn <= 201) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (uartStatIn == 116) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (uartDataIn == 45) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcLoadIn == 27) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn >= 134) && (tcAccIn <= 163) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (tcLoadIn == 80) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcAccIn >= 2) && (tcAccIn <= 127) ##2 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (immData == 216) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartStatIn == 44) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 120) && (aluOut <= 173) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (aluOut == 60) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (uartStatIn >= 6) && (uartStatIn <= 64) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcAccIn == 95) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcAccIn == 148) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (immData == 251) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartStatIn >= 201) && (uartStatIn <= 231) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartStatIn == 135) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcLoadIn == 224) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartStatIn == 220) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartDataIn >= 20) && (uartDataIn <= 76) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (immData == 56) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 254) ##3 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcAccIn == 2) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (accMuxOut == 201) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (immData == 58) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcAccIn >= 52) && (tcAccIn <= 69) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartStatIn == 106) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (uartStatIn == 114) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (aluOut == 120) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartDataIn == 217) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (immData == 89) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (uartStatIn >= 6) && (uartStatIn <= 45) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartDataIn == 70) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcLoadIn == 213) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (aluOut == 179) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (immData == 45) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartDataIn == 78) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (uartStatIn == 92) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcAccIn == 236) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (aluOut == 57) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (aluOut == 98) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartStatIn == 161) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartDataIn == 57) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartStatIn == 70) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (accMuxOut == 239) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (uartStatIn == 14) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartDataIn == 47) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcAccIn >= 52) && (tcAccIn <= 89) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 34) ##3 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartStatIn >= 210) && (uartStatIn <= 231) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcLoadIn == 201) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcAccIn == 200) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (immData == 176) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (immData == 220) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (aluOut == 132) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (immData >= 18) && (immData <= 154) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcAccIn == 185) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (uartStatIn == 231) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (aluOut == 90) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (aluOut >= 128) && (aluOut <= 132) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (aluOut == 216) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (uartDataIn == 122) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartDataIn == 135) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (uartStatIn == 76) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcAccIn == 10) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcAccIn == 127) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcAccIn == 19) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (accMuxSel == 3) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 4) && (immData <= 9) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn >= 106) && (tcAccIn <= 163) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcAccIn == 217) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartStatIn == 120) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (immData == 205) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartDataIn == 39) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (tcAccIn == 10) ##2 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (immData == 114) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (accMuxSel == 11) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (aluOut == 73) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (immData == 29) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (immData == 95) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcLoadIn == 42) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (immData == 41) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (uartDataIn >= 103) && (uartDataIn <= 254) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartStatIn >= 180) && (uartStatIn <= 231) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (immData == 54) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (accMuxOut == 4) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (uartDataIn >= 128) && (uartDataIn <= 254) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartStatIn == 37) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (accMuxOut == 233) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcLoadIn == 159) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcAccIn == 4) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartStatIn == 155) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcLoadIn == 144) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcLoadIn == 185) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartDataIn == 239) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartStatIn >= 157) && (uartStatIn <= 228) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (tcLoadIn == 3) ##3 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcAccIn >= 52) && (tcAccIn <= 94) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (tcLoadIn >= 180) && (tcLoadIn <= 187) ##2 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (immData >= 156) && (immData <= 157) ##2 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (tcLoadIn >= 159) && (tcLoadIn <= 170) ##2 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartDataIn == 216) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (aluOut == 137) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (accMuxOut == 40) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcLoadIn == 135) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (immData == 213) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartDataIn == 170) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (uartStatIn >= 6) && (uartStatIn <= 95) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcAccIn == 61) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##1 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (aluOut == 171) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (aluOut >= 105) && (aluOut <= 137) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (aluOut == 237) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartDataIn == 118) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcAccIn == 59) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcAccIn == 165) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 221) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartStatIn == 47) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 4) && (uartStatIn <= 120) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcLoadIn == 63) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 167) && (immData <= 253) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (immData == 79) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartDataIn == 29) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartStatIn == 216) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 49) ##3 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartStatIn == 33) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (accMuxSel == 8) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (aluOut >= 105) && (aluOut <= 118) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (immData == 93) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartStatIn == 180) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartStatIn == 118) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcAccIn == 185) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (accMuxSel >= 9) && (accMuxSel <= 10) ##2 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (uartDataIn >= 11) && (uartDataIn <= 90) ##2 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcLoadIn == 42) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcLoadIn >= 115) && (tcLoadIn <= 241) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcLoadIn == 9) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcAccIn >= 10) && (tcAccIn <= 94) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 120) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartStatIn == 40) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcAccIn == 173) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (accMuxSel == 6) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (aluOut == 105) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (uartDataIn >= 68) && (uartDataIn <= 143) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (immData >= 206) && (immData <= 207) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (aluOut == 118) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartDataIn == 199) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartDataIn == 46) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcAccIn == 154) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartDataIn == 54) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcAccIn == 89) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcLoadIn == 188) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (aluOut == 87) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn >= 163) && (tcAccIn <= 190) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcLoadIn == 225) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartStatIn == 201) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (aluOut == 86) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (immData == 90) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartStatIn == 157) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (aluOut == 160) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartDataIn == 37) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (immData == 34) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcLoadIn == 130) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (immData == 255) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (tcLoadIn == 251) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcLoadIn >= 129) && (tcLoadIn <= 241) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (uartDataIn == 40) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (aluOut == 219) ##2 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 216) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartDataIn == 171) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (uartStatIn >= 129) && (uartStatIn <= 252) ##1 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (immData >= 18) && (immData <= 252) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 89) && (aluOut <= 162) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartDataIn == 50) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcAccIn == 204) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (immData == 33) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 60) && (uartStatIn <= 123) ##4 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn >= 12) && (tcAccIn <= 220) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (tcAccIn == 74) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartStatIn == 199) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (immData >= 18) && (immData <= 224) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (tcAccIn == 79) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn >= 134) && (tcAccIn <= 220) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (aluOut >= 87) && (aluOut <= 137) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (aluOut >= 87) && (aluOut <= 118) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254) ##3 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcAccIn == 18) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcLoadIn >= 10) && (tcLoadIn <= 241) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcLoadIn == 151) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartStatIn == 129) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartDataIn == 86) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartDataIn == 43) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcLoadIn == 124) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (aluOut >= 86) && (aluOut <= 137) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartDataIn == 200) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (immData >= 162) && (immData <= 231) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##1 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (immData == 131) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (tcAccIn == 142) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (uartStatIn >= 140) && (uartStatIn <= 252) ##1 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 130) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartStatIn == 154) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartDataIn == 91) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartDataIn == 119) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 84) && (aluOut <= 168) ##1 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 57) && (tcAccIn <= 119) ##1 (accMuxOut >= 221) && (accMuxOut <= 254) ##3 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (accMuxSel == 10) ##1 (accMuxOut == 0)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartStatIn == 120) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 155) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (aluOut >= 132) && (aluOut <= 190) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcAccIn == 19) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (immData == 34) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcLoadIn == 215) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 215) && (tcAccIn <= 254) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (immData == 229) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcAccIn == 31) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartDataIn == 40) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (immData >= 206) && (immData <= 217) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (immData == 38) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (tcAccIn == 70) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (immData == 6) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (immData == 2) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartDataIn == 84) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (tcAccIn == 40) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartDataIn == 254) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartDataIn == 105) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartDataIn == 244) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 3) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcLoadIn == 6) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartDataIn == 52) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartDataIn == 9) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartDataIn == 222) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcAccIn == 26) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (immData == 192) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcLoadIn == 250) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcLoadIn == 91) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (aluOut >= 101) && (aluOut <= 156) ##2 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (immData == 111) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcAccIn == 72) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (accMuxOut == 251) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 165) ##1 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (immData == 163) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcAccIn == 84) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartDataIn == 117) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (immData == 251) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (tcAccIn == 182) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartStatIn == 222) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (tcAccIn == 192) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartDataIn == 87) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (tcLoadIn == 237) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartDataIn == 167) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (immData == 134) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartStatIn == 218) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartDataIn == 115) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (accMuxOut == 216) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (accMuxOut == 137) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (immData == 175) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartStatIn == 222) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartStatIn == 209) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (accMuxOut == 150) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartStatIn == 134) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcAccIn == 191) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartStatIn == 206) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 80) && (uartStatIn <= 165) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (tcAccIn == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartDataIn == 122) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (aluOut == 245) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (immData == 249) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcLoadIn == 39) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcLoadIn == 44) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (accMuxSel == 5) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (tcAccIn == 206) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartDataIn == 122) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcAccIn == 187) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (tcAccIn == 4) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcAccIn == 185) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcLoadIn == 130) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 218) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartStatIn == 84) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (immData >= 206) && (immData <= 231) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartStatIn == 136) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartStatIn == 251) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (accMuxSel >= 6) && (accMuxSel <= 9) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartStatIn == 8) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartDataIn == 125) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartStatIn == 82) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcLoadIn == 228) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartStatIn == 191) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (accMuxSel == 9) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcAccIn == 150) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (immData == 150) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcAccIn == 167) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartStatIn == 68) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcAccIn == 246) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##3 (uartStatIn == 70) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcLoadIn == 159) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 179) && (uartDataIn <= 213) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 9) ##1 (accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (tcAccIn == 188) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##2 (tcLoadIn >= 0) && (tcLoadIn <= 85) ##2 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn >= 134) && (tcAccIn <= 205) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (uartStatIn == 63) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##2 (accMuxSel == 0) ##2 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##1 (uartStatIn >= 130) && (uartStatIn <= 149) ##2 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 202) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) && (tcAccIn >= 46) && (tcAccIn <= 205) ##3 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 120) && (aluOut <= 162) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 183) && (accMuxOut <= 218) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (accMuxSel >= 4) && (accMuxSel <= 13) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 112) && (tcLoadIn <= 237) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##1 (accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 82) ##2 (tcLoadIn >= 0) && (tcLoadIn <= 85) ##2 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##1 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (tcAccIn >= 247) && (tcAccIn <= 255) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (immData >= 88) && (immData <= 138) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcLoadIn == 130)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcLoadIn == 128)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (immData == 67) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (immData == 136) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartDataIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcLoadIn == 170)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartDataIn == 57) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcLoadIn == 198) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcLoadIn == 207) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (uartStatIn == 173)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (accMuxSel >= 9) && (accMuxSel <= 13) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut == 181) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcLoadIn == 128) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcAccIn == 136)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (immData == 65) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 179) && (uartDataIn <= 217) ##4 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut == 136) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 205) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (uartDataIn == 182)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut == 215) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (accMuxSel >= 0) && (accMuxSel <= 3) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (immData == 199)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (immData == 183)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn == 73) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut == 200) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn == 236) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (accMuxSel == 5)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcLoadIn == 138)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn == 135) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##2 (accMuxSel >= 6) && (accMuxSel <= 13) ##1 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn == 18) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcLoadIn == 99)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartDataIn == 54) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (immData == 203)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcLoadIn == 164)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (uartDataIn == 163)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (accMuxSel >= 0) && (accMuxSel <= 5) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn == 20) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##1 (accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn == 151) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 144) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn == 82) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcAccIn == 109)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn == 9) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (uartDataIn == 133)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (uartDataIn == 113)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (uartDataIn == 21)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 203) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (immData == 134)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcAccIn == 78)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn == 143) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (immData == 123)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn == 105) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (accMuxOut == 215)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (immData == 198)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcLoadIn == 77)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn == 20) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartDataIn == 7) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (uartDataIn == 158)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 208) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (immData == 219)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (accMuxSel == 12)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcAccIn == 26)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (accMuxOut == 229)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn == 243) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9) ##1 (accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 128) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (accMuxSel == 3)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (uartDataIn == 185)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (accMuxOut == 6)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcLoadIn == 212) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (accMuxOut >= 207) && (accMuxOut <= 254) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (uartStatIn >= 99) && (uartStatIn <= 173) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcLoadIn == 28)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcAccIn == 6)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcLoadIn == 12)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcAccIn == 229)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcAccIn == 72)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcAccIn == 60)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (accMuxSel >= 0) && (accMuxSel <= 2) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (tcLoadIn >= 241) && (tcLoadIn <= 255) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (accMuxSel == 11)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (accMuxOut >= 245) && (accMuxOut <= 254) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcLoadIn == 10)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut == 44) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 85) && (uartStatIn <= 162) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (immData == 187)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcAccIn == 19)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (immData >= 202) && (immData <= 254) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (uartDataIn == 42)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (immData == 88)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcLoadIn == 187)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (immData == 28) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcAccIn == 165)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (immData == 229)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (immData == 48)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (uartDataIn == 62)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (accMuxOut >= 198) && (accMuxOut <= 254) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (uartDataIn == 123)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcAccIn == 129)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcLoadIn == 98)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 96) && (uartStatIn <= 139) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (accMuxOut == 76)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (aluOut >= 173) && (aluOut <= 193) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (uartDataIn == 8)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) && (tcLoadIn >= 95) && (tcLoadIn <= 182) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (tcLoadIn == 239)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (uartDataIn >= 139) && (uartDataIn <= 253) ##1 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##4 (immData == 194)) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (tcAccIn >= 114) && (tcAccIn <= 123) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (aluOut == 6) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (uartDataIn >= 211) && (uartDataIn <= 215) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (uartDataIn >= 99) && (uartDataIn <= 100) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (tcAccIn >= 238) && (tcAccIn <= 251) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (uartStatIn == 160) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcLoadIn == 192) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) && (uartStatIn == 146) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (immData == 148) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (immData == 96) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (immData == 81) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcAccIn == 124) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartDataIn == 213) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcAccIn == 82) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcLoadIn == 98) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (immData == 235) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##1 (accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (immData == 248) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 254) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut == 173) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) && (aluOut == 163) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) && (immData >= 198) && (immData <= 255) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn == 3) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn == 6) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcLoadIn == 27) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcLoadIn == 34) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcLoadIn == 213) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcLoadIn == 32) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 28) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcAccIn == 250) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcLoadIn == 0) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartDataIn == 195) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (accMuxOut >= 113) && (accMuxOut <= 254) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 5) && (accMuxSel <= 8) ##1 (accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (uartStatIn == 99) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 82) && (uartStatIn <= 166) ##4 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn == 133) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn == 11) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcAccIn == 76) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 112) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (immData == 160) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (accMuxOut >= 224) && (accMuxOut <= 254) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn == 128) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (accMuxSel >= 0) && (accMuxSel <= 1) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) && (uartStatIn == 96) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn == 191) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn == 174) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn == 51) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut == 234) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut == 230) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (immData == 204) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (accMuxOut == 182) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut == 16) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcLoadIn == 64) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcLoadIn == 171) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut == 39) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) && (tcAccIn >= 47) && (tcAccIn <= 101) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartDataIn == 209) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) && (tcAccIn >= 56) && (tcAccIn <= 115) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 4) && (immData <= 130) ##1 (tcLoadIn >= 0) && (tcLoadIn <= 85) ##2 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartDataIn == 101) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut == 11) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (immData >= 201) && (immData <= 254) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartDataIn == 149) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) && (uartStatIn == 115) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (uartStatIn == 83) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (uartStatIn == 140) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn == 172) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartDataIn == 167) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 31) ##1 (accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn == 40) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (aluOut == 58) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcLoadIn == 13) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (uartStatIn >= 128) && (uartStatIn <= 255) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 173) && (tcAccIn <= 255) ##3 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcAccIn == 221) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcLoadIn == 116) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (tcAccIn == 82) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (uartStatIn == 157) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 254) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (accMuxOut >= 193) && (accMuxOut <= 254) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 12) && (uartStatIn == 92) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (aluOut >= 155) && (aluOut <= 193) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcAccIn == 200) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) && (uartStatIn == 180) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (accMuxOut == 39) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (aluOut == 236) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcAccIn == 174) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (uartStatIn == 221) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (uartStatIn == 30) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcAccIn == 118) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (immData == 13) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcLoadIn == 114) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (uartStatIn == 59) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (uartStatIn == 38) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (uartStatIn == 37) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcLoadIn == 187) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcLoadIn == 208) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (uartStatIn == 245) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (tcAccIn == 251) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (uartStatIn == 137) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) && (tcLoadIn == 24) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcLoadIn == 9) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcAccIn == 186) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (accMuxOut >= 144) && (accMuxOut <= 254) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) && (uartStatIn == 1) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 178) && (immData <= 254) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (aluOut == 251) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (accMuxOut == 150) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 34) && (uartStatIn == 30) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (aluOut == 131) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcAccIn == 52) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcAccIn == 182) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (tcAccIn == 198) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (aluOut >= 159) && (aluOut <= 193) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (uartStatIn == 218) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) && (uartStatIn == 40) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 8) ##1 (accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) && (aluOut == 108) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 9) ##2 (tcLoadIn >= 0) && (tcLoadIn <= 85) ##2 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (uartStatIn == 44) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (accMuxOut == 38) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 254) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) && (immData == 175) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (immData == 150) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (uartStatIn == 30) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (tcLoadIn >= 200) && (tcLoadIn <= 224) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) && (uartStatIn == 45) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) && (uartStatIn == 24) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) && (tcAccIn == 133) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 24) && (uartStatIn == 30) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (aluOut == 217) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcAccIn == 205) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) && (uartStatIn == 239) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) && (uartStatIn == 16) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 23) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##1 (accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcLoadIn == 166) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (aluOut == 117) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (uartDataIn == 55) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) && (uartStatIn == 178) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (uartStatIn >= 99) && (uartStatIn <= 139) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcLoadIn == 244) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (uartStatIn >= 107) && (uartStatIn <= 186) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcAccIn == 95) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (accMuxSel >= 0) && (accMuxSel <= 7) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (aluOut == 224) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) && (uartStatIn == 21) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) && (uartStatIn == 30) ##1 (accMuxOut == 0) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcLoadIn == 3) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (tcLoadIn == 221) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (immData >= 216) && (immData <= 255) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (accMuxOut == 236) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (immData == 40) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##3 (uartStatIn == 253) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) && (tcAccIn == 68) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 154) ##1 (aluOut >= 112) && (aluOut <= 255) ##2 (accMuxSel == 10) ##1 1) |-> (aluOut >= 0) && (aluOut <= 80));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 30) && (uartDataIn == 34) ##4 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (tcAccIn == 239) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (aluOut == 194) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (aluOut == 81) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (immData == 148) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (accMuxOut == 215) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 30) ##3 (accMuxSel == 0) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (accMuxSel == 5) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (uartStatIn >= 116) && (uartStatIn <= 160) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (immData == 190) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) && (accMuxSel >= 0) && (accMuxSel <= 2) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (immData == 9) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 10) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (aluOut >= 76) && (aluOut <= 105) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (immData == 150) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (tcAccIn == 190) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 30) ##3 (uartDataIn == 6) ##1 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (uartDataIn == 170) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (immData == 32) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (uartStatIn == 22) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (uartStatIn == 218) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (aluOut == 126) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (immData == 184) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (aluOut == 157) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 206) && (tcAccIn <= 255) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 63) && (tcAccIn <= 91) ##4 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (aluOut == 98) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 82) ##1 (accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (aluOut == 247) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (immData == 226) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (tcAccIn == 68) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##4 (aluOut == 26)) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (aluOut == 105) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (tcAccIn == 106) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (immData == 39) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (tcAccIn == 212) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (tcLoadIn == 198) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (tcAccIn == 32) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (tcAccIn == 86) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (tcAccIn == 83) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (tcAccIn == 238) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (aluOut == 86) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (immData == 255) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 70) && (aluOut <= 138) ##1 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (immData == 219) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (tcAccIn == 72) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##1 (tcAccIn == 4) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (aluOut >= 163) && (aluOut <= 165) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (uartDataIn >= 106) && (uartDataIn <= 109) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (aluOut >= 47) && (aluOut <= 49) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (aluOut >= 216) && (aluOut <= 217) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (tcAccIn == 45) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (uartStatIn >= 93) && (uartStatIn <= 160) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (uartStatIn >= 85) && (uartStatIn <= 166) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (uartStatIn >= 116) && (uartStatIn <= 176) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##2 (tcLoadIn >= 0) && (tcLoadIn <= 85) ##2 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (immData == 102) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (immData == 159) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (immData == 251) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 157) && (immData <= 205) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (immData >= 152) && (immData <= 254) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (immData >= 173) && (immData <= 255) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (tcAccIn == 9) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (tcAccIn == 45) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (accMuxOut == 251) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (aluOut >= 10) && (aluOut <= 132) ##1 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (tcLoadIn == 109) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (uartDataIn == 84) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (tcAccIn == 243) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (uartDataIn >= 122) && (uartDataIn <= 144) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 134) && (uartStatIn <= 197) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) && (uartStatIn >= 11) && (uartStatIn <= 147) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##4 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) && (uartStatIn >= 105) && (uartStatIn <= 169) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (immData >= 189) && (immData <= 255) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (tcLoadIn >= 200) && (tcLoadIn <= 250) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (immData == 135) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (uartDataIn == 169) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (immData == 67) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 119) && (tcAccIn <= 164) ##3 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (uartStatIn >= 106) && (uartStatIn <= 160) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 162) && (tcLoadIn <= 254) ##1 (tcLoadIn >= 0) && (tcLoadIn <= 85) ##2 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (immData >= 157) && (immData <= 254) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (aluOut >= 10) && (aluOut <= 82) ##1 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 137) && (immData <= 198) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (immData == 100) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 30) ##1 (aluOut == 171) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (tcAccIn >= 144) && (tcAccIn <= 250) ##1 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 183) && (immData <= 253) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 206) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (uartStatIn >= 106) && (uartStatIn <= 176) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 122) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (immData >= 128) && (immData <= 254) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (immData >= 137) && (immData <= 255) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 30) ##1 (accMuxSel == 11) ##3 1) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (uartStatIn >= 116) && (uartStatIn <= 252) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (aluOut >= 187) && (aluOut <= 250) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (uartDataIn >= 235) && (uartDataIn <= 253) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##1 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (tcAccIn >= 144) && (tcAccIn <= 198) ##1 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 5) && (accMuxSel <= 10) ##1 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (accMuxOut >= 131) && (accMuxOut <= 163) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (uartDataIn >= 242) && (uartDataIn <= 244) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (tcAccIn >= 177) && (tcAccIn <= 182) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (aluOut >= 120) && (aluOut <= 140) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 53) && (aluOut <= 103) ##1 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (uartStatIn >= 83) && (uartStatIn <= 159) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (aluOut >= 179) && (aluOut <= 250) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (aluOut >= 173) && (aluOut <= 250) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (tcAccIn >= 4) && (tcAccIn <= 69) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (accMuxSel >= 0) && (accMuxSel <= 3) ##1 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (tcAccIn >= 36) && (tcAccIn <= 69) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (accMuxOut >= 99) && (accMuxOut <= 250) ##1 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) && (uartStatIn >= 11) && (uartStatIn <= 252) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 121) && (uartStatIn <= 186) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (accMuxOut >= 99) && (accMuxOut <= 165) ##1 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 69) && (aluOut <= 125) ##2 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (tcAccIn >= 0) && (tcAccIn <= 83) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (uartDataIn >= 107) && (uartDataIn <= 144) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (aluOut >= 10) && (aluOut <= 69) ##1 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (accMuxOut >= 143) && (accMuxOut <= 176) ##1 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) && (uartStatIn >= 92) && (uartStatIn <= 176) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (uartStatIn >= 68) && (uartStatIn <= 116) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) && (uartStatIn >= 103) && (uartStatIn <= 176) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (uartDataIn >= 107) && (uartDataIn <= 156) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 52) ##1 (accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (uartDataIn >= 122) && (uartDataIn <= 175) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (uartDataIn == 180)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (aluOut == 85)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (uartStatIn == 110) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (uartDataIn == 78) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (accMuxOut == 99) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (tcAccIn >= 0) && (tcAccIn <= 74) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (uartDataIn == 28)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (uartDataIn == 32) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (aluOut == 91)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (immData == 118)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 124) && (immData <= 188) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (immData == 213)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (uartDataIn == 129)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (immData == 177)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (immData == 159)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (immData == 149)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (uartDataIn == 170)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (tcLoadIn >= 0) && (tcLoadIn <= 129) ##1 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (uartDataIn == 46)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (tcAccIn == 106)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (tcAccIn >= 36) && (tcAccIn <= 72) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 53) && (aluOut <= 104) ##1 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (uartDataIn == 216)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (immData >= 4) && (immData <= 130) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (aluOut == 17)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (uartDataIn == 158)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (accMuxOut == 235)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (immData == 63)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (uartDataIn == 13)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (aluOut == 235)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (accMuxOut == 140)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (uartDataIn == 31)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (uartDataIn == 231)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (accMuxOut == 254)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (uartDataIn == 237)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (tcAccIn == 168)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (tcAccIn >= 45) && (tcAccIn <= 98) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (aluOut == 198)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (aluOut == 228)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (immData == 59)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (aluOut == 237)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (tcAccIn >= 4) && (tcAccIn <= 60) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (aluOut >= 10) && (aluOut <= 127) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (tcLoadIn == 63)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (immData >= 36) && (immData <= 102) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (uartDataIn == 146)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (uartStatIn >= 11) && (uartStatIn <= 244) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (tcLoadIn == 17)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (immData == 9)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (uartDataIn == 30) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (aluOut == 230)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (uartDataIn == 175) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 255) ##1 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (immData == 71)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (aluOut == 32)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (immData == 33)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (uartDataIn == 212) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 187) && (uartStatIn <= 255) ##2 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (uartDataIn == 138) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (accMuxOut == 19)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (accMuxSel >= 2) && (accMuxSel <= 4) ##1 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (immData == 67)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 17) && (accMuxOut <= 36) ##4 (aluOut == 65)) |-> (uartStatIn >= 80) && (uartStatIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 178) && (immData <= 255) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (uartDataIn == 152) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 238)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (accMuxOut == 193)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (uartStatIn >= 10) && (uartStatIn <= 79) ##3 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (aluOut == 240)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (aluOut == 224)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (accMuxOut == 233) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 47)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 77)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (aluOut == 57)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (accMuxOut == 191)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (uartDataIn == 113) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (aluOut >= 16) && (aluOut <= 105) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (tcAccIn >= 4) && (tcAccIn <= 100) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (tcLoadIn >= 92) && (tcLoadIn <= 137) ##1 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (accMuxOut == 57)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 3) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 195)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (uartDataIn == 75) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (uartDataIn >= 89) && (uartDataIn <= 152) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 129) && (uartDataIn <= 190) ##1 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 198)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (uartDataIn == 174) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 84) && (accMuxOut <= 254) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (uartStatIn >= 119) && (uartStatIn <= 246) ##1 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (uartDataIn == 164) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (aluOut == 124)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (uartDataIn == 150) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (accMuxOut == 150)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 191)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 193)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (aluOut == 36)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (tcLoadIn >= 92) && (tcLoadIn <= 175) ##1 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (uartStatIn == 194)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (accMuxOut == 17)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (accMuxOut == 238)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 200)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 213) && (immData <= 253) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (accMuxOut == 144) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (tcLoadIn == 129) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (accMuxOut == 101)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 249)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (aluOut == 56)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (uartDataIn == 253) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (uartDataIn == 123) ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 85) && (accMuxOut <= 96) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (aluOut == 132)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 190)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (uartStatIn >= 11) && (uartStatIn <= 116) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (aluOut == 1)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (aluOut == 140)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 108)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 59) && (aluOut <= 119) ##1 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (uartDataIn >= 4) && (uartDataIn <= 113) ##1 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (aluOut == 5)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (aluOut == 96)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 84)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 73) && (tcAccIn <= 102) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (uartDataIn >= 89) && (uartDataIn <= 144) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 188) && (tcAccIn <= 255) ##1 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (aluOut == 17)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 148)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 209) && (immData <= 254) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 192) && (immData <= 205) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 63) && (aluOut <= 125) ##4 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (tcLoadIn >= 67) && (tcLoadIn <= 137) ##1 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 255) ##1 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 182) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (aluOut >= 16) && (aluOut <= 96) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (immData >= 6) && (immData <= 75) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 189) && (uartDataIn <= 239) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (aluOut >= 10) && (aluOut <= 96) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 1) && (accMuxSel <= 3) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 81) ##1 (accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 128) ##1 (accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (uartDataIn >= 122) && (uartDataIn <= 187) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 9) ##2 (accMuxOut >= 205) && (accMuxOut <= 254) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9) ##2 (tcLoadIn >= 0) && (tcLoadIn <= 85) ##2 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 125) && (aluOut <= 254) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##1 (aluOut >= 6) && (aluOut <= 115) ##2 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (aluOut >= 48) && (aluOut <= 78) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 81) && (immData <= 158) ##1 (immData == 88) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 160) ##1 (accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 180) ##1 (accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##1 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (aluOut >= 5) && (aluOut <= 114) ##1 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 4) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (accMuxSel >= 0) && (accMuxSel <= 8) ##1 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##1 (aluOut == 7) ##2 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (aluOut >= 51) && (aluOut <= 115) ##1 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (tcAccIn >= 2) && (tcAccIn <= 54) ##1 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (uartStatIn >= 3) && (uartStatIn <= 94) ##1 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##1 (accMuxOut == 126) ##2 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 129) && (accMuxOut <= 189) ##3 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 178) && (immData <= 205) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (uartStatIn >= 59) && (uartStatIn <= 118) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (aluOut >= 87) && (aluOut <= 153) ##1 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 182) && (tcLoadIn <= 193) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 255) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 157) ##1 (accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) && (immData >= 4) && (immData <= 47) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##1 (accMuxOut == 193) ##2 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##1 (accMuxOut == 84) ##2 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##1 (tcLoadIn == 106) ##2 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (tcAccIn >= 11) && (tcAccIn <= 47) ##1 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (uartDataIn >= 96) && (uartDataIn <= 176) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##1 (accMuxOut == 247) ##2 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (uartStatIn >= 3) && (uartStatIn <= 103) ##1 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 2) && (tcAccIn <= 42) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 255) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##2 (tcLoadIn >= 0) && (tcLoadIn <= 85) ##2 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##1 (accMuxOut == 154) ##2 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (tcLoadIn >= 23) && (tcLoadIn <= 99) ##1 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (uartStatIn >= 3) && (uartStatIn <= 123) ##1 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (uartDataIn >= 71) && (uartDataIn <= 123) ##1 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 156) ##3 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 62) && (tcAccIn <= 108) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 81) ##1 (accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (uartStatIn >= 10) && (uartStatIn <= 116) ##3 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (immData >= 201) && (immData <= 252) ##1 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (immData >= 130) && (immData <= 252) ##1 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 92) && (accMuxOut <= 150) ##1 (accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##1 (aluOut >= 85) && (aluOut <= 153) ##2 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##1 (accMuxOut == 102) ##2 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (uartDataIn >= 71) && (uartDataIn <= 138) ##1 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (aluOut >= 87) && (aluOut <= 132) ##1 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) && (immData >= 4) && (immData <= 28) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (aluOut >= 6) && (aluOut <= 115) ##1 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (uartStatIn >= 3) && (uartStatIn <= 249) ##1 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 87) && (immData <= 171) ##1 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 91) && (accMuxOut <= 96) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) && (uartDataIn == 26) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 69) && (aluOut <= 121) ##2 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 88) && (accMuxOut <= 96) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) && (uartStatIn >= 13) && (uartStatIn <= 114) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (immData >= 7) && (immData <= 102) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 59) && (uartStatIn <= 123) ##1 (accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) && (aluOut >= 142) && (aluOut <= 178) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 127) && (uartStatIn <= 255) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (uartDataIn >= 188) && (uartDataIn <= 253) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) && (uartDataIn == 55) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 130) ##1 (accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (uartDataIn >= 188) && (uartDataIn <= 241) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) && (aluOut >= 150) && (aluOut <= 202) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) && (aluOut >= 101) && (aluOut <= 173) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) && (aluOut >= 142) && (aluOut <= 173) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 178) && (immData <= 214) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) && (aluOut >= 97) && (aluOut <= 165) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (uartDataIn == 213) ##2 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 150) && (immData <= 255) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##2 (immData >= 160) && (immData <= 252) ##1 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 169) && (aluOut <= 254) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) && (uartDataIn == 185) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 205) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##2 (tcLoadIn >= 0) && (tcLoadIn <= 85) ##2 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) && (tcAccIn == 61) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (aluOut == 253) ##2 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) && (uartDataIn == 214) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 240) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) && (uartDataIn == 167) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartDataIn == 50) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (uartStatIn >= 10) && (uartStatIn <= 54) ##3 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) && (uartDataIn == 181) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) && (uartDataIn == 194) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) && (uartDataIn == 200) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 145) && (tcLoadIn <= 237) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 3) && (uartDataIn <= 55) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) && (aluOut >= 112) && (aluOut <= 173) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##2 (accMuxOut == 41) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 202) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 184) && (accMuxOut <= 221) ##1 (accMuxOut >= 67) && (accMuxOut <= 101) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (aluOut == 238) ##2 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 46) && (aluOut <= 94) ##4 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) && (uartDataIn == 3) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 206) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 45) && (uartDataIn <= 55) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) && (uartDataIn == 143) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) && (tcAccIn == 136) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (aluOut >= 142) && (aluOut <= 191) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) && (uartDataIn == 228) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 208) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (accMuxOut == 238) ##2 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) && (aluOut >= 109) && (aluOut <= 173) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 218) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##1 (accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) && (tcAccIn == 198) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 92) && (tcAccIn <= 108) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 105) && (uartDataIn <= 156) ##2 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) && (tcAccIn == 250) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) && (uartDataIn == 45) ##4 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (aluOut >= 51) && (aluOut <= 60) ##1 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (immData == 152) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (aluOut >= 142) && (aluOut <= 252) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 29) && (uartStatIn <= 57) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (tcLoadIn >= 81) && (tcLoadIn <= 106) ##1 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 114) && (immData <= 140) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (aluOut >= 51) && (aluOut <= 74) ##1 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##1 (accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) ##1 (tcAccIn >= 2) && (tcAccIn <= 131) ##2 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (tcAccIn == 82) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (immData == 90) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (tcAccIn == 6) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##2 (immData == 180) && (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) && (uartStatIn == 246) ##3 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 194) && (accMuxOut <= 203) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (immData == 101) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (uartStatIn == 54) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartDataIn == 37) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (tcAccIn == 243) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 136) && (immData <= 255) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) && (tcLoadIn >= 91) && (tcLoadIn <= 132) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) && (tcLoadIn >= 82) && (tcLoadIn <= 108) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 178) && (immData <= 216) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 208) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 114) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 128) ##2 (tcLoadIn >= 0) && (tcLoadIn <= 85) ##2 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (tcAccIn == 107) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartDataIn == 199) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (immData == 102) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 84) && (tcAccIn <= 166) ##1 (accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 201) && (accMuxOut <= 207) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (accMuxSel >= 10) && (accMuxSel <= 15) ##3 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (immData == 110) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (tcLoadIn >= 162) && (tcLoadIn <= 254) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) && (uartDataIn >= 3) && (uartDataIn <= 106) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 91) && (accMuxOut <= 102) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 68) && (uartDataIn <= 130) ##1 (accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (immData == 72) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 203) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 255) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 198) && (immData <= 205) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (aluOut >= 51) && (aluOut <= 67) ##1 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) && (uartDataIn >= 156) && (uartDataIn <= 252) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 4) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 152) && (uartDataIn <= 205) ##3 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (uartDataIn == 8) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 180) && (aluOut <= 254) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) && (accMuxSel >= 2) && (accMuxSel <= 5) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 70) ##3 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (accMuxSel >= 8) && (accMuxSel <= 15) ##3 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (tcAccIn == 230) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 140) && (accMuxOut <= 178) ##3 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 182) && (tcLoadIn <= 185) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (immData == 196) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (immData == 207) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) && (tcLoadIn == 198) ##3 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##3 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 161) && (aluOut <= 207) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (tcLoadIn >= 199) && (tcLoadIn <= 254) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (tcAccIn == 145) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (aluOut >= 6) && (aluOut <= 74) ##1 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 87) && (accMuxOut <= 106) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##1 (accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##1 (accMuxOut >= 72) && (accMuxOut <= 110) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (tcAccIn == 226) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (immData == 213) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 73) && (tcAccIn <= 129) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 205) && (uartDataIn <= 255) ##2 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 87) && (accMuxOut <= 102) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 142) && (aluOut <= 191) ##1 (tcLoadIn >= 0) && (tcLoadIn <= 85) ##2 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (immData == 39) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 202) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (immData == 75) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (uartStatIn == 31) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (immData == 242) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 110) && (immData == 183) ##3 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 59) && (tcAccIn <= 121) ##2 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 6) ##4 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 216) ##3 (accMuxOut == 0) ##1 (accMuxSel == 5)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 57) ##1 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 106) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 129) && (accMuxOut <= 189) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) && (uartDataIn >= 139) && (uartDataIn <= 252) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 199) && (tcLoadIn <= 254) ##1 (tcLoadIn >= 0) && (tcLoadIn <= 85) ##2 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 60) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 216) ##2 (accMuxSel == 3) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (immData >= 183) && (immData <= 238) ##1 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) && (uartDataIn >= 139) && (uartDataIn <= 239) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 49) ##3 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 189) && (uartDataIn <= 252) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (immData >= 181) && (immData <= 252) ##1 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcAccIn == 159) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (immData >= 156) && (immData <= 240) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcAccIn == 13) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 107) && (uartStatIn <= 155) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (aluOut >= 94) && (aluOut <= 181) ##1 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 203) && (immData <= 205) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 180) && (accMuxOut <= 218) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 78) && (uartStatIn <= 114) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (immData >= 128) && (immData <= 240) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 139) && (aluOut <= 195) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 51) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 70) && (uartDataIn <= 120) ##2 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) && (tcAccIn >= 7) && (tcAccIn <= 102) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 175) && (tcLoadIn <= 237) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (immData >= 143) && (immData <= 238) ##1 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (immData >= 113) && (immData <= 240) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut == 39) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 107) && (uartStatIn <= 170) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut == 150) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) && (tcAccIn >= 7) && (tcAccIn <= 108) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut == 46) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0) && (aluOut == 216) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut == 194) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (accMuxOut == 230)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut == 131) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (uartDataIn == 112) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 182) && (tcLoadIn <= 208) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (tcAccIn == 100)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcAccIn == 140) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcAccIn == 88) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 216) ##3 (accMuxSel == 14) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (uartStatIn == 209) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut == 43) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (uartStatIn == 114) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 76) && (aluOut == 216) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 50) && (uartDataIn <= 97) ##1 (accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (tcAccIn == 108)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcAccIn == 82) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (tcLoadIn == 171)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 6) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 62) && (tcAccIn <= 129) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (tcLoadIn == 141)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcAccIn == 142) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 86) ##3 (tcLoadIn == 58) ##1 1) |-> (tcAccIn >= 190) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 80) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcAccIn == 230) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut == 251) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (immData == 76) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (tcAccIn == 142)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut == 156) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (tcLoadIn == 9)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (tcLoadIn == 104)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (tcLoadIn == 135)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 142) && (aluOut <= 252) ##1 (tcLoadIn >= 0) && (tcLoadIn <= 85) ##2 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (tcLoadIn == 193)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcAccIn == 148) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (uartDataIn == 104) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcAccIn == 226) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (uartDataIn >= 7) && (uartDataIn <= 126) ##3 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (tcAccIn == 37)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcAccIn == 217) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut == 133) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcAccIn == 218) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (immData >= 38) && (immData <= 192) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 190) && (aluOut <= 255) ##1 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (uartDataIn == 89) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcAccIn == 99) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut == 216) ##4 (accMuxSel == 5)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##1 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (tcLoadIn == 103)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcAccIn == 29) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (immData >= 156) && (immData <= 196) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcLoadIn == 81) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (tcAccIn == 60)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (accMuxOut == 172)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (accMuxOut == 193)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 203) && (accMuxOut <= 216) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (tcAccIn == 214)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (accMuxOut == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (tcLoadIn == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (tcAccIn == 236)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut == 58) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (tcAccIn == 150)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut == 56) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcAccIn == 127) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut == 157) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut == 218) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 1) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##4 (accMuxOut == 58)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (uartDataIn == 81) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut == 88) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut == 79) ##4 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (immData == 69)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (uartDataIn == 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (uartDataIn == 186)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (uartDataIn == 30)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (aluOut == 131)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (uartDataIn >= 122) && (uartDataIn <= 247) ##1 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##3 (accMuxOut == 76)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 192) ##4 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##4 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (uartDataIn == 226) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 151) && (uartStatIn <= 205) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut == 193) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##3 (accMuxOut == 36)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (immData == 29) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##3 (aluOut == 134)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (uartDataIn == 249) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 182) && (tcLoadIn <= 237) ##4 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 198) && (tcLoadIn <= 255) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (aluOut == 127)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (immData == 89)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (tcAccIn >= 140) && (tcAccIn <= 255) ##3 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 206) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##3 (tcAccIn == 255)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (tcLoadIn == 61)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (uartDataIn == 255) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##3 (accMuxOut == 56)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (uartDataIn == 189)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (uartDataIn == 227)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (uartDataIn == 25) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (aluOut == 142) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 78)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut == 150) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (aluOut == 69)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut == 17) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (uartDataIn == 254) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut == 8) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 69)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (immData == 75)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (uartStatIn == 246)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (uartStatIn == 209)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (tcLoadIn == 175)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (aluOut == 239)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut == 191) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (uartDataIn == 189) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (aluOut == 157)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (tcLoadIn == 102)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (aluOut == 173)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 82)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (tcLoadIn == 81)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (tcLoadIn == 70)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (tcLoadIn == 171)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (aluOut == 208)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (aluOut == 107)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (immData == 5)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 91) && (tcLoadIn <= 98) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (immData == 232) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (tcAccIn == 8) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##3 (tcLoadIn == 165)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 31) ##2 (tcLoadIn >= 0) && (tcLoadIn <= 85) ##2 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (tcAccIn == 241) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (uartDataIn == 10) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (uartStatIn == 73) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) && (uartStatIn >= 139) && (uartStatIn <= 193) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##3 (uartDataIn == 206)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 201) && (aluOut <= 255) ##1 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (immData == 76)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (uartDataIn >= 7) && (uartDataIn <= 91) ##3 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (tcLoadIn == 95) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (aluOut == 177)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##3 (accMuxOut == 144)) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (uartDataIn == 216) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 70) && (accMuxOut <= 106) ##1 (immData >= 141) && (immData <= 252) ##1 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (tcLoadIn == 20)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 255) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (uartDataIn == 84)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (immData == 216)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (uartStatIn == 180)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (uartStatIn == 80)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (uartStatIn == 183)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (uartDataIn == 61) ##1 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (uartStatIn == 76)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) && (uartStatIn == 27)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##1 (uartDataIn == 189) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##1 (tcAccIn >= 191) && (tcAccIn <= 193) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (tcAccIn >= 182) && (tcAccIn <= 255) ##3 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 5) && (accMuxSel <= 8) ##2 (tcLoadIn >= 0) && (tcLoadIn <= 85) ##2 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (uartStatIn == 101) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 255) ##4 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 152) && (aluOut <= 203) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##1 (accMuxOut == 229) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##1 (aluOut == 157) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 58) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (uartStatIn >= 208) && (uartStatIn <= 252) ##2 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) && (immData >= 194) && (immData <= 252) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (tcAccIn == 212) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (tcLoadIn >= 4) && (tcLoadIn <= 133) ##3 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (aluOut >= 130) && (aluOut <= 255) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (uartStatIn == 65) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (aluOut >= 112) && (aluOut <= 255) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 206) && (tcAccIn <= 255) ##4 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 57) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 170) && (aluOut <= 255) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##1 (accMuxOut == 75) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (tcAccIn >= 11) && (tcAccIn <= 214) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##2 (tcLoadIn >= 0) && (tcLoadIn <= 85) ##2 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##2 (tcLoadIn >= 0) && (tcLoadIn <= 85) ##2 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (immData >= 156) && (immData <= 192) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (tcAccIn == 17) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (aluOut == 27) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (tcAccIn == 69) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (tcAccIn == 38) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (accMuxSel >= 10) && (accMuxSel <= 15) ##2 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (uartStatIn == 131) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (accMuxOut == 250) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (uartStatIn == 155)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (accMuxOut == 250)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (tcAccIn == 129) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (accMuxOut == 31) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn == 225) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (aluOut == 73)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##1 (accMuxOut == 197) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (uartStatIn == 88)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) && (aluOut >= 2) && (aluOut <= 46) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (uartStatIn == 146)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (tcLoadIn == 107) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (accMuxOut == 31)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 89) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxOut == 49) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (uartStatIn == 109) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (tcAccIn == 129) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##1 (accMuxOut == 43) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (uartDataIn >= 189) && (uartDataIn <= 239) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 84) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (accMuxOut == 47)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (tcAccIn == 72) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (tcLoadIn == 254)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (immData == 109)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (uartStatIn == 218) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn == 198) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##1 (aluOut == 213) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (tcLoadIn == 173) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (tcAccIn == 116) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##1 (aluOut == 49) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (uartStatIn == 129) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (aluOut == 227) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (tcLoadIn == 27) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (uartDataIn == 166) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) && (tcAccIn >= 6) && (tcAccIn <= 29) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 199) && (aluOut <= 255) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (immData == 181)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (accMuxOut == 89)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (tcAccIn == 147) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn == 47) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn == 207) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (uartStatIn == 166) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (uartStatIn == 187)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (aluOut == 51) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (immData == 108)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (immData == 254)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (tcAccIn == 50) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn == 82) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (tcAccIn == 243) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 101) ##2 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 210) && (aluOut <= 255) ##1 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (tcLoadIn == 43) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (tcAccIn == 48) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (immData == 241)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (tcLoadIn == 3)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (accMuxOut == 19) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (uartStatIn == 83)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (immData == 7)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (aluOut == 161) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (uartDataIn == 95) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (accMuxSel >= 8) && (accMuxSel <= 15) ##2 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (immData == 164)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (uartStatIn == 238) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (tcAccIn >= 143) && (tcAccIn <= 187) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (uartStatIn == 203)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (tcAccIn == 10) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (immData == 248)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (uartStatIn == 38) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##1 (aluOut == 63) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (immData == 54)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (tcAccIn == 38) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (tcAccIn == 19) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (tcAccIn == 169) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##1 (accMuxOut == 213) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (uartDataIn >= 125) && (uartDataIn <= 146) ##2 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (uartStatIn == 42) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn == 104) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (accMuxOut == 229)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (aluOut == 207) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (immData == 72)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (immData == 235)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (immData == 94)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) && (accMuxSel == 4) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (immData == 229) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##1 (aluOut == 150) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (uartStatIn == 85) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (immData == 0)) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (uartStatIn == 187) ##3 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) && (uartDataIn >= 66) && (uartDataIn <= 120) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (accMuxOut == 143) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (uartDataIn >= 10) && (uartDataIn <= 54) ##2 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (aluOut == 59) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (immData >= 82) && (immData <= 112) ##2 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (aluOut == 26) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) && (aluOut >= 2) && (aluOut <= 59) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##1 (accMuxOut == 84) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 13) && (uartDataIn <= 85) ##1 (immData == 88) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (uartDataIn == 204) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (uartDataIn >= 14) && (uartDataIn <= 128) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (uartDataIn >= 181) && (uartDataIn <= 247) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (uartDataIn >= 189) && (uartDataIn <= 247) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 203) && (aluOut <= 255) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (accMuxOut == 172) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (aluOut == 191) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcAccIn == 7) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (uartStatIn == 24) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn == 106) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn == 143) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (aluOut >= 196) && (aluOut <= 255) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (immData == 63) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 201) && (aluOut <= 255) ##2 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (immData >= 178) && (immData <= 192) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcLoadIn == 129) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (uartStatIn >= 175) && (uartStatIn <= 252) ##2 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (immData == 218) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 5) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (uartStatIn == 23) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 83) && (uartDataIn <= 167) ##1 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 3) && (accMuxSel <= 7) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (aluOut == 234) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (aluOut == 250) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (accMuxOut == 213) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (accMuxOut == 45) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (uartStatIn == 59) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (tcLoadIn >= 211) && (tcLoadIn <= 255) ##2 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (accMuxOut == 49) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (aluOut == 50) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (uartStatIn == 0) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut == 162) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 101) ##2 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn == 54) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (accMuxOut == 10) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn == 248) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (aluOut == 102) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (uartDataIn == 152) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn == 218) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (aluOut == 179) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcAccIn == 13) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxOut == 84) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (tcAccIn == 49) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (aluOut == 120) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxSel == 14) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (tcAccIn == 4) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (uartStatIn == 10) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn == 69) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (tcAccIn >= 69) && (tcAccIn <= 214) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (tcLoadIn == 7) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 91) && (tcLoadIn <= 102) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxOut == 126) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (accMuxOut == 250) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (tcAccIn == 48) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut == 5) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (aluOut == 165) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut == 28) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (aluOut >= 160) && (aluOut <= 255) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (tcLoadIn == 126) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn == 176) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (tcAccIn == 204) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (uartDataIn == 72) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 73) && (aluOut <= 88) ##2 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 255) ##3 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn == 12) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (tcAccIn == 60) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##1 (accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (accMuxOut == 144) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 99) && (uartDataIn <= 151) ##1 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut == 90) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) && (tcAccIn >= 6) && (tcAccIn <= 54) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (aluOut == 76) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (accMuxOut == 36) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (immData == 128) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (aluOut == 181) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 196) && (aluOut <= 255) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) && (uartStatIn >= 139) && (uartStatIn <= 253) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (tcLoadIn >= 144) && (tcLoadIn <= 249) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (uartStatIn == 252) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (aluOut >= 184) && (aluOut <= 255) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn == 109) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (tcAccIn == 150) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (tcAccIn == 72) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn == 43) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (aluOut == 40) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxOut == 89) ##3 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut == 167) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (accMuxOut == 58) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (uartStatIn == 55) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (uartStatIn == 45) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (tcAccIn == 20) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (aluOut == 75) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (accMuxOut == 125) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##1 (uartStatIn == 181) ##3 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (uartDataIn == 124) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##4 (uartStatIn == 197)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (uartStatIn == 214) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (aluOut == 146) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##4 (uartStatIn == 188)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 90) && (uartDataIn <= 144) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (uartDataIn == 175) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcAccIn == 220) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (immData >= 0) && (immData <= 121) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 180) && (tcLoadIn <= 255) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (uartStatIn == 139) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 181) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut == 137) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (immData == 140) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcAccIn == 125) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##4 (uartStatIn == 228)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (uartDataIn == 247) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (uartStatIn == 253) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcAccIn == 185) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcAccIn == 108) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcLoadIn == 70) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (uartStatIn == 253) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 255) ##2 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (immData == 7) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (uartDataIn == 196) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (uartDataIn >= 10) && (uartDataIn <= 128) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcLoadIn == 91) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (uartStatIn == 118) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut == 64) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 164) && (tcAccIn <= 255) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (immData == 251) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (immData == 255) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 77) && (tcAccIn <= 118) ##2 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (immData == 221) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcAccIn == 135) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcAccIn == 127) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 170) && (tcAccIn <= 255) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (aluOut == 150) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 69) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (immData == 160) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 67) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (immData == 89) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcLoadIn == 167) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (uartStatIn == 67) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcLoadIn == 81) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (immData == 130) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##4 (uartStatIn == 39)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (immData == 148) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 101) ##2 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcAccIn == 99) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (uartDataIn == 46) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##4 (uartStatIn == 0)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##4 (uartStatIn == 118)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcLoadIn == 254) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (uartStatIn == 155) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (tcLoadIn >= 130) && (tcLoadIn <= 241) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (uartDataIn >= 130) && (uartDataIn <= 239) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut == 231) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 255) ##1 (accMuxOut >= 101) && (accMuxOut <= 127) && (uartDataIn == 122)) |-> (aluOut >= 0) && (aluOut <= 57));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (immData == 109) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (aluOut == 124) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (tcLoadIn >= 107) && (tcLoadIn <= 184) ##2 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##3 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (aluOut == 98) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (immData == 28) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##4 (uartStatIn == 169)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcAccIn == 79) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##4 (accMuxOut == 172)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (uartDataIn >= 13) && (uartDataIn <= 128) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##4 (uartStatIn == 145)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 81) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 210) && (aluOut <= 255) ##2 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut == 88) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (immData == 5) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut == 148) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##4 (accMuxOut == 88)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (immData == 143) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut == 229) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (uartDataIn == 182) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 79) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (uartStatIn == 114) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (uartStatIn == 169) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (immData == 121) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcAccIn == 218) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (aluOut >= 172) && (aluOut <= 255) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##4 (accMuxOut == 193)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut == 105) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (aluOut == 123) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcLoadIn == 93) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (uartStatIn == 107) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (accMuxOut == 182) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcLoadIn == 68) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (uartStatIn == 136) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) && (aluOut >= 2) && (aluOut <= 84) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (uartStatIn == 83) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (immData == 236) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (aluOut == 165) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcLoadIn == 171) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 101) ##2 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (immData == 76) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (uartStatIn == 27) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (tcLoadIn >= 144) && (tcLoadIn <= 254) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcLoadIn == 64) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##4 (uartStatIn == 191)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 121) ##1 (tcLoadIn >= 4) && (tcLoadIn <= 255) ##2 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (uartStatIn == 209) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 78) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (immData == 40) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (immData == 47) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcLoadIn == 241) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (immData == 69) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (uartStatIn == 137) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (aluOut == 142) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcAccIn == 159) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (immData == 245) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcLoadIn == 105) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcLoadIn == 162) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (aluOut == 95) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 170) && (tcAccIn <= 255) ##3 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (uartStatIn == 240) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut == 176) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (tcAccIn >= 110) && (tcAccIn <= 214) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcAccIn == 73) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 127) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (immData >= 16) && (immData <= 112) ##2 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (aluOut == 193) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (uartStatIn == 228) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (uartDataIn >= 125) && (uartDataIn <= 170) ##2 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254) ##3 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (immData == 246) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcLoadIn == 131) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (aluOut == 19) ##3 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut == 59) ##2 1) |-> (uartDataIn >= 83) && (uartDataIn <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##3 (immData >= 247) && (immData <= 255)) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (uartDataIn == 143) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (aluOut == 216) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 126) ##1 (accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (aluOut == 179) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (aluOut == 121) ##1 (accMuxSel == 0)) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 91) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (aluOut == 18) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (immData == 114) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (accMuxOut == 129) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (uartDataIn >= 125) && (uartDataIn <= 166) ##2 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (aluOut == 120) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##3 (accMuxOut == 159)) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (aluOut == 191) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (uartStatIn == 61) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) && (tcLoadIn >= 114) && (tcLoadIn <= 132) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 205) && (aluOut <= 255) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (uartStatIn == 153) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (uartStatIn == 233) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (aluOut == 100) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (tcAccIn == 228) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (tcLoadIn == 150) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 238) && (accMuxOut <= 254) ##1 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (uartStatIn == 65) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 136) && (tcAccIn <= 201) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (uartStatIn == 253) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (uartDataIn >= 138) && (uartDataIn <= 241) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (aluOut == 231) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##3 (accMuxOut == 75)) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) && (uartDataIn >= 0) && (uartDataIn <= 104) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) ##1 (uartDataIn >= 82) && (uartDataIn <= 166) ##1 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (uartDataIn >= 91) && (uartDataIn <= 170) ##2 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (immData == 186) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (aluOut == 119) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (aluOut == 68) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (uartDataIn >= 138) && (uartDataIn <= 253) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (aluOut == 170) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (immData == 140) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 191) && (aluOut <= 255) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (immData == 213) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (immData >= 16) && (immData <= 251) ##2 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 131) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (uartStatIn == 126) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (aluOut == 114) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (immData >= 114) && (immData <= 168) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##2 (tcLoadIn >= 211) && (tcLoadIn <= 241) ##2 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (uartStatIn == 14) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##3 (accMuxOut == 254)) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 56) ##3 (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 255) ##2 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (uartDataIn >= 130) && (uartDataIn <= 247) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (immData == 14) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (accMuxOut == 213) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (immData == 168) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##3 (accMuxOut == 110)) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 255) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (immData == 230) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) && (tcLoadIn >= 81) && (tcLoadIn <= 167) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (immData == 104) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 70) && (uartStatIn <= 114) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (immData == 187) ##4 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (immData == 56) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 162) && (tcLoadIn <= 171) ##2 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (immData == 121) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (accMuxOut == 91) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartStatIn == 91) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (tcLoadIn == 9) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (uartDataIn >= 14) && (uartDataIn <= 78) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 195) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (uartStatIn == 240) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) && (accMuxSel >= 2) && (accMuxSel <= 4) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (tcLoadIn == 233) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (aluOut == 112) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartDataIn == 65) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 194) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (aluOut == 89) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (uartDataIn >= 130) && (uartDataIn <= 253) ##2 (accMuxSel == 12) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 82));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartDataIn == 238) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (immData == 9) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (uartStatIn == 27) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (aluOut == 240) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (uartStatIn == 26) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (immData == 135) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcLoadIn == 153) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartDataIn == 151) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (uartStatIn == 23) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 120) ##2 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (immData == 5) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 167) && (uartStatIn <= 255) ##2 (accMuxOut >= 69) && (accMuxOut <= 100) && (aluOut == 41)) |-> (uartStatIn >= 0) && (uartStatIn <= 59));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartDataIn == 44) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (immData == 163) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 48) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) && (tcLoadIn >= 91) && (tcLoadIn <= 132) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (tcAccIn >= 174) && (tcAccIn <= 214) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (uartDataIn >= 85) && (uartDataIn <= 161) ##1 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartStatIn == 60) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 67) && (uartDataIn <= 131) ##1 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (immData == 157) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcLoadIn == 35) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (immData == 104) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 189) && (tcAccIn <= 214) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcAccIn == 54) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartStatIn == 105) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcAccIn == 36) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (immData == 57) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (tcLoadIn == 187) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (uartStatIn == 83) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 207) && (accMuxOut <= 254) ##3 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (tcLoadIn == 114) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (tcLoadIn == 32) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (tcLoadIn >= 35) && (tcLoadIn <= 63) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartStatIn == 172) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) && (uartDataIn >= 0) && (uartDataIn <= 130) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartDataIn == 199) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (aluOut == 41) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (aluOut == 58) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 254) ##3 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (immData == 248) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (immData == 140) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (aluOut == 173) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 136) && (tcAccIn <= 194) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (immData == 147) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (immData == 163) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (aluOut == 67) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (aluOut == 81) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (tcLoadIn == 101) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (accMuxOut == 172) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcLoadIn == 39) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcLoadIn == 254) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (aluOut >= 18) && (aluOut <= 123) ##2 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (uartStatIn == 99) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (tcLoadIn == 232) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) && (tcLoadIn >= 74) && (tcLoadIn <= 132) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (aluOut == 59) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (accMuxOut == 58) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 160) ##2 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (immData == 158) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (immData == 160) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (tcLoadIn == 46) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (tcLoadIn == 13) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (uartStatIn == 24) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartStatIn == 238) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (accMuxOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (uartStatIn == 228) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (aluOut == 171) ##2 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (uartStatIn >= 133) && (uartStatIn <= 255) ##1 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (aluOut == 131) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 186) && (tcLoadIn <= 251) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (immData == 70) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 56) && (aluOut <= 89) ##2 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 70) ##1 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##2 (accMuxOut == 172) ##1 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (immData == 156) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (immData == 249) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 85) && (accMuxOut <= 101) ##2 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (aluOut == 216) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartStatIn == 201) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcAccIn == 217) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (immData == 6) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (tcAccIn >= 136) && (tcAccIn <= 254) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcAccIn == 173) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcAccIn == 75) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (aluOut == 13) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartStatIn == 139) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartDataIn == 46) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartDataIn == 13) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcAccIn == 70) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (accMuxOut == 49) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (aluOut == 74) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (accMuxOut == 10) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (aluOut == 38) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (tcAccIn == 12) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (uartStatIn >= 180) && (uartStatIn <= 255) ##1 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (aluOut == 215) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (aluOut == 27) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (uartDataIn >= 13) && (uartDataIn <= 83) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (aluOut == 249) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##2 (uartStatIn == 255) ##1 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartDataIn == 10) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (aluOut == 136) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (aluOut == 252) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcAccIn == 19) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (immData == 40) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (immData == 235) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (uartDataIn == 14) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcLoadIn == 7) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (uartDataIn == 84) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (uartDataIn == 138) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##2 (aluOut == 180) ##1 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 88) && (accMuxOut <= 101) ##2 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##2 (accMuxOut == 36) ##1 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 82) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcAccIn == 248) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (immData == 183) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (aluOut == 49) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (immData == 9) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartStatIn == 19) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartStatIn == 90) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (tcAccIn == 94) ##4 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (uartStatIn == 11) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (uartDataIn == 183) ##4 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (tcLoadIn == 26) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcLoadIn == 161) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcAccIn == 21) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (immData == 230) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (aluOut == 68) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcLoadIn == 78) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcLoadIn == 242) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartStatIn == 140) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##2 (accMuxOut == 40) ##1 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##2 (aluOut == 237) ##1 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (uartDataIn >= 10) && (uartDataIn <= 83) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartStatIn == 28) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##2 (tcAccIn == 255) ##1 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcLoadIn == 46) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (aluOut == 53) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartDataIn == 21) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartDataIn == 144) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcAccIn == 199) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcAccIn == 133) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (aluOut == 198) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (aluOut == 226) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (aluOut >= 158) && (aluOut <= 251) ##3 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcLoadIn == 75) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartStatIn == 221) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (aluOut == 193) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (uartDataIn == 92) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (uartDataIn == 107) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##3 (tcLoadIn == 112) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 192) ##3 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 201) && (accMuxOut <= 254) ##1 (accMuxOut >= 154) && (accMuxOut <= 184) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (uartDataIn == 26) ##4 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 124) && (immData <= 188) ##3 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (aluOut == 36) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartDataIn == 65)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartDataIn == 215)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) ##1 (aluOut >= 165) && (aluOut <= 253) ##1 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) ##1 (uartDataIn >= 52) && (uartDataIn <= 89) ##1 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartDataIn == 216)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartDataIn == 255)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##2 (tcAccIn >= 131) && (tcAccIn <= 207) ##1 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartDataIn == 10)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (uartDataIn == 87) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) ##1 (uartDataIn >= 60) && (uartDataIn <= 101) ##1 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (uartDataIn == 34) ##4 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 33) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (uartDataIn == 77) ##4 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartDataIn == 173)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartDataIn == 187)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (uartDataIn == 155) ##4 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (aluOut == 140) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (uartDataIn == 244) ##4 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##2 (immData == 3) ##1 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (tcAccIn >= 10) && (tcAccIn <= 129) ##2 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartDataIn == 175)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (uartStatIn == 202) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (uartDataIn == 7) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 165) && (tcAccIn <= 208) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (uartDataIn == 130) ##4 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (accMuxOut == 129)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (tcLoadIn >= 12) && (tcLoadIn <= 79) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (tcAccIn == 11) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartDataIn == 115)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartDataIn == 61)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (tcLoadIn == 250) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (tcLoadIn == 175) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (tcLoadIn == 30) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (aluOut == 16) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartDataIn == 52)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (tcLoadIn == 129) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (tcLoadIn == 165) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (uartDataIn == 199) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (aluOut == 23) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartDataIn == 221)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 170) && (tcAccIn <= 255) ##1 (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (aluOut == 179) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartDataIn == 226)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) ##1 (aluOut >= 124) && (aluOut <= 253) ##1 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (aluOut == 116) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (aluOut == 200) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (uartDataIn == 47) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (uartDataIn == 33) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (tcLoadIn == 10) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartStatIn == 116)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (tcLoadIn == 205) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (tcLoadIn == 56) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (aluOut == 93) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (aluOut == 112) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (aluOut == 117) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (aluOut == 250) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcLoadIn >= 108) && (tcLoadIn <= 251) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartStatIn == 168)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (aluOut == 208) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##2 (accMuxOut == 56) ##1 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (uartDataIn == 73) ##4 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartStatIn == 252)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (uartDataIn == 232) ##4 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (uartDataIn == 128) ##4 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (uartDataIn == 139) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (uartDataIn == 53) ##4 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (tcLoadIn == 101) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (tcAccIn == 162)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (tcLoadIn == 54) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (accMuxSel == 10)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (aluOut == 17) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (aluOut == 101) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (aluOut == 250) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (accMuxOut == 8)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartStatIn == 167)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (accMuxOut == 170) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (aluOut == 94) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (uartDataIn == 83) ##4 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (tcLoadIn >= 35) && (tcLoadIn <= 79) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (uartDataIn == 85) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (aluOut == 85) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (aluOut == 115) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (uartStatIn == 232) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (aluOut == 74) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartStatIn == 201)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (aluOut == 112) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (uartDataIn == 173) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (uartDataIn == 174) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (uartStatIn == 171) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##2 (aluOut == 36) ##1 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) ##1 (uartDataIn >= 60) && (uartDataIn <= 108) ##1 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (tcLoadIn == 239) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (accMuxOut == 143) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (accMuxOut == 254)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 193) && (tcAccIn <= 252) ##4 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (immData == 32) ##4 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartStatIn == 35)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartDataIn == 67)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartDataIn == 138)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (tcLoadIn == 58) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartStatIn == 208)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartStatIn == 36)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (tcLoadIn == 132) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartStatIn == 73)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (uartStatIn == 90) ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartStatIn == 70)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (accMuxSel == 14) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartStatIn == 173)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (aluOut == 137) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##3 (uartStatIn == 158)) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##1 (aluOut == 185) ##2 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 223) && (accMuxOut <= 254) ##2 (accMuxOut == 48) ##1 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) ##1 (accMuxSel >= 8) && (accMuxSel <= 15) ##1 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (accMuxSel == 1) ##1 (immData == 88) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) ##1 (accMuxSel >= 10) && (accMuxSel <= 15) ##1 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (aluOut >= 142) && (aluOut <= 250) ##2 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 243) && (accMuxOut <= 254) ##1 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (tcLoadIn >= 12) && (tcLoadIn <= 130) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 160) && (immData <= 162) ##2 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) && (tcLoadIn >= 35) && (tcLoadIn <= 126) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 58) ##1 (accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (accMuxSel >= 0) && (accMuxSel <= 2) ##1 (immData == 88) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) ##1 (uartStatIn >= 139) && (uartStatIn <= 255) ##1 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 170) && (uartDataIn <= 194) ##3 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 66) ##2 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (immData == 226) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 101) ##2 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 129) && (accMuxOut <= 134) ##1 (immData == 88) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (accMuxSel >= 1) && (accMuxSel <= 2) ##1 (immData == 88) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##3 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (tcLoadIn == 81) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 81) ##2 (uartDataIn >= 147) && (uartDataIn <= 200) ##2 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 45) ##1 (accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 189) && (accMuxOut <= 216) ##1 (aluOut >= 18) && (aluOut <= 78) ##2 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (tcLoadIn == 153) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (aluOut >= 118) && (aluOut <= 248) ##1 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 130) && (accMuxOut <= 144) ##1 (immData == 88) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##2 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 100) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (accMuxOut == 54) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 157) && (tcAccIn <= 207) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 50) && (immData <= 76) ##1 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (aluOut == 124) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) && (aluOut >= 2) && (aluOut <= 125) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (uartStatIn >= 119) && (uartStatIn <= 151) ##1 (immData == 88) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) ##1 (uartStatIn >= 123) && (uartStatIn <= 195) ##1 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (tcLoadIn == 121) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 52) ##2 (tcLoadIn >= 0) && (tcLoadIn <= 85) ##2 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 165) && (uartStatIn <= 255) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (aluOut == 203) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (aluOut == 18) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (immData == 171) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (immData == 169) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (immData == 191) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (aluOut == 148) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcAccIn == 137) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcAccIn == 108) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcAccIn == 53) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (accMuxOut == 7) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (immData == 11) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104) && (accMuxSel == 4)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (aluOut == 225) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 158) && (tcAccIn <= 208) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (aluOut == 132) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (accMuxOut == 17) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (aluOut == 41) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (aluOut == 39) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (uartDataIn == 85) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (immData == 101) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 117) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (aluOut == 47) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (immData == 34) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 63) && (aluOut <= 124) ##1 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 156) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (accMuxOut == 49) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 180) && (uartStatIn <= 216) ##2 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 40) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (immData == 13) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (accMuxOut == 229) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 1) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcAccIn == 204) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcAccIn == 200) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartDataIn == 88) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 65) && (tcLoadIn <= 131) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (uartStatIn == 0) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (immData == 47) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartDataIn == 21) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (tcLoadIn == 19) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (aluOut == 56) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (aluOut == 243) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcAccIn == 34) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (uartStatIn >= 104) && (uartStatIn <= 215) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (immData == 63) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcAccIn >= 34) && (tcAccIn <= 110) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (immData == 61) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (tcLoadIn == 201) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) && (tcLoadIn >= 6) && (tcLoadIn <= 132) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##1 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 129) && (tcLoadIn <= 255) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (immData == 6) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartDataIn == 185) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (aluOut == 66) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 157) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##4 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (immData == 7) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (aluOut == 193) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartStatIn == 176) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartDataIn == 109) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartDataIn == 57) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 126) && (accMuxOut <= 134) ##1 (immData == 88) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (immData == 88) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 131) ##1 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartDataIn == 75) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (aluOut >= 97) && (aluOut <= 147) ##1 (immData == 88) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (aluOut >= 164) && (aluOut <= 195) ##1 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (immData == 181) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (tcLoadIn == 126) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 64) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (immData == 28) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (tcLoadIn == 179) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (immData == 33) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (uartStatIn >= 119) && (uartStatIn <= 161) ##1 (immData == 88) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) ##2 (tcLoadIn == 42) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (tcAccIn >= 218) && (tcAccIn <= 252) ##1 (immData == 88) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartStatIn >= 128) && (uartStatIn <= 186) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (uartStatIn >= 99) && (uartStatIn <= 161) ##1 (immData == 88) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 167) && (tcAccIn <= 255) ##2 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcAccIn >= 10) && (tcAccIn <= 110) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##3 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (tcAccIn == 194) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartDataIn >= 83) && (uartDataIn <= 157) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (immData == 129) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (tcAccIn == 55) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (accMuxOut == 192) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (aluOut == 5) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 77) && (tcLoadIn <= 117) ##3 (accMuxOut >= 106) && (accMuxOut <= 133) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (immData == 189) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (immData == 213) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartDataIn == 48) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcAccIn == 189) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (immData == 37) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (immData == 192) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (immData == 81) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (accMuxOut == 21) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartDataIn == 203) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##2 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (aluOut == 213) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcAccIn == 152) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (aluOut == 235) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (accMuxOut == 194) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (tcLoadIn >= 9) && (tcLoadIn <= 100) ##1 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (immData == 201) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 162) && (tcLoadIn <= 255) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (immData == 14) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartDataIn == 138) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartDataIn == 170) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (accMuxOut == 41) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (immData == 109) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartDataIn == 207) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcLoadIn == 181) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (tcLoadIn == 53) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (uartStatIn == 195) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (accMuxOut == 194) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (aluOut == 3) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (uartStatIn >= 140) && (uartStatIn <= 251) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (tcLoadIn == 184) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 121) && (tcAccIn <= 255) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (immData == 207) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (immData == 156) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (uartDataIn == 19) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartDataIn == 219) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 228) && (uartDataIn <= 248) ##4 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 3) && (accMuxSel <= 4) ##1 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcAccIn >= 34) && (tcAccIn <= 127) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (immData == 111) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (uartDataIn == 131) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (uartDataIn == 111) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (accMuxOut == 137) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 138) && (immData <= 178) ##1 (immData == 88) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##4 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (tcAccIn == 40) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (immData == 48) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (aluOut == 29) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (aluOut == 215) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (immData == 102) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartStatIn >= 108) && (uartStatIn <= 186) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (aluOut == 224) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (tcLoadIn >= 9) && (tcLoadIn <= 89) ##1 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (aluOut == 248) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcAccIn == 55) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (tcAccIn == 232) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcAccIn == 151) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (uartStatIn == 194) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (uartStatIn == 41) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (immData == 33) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (aluOut == 123) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartDataIn == 90) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcLoadIn == 130) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (uartStatIn == 131) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (aluOut == 233) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 41) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (tcLoadIn >= 9) && (tcLoadIn <= 63) ##1 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 80) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 57) && (tcAccIn <= 119) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartDataIn == 87) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (aluOut == 223) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (tcLoadIn == 232) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (immData == 195) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (uartDataIn == 46) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartDataIn == 227) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (accMuxOut == 131) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (aluOut >= 211) && (aluOut <= 255) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcAccIn == 106) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (tcLoadIn == 140) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (immData == 182) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcLoadIn == 105) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcLoadIn == 163) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcAccIn == 148) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcAccIn == 164) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (tcAccIn == 202) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcAccIn == 79) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcAccIn == 185) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcAccIn == 18) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartDataIn == 112) ##4 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcAccIn == 12) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (uartStatIn == 157) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (aluOut == 123) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (immData == 203) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (tcLoadIn == 41) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (immData == 251) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcAccIn == 162) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (immData == 167) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (immData == 148) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (uartStatIn == 131) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (accMuxOut == 101) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##1 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (aluOut == 28) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcAccIn == 186) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (immData == 132) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (uartStatIn == 59) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (uartStatIn == 240) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 186) && (accMuxOut <= 218) ##3 (uartStatIn >= 139) && (uartStatIn <= 251) ##1 (tcLoadIn == 199)) |-> (uartStatIn >= 0) && (uartStatIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (aluOut == 28) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (immData == 224) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (uartStatIn == 193) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (immData == 210) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (immData >= 3) && (immData <= 61) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (uartDataIn == 215) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (tcAccIn == 245) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (immData == 93) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##2 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (uartDataIn == 2) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (uartDataIn == 21) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcAccIn == 140) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcLoadIn == 25) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (accMuxOut == 80) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 122) && (accMuxOut <= 133) ##1 (immData == 88) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (uartStatIn == 10) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (immData >= 127) && (immData <= 242) ##1 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcLoadIn == 244) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcLoadIn == 174) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 8) ##3 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (tcLoadIn == 170) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (uartStatIn == 118) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (uartStatIn == 209) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (immData == 112) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (uartStatIn == 48) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (immData == 131) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (tcAccIn == 82) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (accMuxOut == 49) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (tcAccIn == 155) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (tcLoadIn == 17) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (uartStatIn == 115) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (accMuxOut == 164) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (immData == 210) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (uartDataIn == 197) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (accMuxOut == 198) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcLoadIn == 184) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (aluOut == 98) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (uartStatIn >= 10) && (uartStatIn <= 131) ##1 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (tcLoadIn == 201) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (immData == 41) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (accMuxSel == 12) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 36) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (immData == 199) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (uartStatIn == 52) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (immData == 198) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 37) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (accMuxOut == 56) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (immData == 65) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (immData == 172) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (uartStatIn == 11) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcLoadIn == 15) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcLoadIn == 171) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (immData == 10) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (uartDataIn == 63) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (immData == 72) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (immData == 42) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (uartStatIn == 210) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (uartStatIn == 67) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (uartStatIn == 40) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (tcAccIn == 219) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (uartDataIn == 57) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (uartDataIn == 130) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (tcAccIn == 243) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcLoadIn == 185) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (tcAccIn == 143) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcLoadIn == 18) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartStatIn >= 128) && (uartStatIn <= 157) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcAccIn == 232) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcAccIn == 57) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15) ##1 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (uartStatIn == 21) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (aluOut == 36) ##1 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcLoadIn == 182) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (immData == 231) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcAccIn == 88) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##3 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##3 (uartStatIn == 209) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##2 (tcAccIn == 230) ##2 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (immData >= 108) && (immData <= 120) ##3 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (immData >= 18) && (immData <= 241) ##3 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (accMuxSel >= 13) && (accMuxSel <= 15) ##1 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (uartStatIn == 59)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 72) && (tcAccIn <= 114) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (tcLoadIn == 19)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (immData == 60)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (tcLoadIn == 35)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (accMuxOut == 198) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (tcAccIn == 176)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (immData == 42) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (immData == 56) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (accMuxOut >= 0) && (accMuxOut <= 41) ##1 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (immData >= 3) && (immData <= 70) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (uartStatIn == 147) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (immData == 112) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (immData == 207) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (immData == 80)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (uartStatIn == 10)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (uartStatIn == 156) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (tcLoadIn == 219)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (tcLoadIn == 191)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (tcLoadIn == 186)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (tcLoadIn == 215)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (immData == 189) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (immData == 254) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (tcLoadIn == 216)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (immData == 82)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (immData == 210)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (immData == 147) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (immData == 97) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (immData == 107) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (immData == 223) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (tcAccIn >= 125) && (tcAccIn <= 248) ##2 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (immData == 216) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (uartStatIn >= 106) && (uartStatIn <= 238) ##1 (immData == 88) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (tcAccIn == 211)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (tcAccIn == 74)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (uartStatIn == 41)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (accMuxOut == 250)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 255) ##2 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (immData == 53)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (accMuxOut >= 0) && (accMuxOut <= 6) ##1 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 167) && (immData <= 255) ##2 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (accMuxSel >= 7) && (accMuxSel <= 15) ##1 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (tcAccIn == 199)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (tcLoadIn >= 78) && (tcLoadIn <= 147) ##4 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (accMuxOut == 144)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (uartStatIn == 92) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 45) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (uartStatIn == 24)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (uartStatIn == 131)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (uartStatIn == 229) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (uartStatIn == 139)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (tcAccIn == 121)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (immData == 180) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (accMuxOut == 0) ##1 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (uartStatIn == 228) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (tcAccIn == 245)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (immData == 41) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (immData == 48)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (uartStatIn == 217)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (immData == 178)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (immData == 198) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (immData == 37)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 30) && (uartDataIn <= 147) ##2 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (tcAccIn == 94)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (accMuxSel >= 9) && (accMuxSel <= 15) ##1 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (accMuxOut >= 0) && (accMuxOut <= 21) ##1 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (uartStatIn == 32) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##2 (immData == 114) ##2 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (tcAccIn == 126)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (aluOut >= 185) && (aluOut <= 255) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##3 (immData >= 72) && (immData <= 145) ##1 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (uartStatIn == 160)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (uartStatIn == 87)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 255) ##3 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##4 (tcAccIn == 174)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (uartStatIn == 180)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (aluOut == 140)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (uartStatIn == 54)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (aluOut == 193)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (immData == 88) ##2 (accMuxOut == 0) ##1 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##2 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (uartStatIn == 120)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (immData == 4) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (uartDataIn == 71)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (accMuxOut == 11)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 57) ##2 (uartDataIn >= 147) && (uartDataIn <= 200) ##2 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (aluOut == 11)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (uartStatIn == 254)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (immData == 71)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (accMuxOut == 26)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (immData == 237) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (uartStatIn == 161)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (uartStatIn == 143)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (immData == 51) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcAccIn >= 52) && (tcAccIn <= 97) ##3 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (uartStatIn == 138)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (aluOut == 195)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 40) && (immData <= 76) ##1 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 152) && (immData <= 162) ##2 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (uartStatIn == 227)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (aluOut == 196)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 56) ##2 (uartDataIn >= 147) && (uartDataIn <= 200) ##2 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (aluOut == 16)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (aluOut == 124)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (tcLoadIn >= 78) && (tcLoadIn <= 147) ##1 (immData == 88) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 120) && (aluOut <= 186) ##1 (accMuxSel == 12) ##1 (accMuxSel == 1) ##2 1) |-> (aluOut >= 187) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##3 (accMuxOut == 0) ##1 (accMuxSel == 8)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (accMuxOut == 95) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (aluOut == 99)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (aluOut == 242)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (uartStatIn == 94)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (immData == 235) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##4 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (uartStatIn == 63)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcAccIn >= 2) && (tcAccIn <= 97) ##3 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (aluOut >= 163) && (aluOut <= 255) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (uartStatIn == 104)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (uartStatIn == 126)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 57) && (tcAccIn <= 119) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (immData == 48) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (accMuxOut == 0) && (immData == 88) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcLoadIn >= 0) && (tcLoadIn <= 60) ##3 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (aluOut == 115)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (aluOut == 9)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (immData == 122) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (uartStatIn == 57)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (immData == 193) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 81) ##1 (accMuxOut >= 70) && (accMuxOut <= 106) ##2 (uartDataIn == 100) ##1 1) |-> (immData >= 0) && (immData <= 81));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (immData == 241) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (uartDataIn == 182)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (uartStatIn == 7) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (accMuxOut == 4)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##1 (accMuxOut == 235) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (aluOut == 85)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (accMuxOut == 54)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##4 (accMuxOut == 131)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 123) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (tcLoadIn == 53) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (tcAccIn == 200) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (immData == 49) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (immData == 219) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (immData == 241) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (tcLoadIn == 181) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (immData == 172) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15) ##1 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (immData == 113) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (uartStatIn == 110) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (immData == 81) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (tcAccIn == 227) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 190) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcAccIn >= 52) && (tcAccIn <= 78) ##3 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (tcAccIn == 40) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) && (aluOut >= 6) && (aluOut <= 139) ##1 (immData == 88) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 68) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 72) && (tcAccIn <= 114) ##1 (accMuxOut >= 221) && (accMuxOut <= 254) ##3 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (uartStatIn == 8) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (uartStatIn == 82) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (tcLoadIn == 184) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (uartDataIn == 155) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 86) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (aluOut == 223) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 79) && (tcLoadIn <= 163) ##2 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (uartDataIn == 183) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (immData >= 0) && (immData <= 121) ##2 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (tcAccIn == 55) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (uartDataIn == 248) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (aluOut == 214) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##2 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 102) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (tcAccIn >= 193) && (tcAccIn <= 248) ##2 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 133) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (uartStatIn == 133) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (uartStatIn == 131) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (tcLoadIn == 172) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (tcLoadIn == 249) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 88) && (tcAccIn <= 127) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (accMuxSel == 15) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (aluOut == 137) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 75) && (tcLoadIn <= 159) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (immData == 121) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (tcLoadIn == 91) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (tcLoadIn == 147) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (uartDataIn == 221) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (uartDataIn == 117) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (aluOut == 114) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (immData == 153) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (uartDataIn == 129) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (uartStatIn == 194) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcLoadIn >= 0) && (tcLoadIn <= 101) ##3 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (uartDataIn == 23) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (tcLoadIn == 57) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcLoadIn == 70) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (tcAccIn == 218) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (aluOut == 59) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (uartStatIn == 169) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (immData == 150) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (uartStatIn == 119) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (aluOut == 131) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 13) && (uartDataIn <= 39) ##1 (immData == 88) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (immData >= 153) && (immData <= 249) ##4 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (tcLoadIn == 164) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (immData == 48) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (tcAccIn == 195) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (tcAccIn == 4) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (aluOut == 251) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcAccIn == 176) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcLoadIn >= 30) && (tcLoadIn <= 60) ##3 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcAccIn == 54) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (tcLoadIn >= 5) && (tcLoadIn <= 110) ##4 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (uartStatIn == 136) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (uartDataIn == 26) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (accMuxOut == 213) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (uartDataIn == 62) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (immData == 101) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (tcLoadIn == 65) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (uartDataIn == 232) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (uartStatIn == 24) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (uartStatIn == 241) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) && (uartStatIn == 0) ##4 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (accMuxOut == 164) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcAccIn == 186) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (immData == 123) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (uartDataIn == 213) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (tcAccIn == 12) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (tcAccIn == 94) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcAccIn == 36) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (uartDataIn == 249) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (accMuxOut == 76) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartDataIn == 156) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (immData == 107) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (aluOut == 123) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (aluOut == 121) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (uartDataIn == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartDataIn == 119) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (uartDataIn == 163) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (tcLoadIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (tcAccIn == 75) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (tcAccIn == 146) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (aluOut == 158) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (aluOut == 227) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (tcAccIn == 2) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (accMuxSel == 14) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (uartStatIn == 27) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcLoadIn == 99) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcAccIn == 78) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcLoadIn == 96) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartDataIn == 228) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (aluOut == 40) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 83) && (immData <= 167) ##3 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (aluOut == 97) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (uartStatIn == 80) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcLoadIn == 170) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcAccIn == 26) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (uartDataIn == 194) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (uartDataIn == 133) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (accMuxOut == 198) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (uartStatIn == 64) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (aluOut == 28) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (tcLoadIn == 161) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (uartStatIn == 60) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (aluOut == 249) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (uartStatIn == 118) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (aluOut == 74) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (tcLoadIn == 197) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (uartDataIn == 113) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (uartStatIn == 144) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (immData == 29) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (immData == 194) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcLoadIn == 164) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (aluOut == 67) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (immData == 147) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (uartDataIn == 50) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcAccIn == 72) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (immData == 198) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (tcLoadIn == 58) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartDataIn >= 14) && (uartDataIn <= 248) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 225) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (accMuxSel >= 0) && (accMuxSel <= 6) ##2 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 200) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (accMuxOut == 121) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (tcLoadIn == 140) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (accMuxSel >= 2) && (accMuxSel <= 6) ##2 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (aluOut == 126) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcAccIn == 155) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcAccIn == 136) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (tcLoadIn == 89) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (immData == 158) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartDataIn == 115) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (tcLoadIn == 98) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (uartStatIn == 52) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (tcAccIn == 229) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (aluOut == 56) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (accMuxOut == 249) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##1 (aluOut == 36) ##3 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (aluOut == 201) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 174) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 255) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (uartDataIn == 123) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 31) && (accMuxOut <= 91) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (uartDataIn == 237) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (uartStatIn == 10)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (uartStatIn == 20)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (tcAccIn == 18) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (uartStatIn == 230)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (tcAccIn == 168) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (tcAccIn == 200) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartDataIn == 63) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 5) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (uartStatIn == 12) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 86) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (tcLoadIn == 133) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (uartDataIn == 148) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (accMuxOut == 213) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 125) && (tcAccIn <= 255) ##1 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (tcLoadIn == 45) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) && (uartDataIn >= 10) && (uartDataIn <= 248) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (tcLoadIn == 20) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (tcLoadIn == 240) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (tcLoadIn == 55) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (aluOut == 205) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##3 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (aluOut == 106) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 70) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##1 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (accMuxOut == 250)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (accMuxSel >= 0) && (accMuxSel <= 4) ##2 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (uartStatIn == 244) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (tcAccIn == 37)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (tcAccIn == 13) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (aluOut == 250) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 31) && (accMuxOut <= 95) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 111) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (aluOut == 197) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (aluOut == 207) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (tcLoadIn == 95) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (uartDataIn == 213) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (tcLoadIn == 72) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartDataIn == 67) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (aluOut == 251) ##3 (accMuxOut == 0)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartDataIn == 107) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (aluOut == 64) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 110) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartDataIn == 248) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (uartStatIn == 103) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (immData == 108)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (aluOut == 138) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (uartDataIn == 65) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 52) && (tcAccIn <= 113) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (aluOut == 196) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (uartStatIn == 160)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (uartDataIn == 144) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (uartDataIn == 8) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 130) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (immData == 182)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (uartStatIn == 176)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (aluOut == 214) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (accMuxOut == 15) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (accMuxOut == 192) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (immData == 37) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (accMuxOut == 36)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (uartStatIn == 25)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (uartStatIn == 59)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (accMuxOut == 10)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (tcAccIn == 245) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (immData == 172) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (uartDataIn == 13) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (aluOut == 195) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (tcLoadIn == 176) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (immData == 98)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (aluOut == 6) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (uartStatIn == 91) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 133) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartDataIn == 69) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (uartDataIn == 245) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (aluOut == 182) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 32) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 136) && (tcAccIn <= 254) ##1 (tcLoadIn >= 4) && (tcLoadIn <= 255) ##2 (aluOut == 121) ##1 1) |-> (aluOut >= 81) && (aluOut <= 167));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (uartStatIn == 41)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (tcAccIn == 227) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (tcAccIn == 94) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 161) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 208) && (tcAccIn <= 255) ##3 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (tcLoadIn == 136) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (uartStatIn == 139)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (aluOut == 66) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (tcLoadIn == 159) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (tcLoadIn == 217) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (tcLoadIn == 62) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (uartStatIn == 38)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (uartStatIn == 131)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (uartDataIn == 79) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 37) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (aluOut == 105) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 52) && (tcAccIn <= 106) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartDataIn == 183) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (uartStatIn == 183)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (uartDataIn == 53) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (uartStatIn == 87)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (uartStatIn == 36)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (accMuxOut == 182)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (uartStatIn == 131) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (tcLoadIn == 77) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) && (aluOut == 223) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (tcLoadIn == 247) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (accMuxOut == 250) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 144) ##4 (uartStatIn == 161)) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (immData == 192) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (aluOut == 187) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (uartDataIn == 249) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (tcLoadIn == 204) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (tcLoadIn == 201) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (tcLoadIn == 70) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (tcLoadIn == 43) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (tcLoadIn == 19) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (tcLoadIn == 192) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (tcLoadIn == 14) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 58) ##1 (aluOut == 251) ##3 (accMuxSel == 8)) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 180) && (tcLoadIn <= 251) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (aluOut == 90) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (uartDataIn == 238) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (uartDataIn == 63) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (uartDataIn == 55) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (tcLoadIn == 211) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (accMuxOut == 129) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (uartDataIn == 129) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (uartDataIn == 232) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 124) && (tcAccIn <= 255) ##1 (accMuxOut >= 220) && (accMuxOut <= 254) ##1 (uartStatIn == 175)) |-> (tcAccIn >= 59) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 196) && (tcAccIn <= 255) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (tcLoadIn == 164) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 110) ##1 (accMuxSel == 0)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (accMuxOut == 177) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (aluOut == 84) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (aluOut == 7) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (tcAccIn == 129) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 65) && (immData <= 129) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (uartStatIn == 11) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (aluOut == 89) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (uartStatIn == 21) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (tcLoadIn == 147) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 5) ##1 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (aluOut == 96) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (tcLoadIn == 236) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 4) ##1 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (aluOut == 162) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 15) && (tcAccIn <= 47) ##1 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (accMuxOut == 11) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (uartStatIn == 228) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (accMuxOut == 203) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 110) && (accMuxOut <= 137) ##2 (uartStatIn == 59) ##2 1) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 155) && (uartDataIn <= 248) ##4 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 180) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (tcLoadIn == 0)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (immData == 236)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (tcAccIn == 172)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (aluOut == 211)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (immData == 193)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (tcLoadIn == 63)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (tcLoadIn == 10)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (tcAccIn == 75)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (immData == 97)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (uartDataIn == 83)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (tcAccIn == 250)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (uartDataIn == 242)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (tcAccIn == 2)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (tcAccIn == 54)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (uartDataIn == 239)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (uartDataIn == 15)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (tcAccIn == 234)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (uartDataIn == 237)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (tcAccIn == 154)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (immData == 189)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (tcAccIn == 68)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (tcAccIn == 251)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (tcLoadIn == 229)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (tcAccIn == 59)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (immData == 51)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (tcLoadIn == 191)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (accMuxOut == 238)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (tcAccIn == 152)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (uartDataIn == 138)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (uartDataIn == 27)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 129) && (immData <= 255) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (immData == 58)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (uartDataIn == 125)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (tcLoadIn == 42)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (immData == 241)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##1 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (uartDataIn == 117)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (uartDataIn == 215)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (accMuxOut == 213)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 216) && (immData <= 249) ##4 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (immData == 170)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (uartDataIn == 37)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (tcLoadIn == 149)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 133) ##1 (tcLoadIn == 148)) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 81) ##1 (accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 84) && (tcAccIn <= 166) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 97) && (tcLoadIn <= 133) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 89) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 139) && (aluOut <= 195) ##3 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (aluOut >= 24) && (aluOut <= 40) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 15) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3) ##3 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 72) && (tcAccIn <= 114) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 86) && (immData <= 137) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 191) && (immData <= 255) ##1 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 15) && (tcAccIn <= 115) ##1 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 81) && (tcAccIn <= 163) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15) ##2 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 80) && (uartDataIn <= 165) ##2 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 88) && (tcLoadIn <= 133) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 102) && (aluOut <= 153) ##4 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##1 (uartStatIn >= 217) && (uartStatIn <= 253) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##1 (uartDataIn >= 177) && (uartDataIn <= 206) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 98) && (tcLoadIn <= 148) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##2 (accMuxOut >= 54) && (accMuxOut <= 91) && (uartDataIn == 87)) |-> (immData >= 123) && (immData <= 186));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 131) ##3 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 15) && (tcAccIn <= 69) ##1 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 3) && (immData <= 36) ##1 (aluOut == 251) ##3 1) |-> (tcLoadIn >= 80) && (tcLoadIn <= 165));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 15) ##2 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 8) && (accMuxSel <= 15) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##2 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##2 (immData >= 88) && (immData <= 100) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 178) && (aluOut <= 252) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 61) && (accMuxOut <= 163) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 74) && (tcLoadIn <= 133) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 57) ##1 (accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 82) ##3 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 66) ##3 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19) ##2 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 124) && (tcAccIn <= 255) ##3 (accMuxOut >= 232) && (accMuxOut <= 254) && (immData == 104)) |-> (tcAccIn >= 0) && (tcAccIn <= 58));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 11) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (tcLoadIn >= 244) && (tcLoadIn <= 254) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 131) ##2 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 167) ##2 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 57) && (tcAccIn <= 119) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 24) ##2 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 84) && (aluOut <= 171) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 180) && (uartDataIn <= 248) ##4 (tcLoadIn == 130)) |-> (aluOut >= 168) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 165) ##4 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 157) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 57) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##2 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 120) && (aluOut <= 186) ##3 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 82) && (tcLoadIn <= 165) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 110) && (tcLoadIn <= 133) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 162) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 48) && (tcAccIn <= 102) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 52) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (accMuxSel >= 10) && (accMuxSel <= 15) ##2 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 84) && (aluOut <= 167) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (uartDataIn >= 139) && (uartDataIn <= 166) ##3 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##4 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 156) && (aluOut <= 206) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##3 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 127) && (tcLoadIn <= 192) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 57) && (tcAccIn <= 121) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (accMuxSel >= 9) && (accMuxSel <= 15) ##2 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 83) && (aluOut <= 168) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 166) ##1 (accMuxOut >= 221) && (accMuxOut <= 254) ##3 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (tcLoadIn == 180) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 86) ##4 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (tcLoadIn == 223) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 140) && (tcLoadIn <= 187) ##2 (uartDataIn == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 79));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 67) && (uartDataIn <= 131) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##1 (accMuxOut >= 108) && (accMuxOut <= 137) && (uartDataIn == 122) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 188));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 131) ##1 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 57) ##2 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 15) && (tcAccIn <= 81) ##1 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (tcLoadIn == 254) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 131) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 57) && (immData <= 104) ##3 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (tcLoadIn >= 229) && (tcLoadIn <= 254)) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 105) && (tcLoadIn <= 170) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 11) ##2 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (accMuxSel >= 8) && (accMuxSel <= 15) ##2 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##2 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 102) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (tcLoadIn == 32) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 113) && (tcLoadIn <= 192) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (tcLoadIn == 7) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (tcLoadIn == 172) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (tcLoadIn == 226) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (uartDataIn >= 139) && (uartDataIn <= 202) ##3 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (tcLoadIn == 240) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (tcLoadIn == 131) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (tcLoadIn == 225) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (tcLoadIn == 122) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (tcLoadIn == 41) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (tcLoadIn == 34) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 130) ##2 (uartDataIn >= 147) && (uartDataIn <= 200) ##2 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (tcLoadIn == 35) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 154) && (tcLoadIn <= 192) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 44) && (tcAccIn <= 89) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcAccIn == 124) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcAccIn == 180) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcLoadIn == 208) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcAccIn == 114) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (immData == 154) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (immData == 100) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcLoadIn == 219) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 67) && (uartDataIn <= 131) ##1 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (immData == 221) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (uartDataIn == 201) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 131) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcLoadIn == 132) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcAccIn == 172) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcLoadIn == 164) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcAccIn == 177) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcLoadIn == 6) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcAccIn == 45) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcAccIn == 165) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (immData == 108) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcLoadIn == 115) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (immData == 163) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcLoadIn == 170) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (immData == 26) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcAccIn == 64) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 125) && (aluOut <= 189) ##2 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcLoadIn == 0) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (immData == 94) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (uartDataIn == 239) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcAccIn == 39) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 46) && (accMuxOut <= 130) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcAccIn == 107) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (immData >= 70) && (immData <= 119) ##3 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 167) ##3 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (immData == 114) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (immData == 65) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 156) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (tcAccIn == 239) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 98) && (uartDataIn <= 150) ##1 (accMuxOut >= 221) && (accMuxOut <= 254) ##3 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (immData == 57) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (uartDataIn == 4) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 38) && (tcAccIn <= 76) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 243) && (accMuxOut <= 254) ##3 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 124) && (tcAccIn <= 255) ##2 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 116) && (aluOut <= 160) ##3 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 77) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##1 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 75) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 62) && (uartDataIn <= 123) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 95) && (aluOut <= 147) ##2 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 80) && (uartDataIn <= 165) ##1 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 173) && (tcAccIn <= 255) ##2 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (immData >= 0) && (immData <= 104) ##3 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (uartDataIn >= 6) && (uartDataIn <= 74) ##2 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (immData >= 0) && (immData <= 143) ##3 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 240) && (accMuxOut <= 254) ##3 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 248) && (accMuxOut <= 254) ##3 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 46) && (accMuxOut <= 121) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 86) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 90) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 68) && (uartDataIn <= 130) ##1 (accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 66) ##2 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (uartDataIn >= 6) && (uartDataIn <= 84) ##2 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 113) && (tcLoadIn <= 243) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 63) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) ##1 (immData == 195)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) ##1 (immData == 199)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) ##1 (tcAccIn == 45)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) ##1 (immData == 97)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) ##1 (immData == 161)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 131) ##1 (immData == 22)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (uartDataIn == 250) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) ##1 (tcAccIn == 111)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) ##1 (immData == 107)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (accMuxOut == 215) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (accMuxOut == 4) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) ##1 (aluOut == 65)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) ##1 (immData == 134)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) ##1 (immData == 62)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) ##1 (immData == 39)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (uartDataIn == 169) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) ##1 (immData == 177)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) ##1 (immData == 224)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 54) && (uartDataIn <= 104) ##1 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 126) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) ##1 (immData == 156)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) ##1 (uartStatIn == 114)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) ##1 (tcLoadIn == 227)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) ##1 (tcAccIn == 0)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) ##1 (uartDataIn == 162)) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (accMuxOut == 75) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (uartDataIn == 96) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 69) && (uartDataIn <= 121) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 4) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) && (aluOut >= 141) && (aluOut <= 251) ##3 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (uartDataIn == 189) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (accMuxOut == 213) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 217) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (uartStatIn == 146) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (aluOut == 225) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##2 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (accMuxOut == 84) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 131) && (tcLoadIn == 70) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 61) && (uartDataIn <= 121) ##2 (uartDataIn >= 147) && (uartDataIn <= 200) ##2 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (accMuxOut == 197) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (accMuxOut == 229) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (uartStatIn == 118) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 57) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (immData == 148) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (uartStatIn == 115) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 251) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (aluOut == 163) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (uartDataIn >= 116) && (uartDataIn <= 126) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 154) && (aluOut <= 204) ##4 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 137) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (uartDataIn == 105) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (aluOut == 57) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (uartDataIn == 60) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 60) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (uartStatIn == 244) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 49) ##2 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (uartDataIn >= 6) && (uartDataIn <= 130) ##2 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (uartStatIn == 221) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##1 (accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (aluOut == 37) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (uartStatIn == 220) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##2 (uartDataIn >= 147) && (uartDataIn <= 200) ##2 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (uartStatIn == 249) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 200) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 127) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 69) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (aluOut == 187) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (tcLoadIn >= 90) && (tcLoadIn <= 128) ##1 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (uartStatIn == 73) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 48) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 166) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 55) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 240) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (uartStatIn == 233) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (aluOut == 49) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 128) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (aluOut >= 5) && (aluOut <= 116) ##1 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (uartStatIn == 61) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 202) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (aluOut == 235) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (uartStatIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (aluOut == 116) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 169) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 148) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 118) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##2 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 121) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (uartStatIn >= 157) && (uartStatIn <= 255) ##1 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (uartStatIn == 24) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 106) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (aluOut == 213) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (uartStatIn == 69) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 123) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 89) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 33) && (accMuxOut <= 62) && (aluOut == 3) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 19) && (accMuxOut <= 54) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 109) && (immData <= 162) ##2 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##3 (accMuxOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 86) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (aluOut == 136) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (aluOut == 107) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (aluOut == 105) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##1 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 82) ##2 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 58) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 58) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (aluOut == 228) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##1 (accMuxOut >= 221) && (accMuxOut <= 254) ##3 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (aluOut == 66) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (aluOut == 58) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##3 (aluOut == 254)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##3 (aluOut == 240)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##3 (aluOut == 221)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 57) && (uartDataIn <= 107) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (accMuxOut == 215) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (aluOut == 215) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##3 (accMuxOut == 31)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##3 (accMuxOut == 193)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 125) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##3 (accMuxOut == 198)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 124) && (aluOut <= 165) ##2 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 206) && (tcAccIn <= 255) ##4 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (aluOut == 49) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 12) && (accMuxOut <= 34)) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (aluOut == 21) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 55) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 75) && (uartStatIn <= 102) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (accMuxOut == 36) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (accMuxOut == 10) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (tcLoadIn >= 17) && (tcLoadIn <= 136) ##1 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (aluOut == 32) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 68) && (uartDataIn <= 130) ##2 (uartDataIn >= 147) && (uartDataIn <= 200) ##2 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (aluOut == 46) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (aluOut == 180) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (aluOut == 81) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (aluOut == 148) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (aluOut == 59) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (uartStatIn >= 139) && (uartStatIn <= 255) ##1 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 77) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (tcAccIn == 233) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 123) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (aluOut == 102) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 77) && (accMuxOut <= 134) ##1 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (accMuxOut == 172) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (tcLoadIn >= 90) && (tcLoadIn <= 154) ##1 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (aluOut == 171) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 125) && (tcAccIn <= 255) ##2 (uartDataIn >= 147) && (uartDataIn <= 200) ##2 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 167) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 130) ##1 (accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (accMuxOut >= 0) && (accMuxOut <= 18) ##1 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 73) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 163) && (accMuxOut <= 172) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##1 (accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (immData >= 89) && (immData <= 159) ##2 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (aluOut >= 221) && (aluOut <= 238) ##2 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxOut >= 144) && (accMuxOut <= 150) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartDataIn == 8) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartStatIn == 130) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 185) && (aluOut <= 251) ##3 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##2 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (uartDataIn >= 186) && (uartDataIn <= 254) ##1 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcLoadIn == 199) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartDataIn == 118) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcAccIn == 211) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 129) && (aluOut <= 255) ##2 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (aluOut == 97) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcAccIn == 186) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcLoadIn == 195) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (uartDataIn >= 143) && (uartDataIn <= 254) ##1 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (aluOut == 207) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcLoadIn == 89) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartStatIn == 59) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartStatIn == 134) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (aluOut >= 136) && (aluOut <= 255) ##2 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartDataIn == 77) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (aluOut >= 174) && (aluOut <= 238) ##2 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 82) && (immData <= 166) ##1 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (aluOut == 59) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 58) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##3 (aluOut >= 64) && (aluOut <= 86)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (aluOut >= 150) && (aluOut <= 203) ##2 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartDataIn == 195) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartStatIn == 40) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcLoadIn == 41) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartStatIn == 202) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartDataIn == 114) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartStatIn == 168) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcLoadIn == 20) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcAccIn == 154) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartDataIn == 200) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (accMuxOut == 140) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcAccIn >= 73) && (tcAccIn <= 107) ##2 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (aluOut >= 135) && (aluOut <= 238) ##2 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartDataIn == 34) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcAccIn == 47) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartStatIn == 101) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcAccIn == 73) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartDataIn == 42) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartStatIn == 49) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartStatIn == 91) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcAccIn == 26) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartDataIn == 190) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartStatIn == 37) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartStatIn == 0) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcLoadIn == 7) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (aluOut == 24) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (aluOut == 198) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (immData == 100) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcLoadIn == 180) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (aluOut == 234) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartStatIn == 176) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcAccIn == 204) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartDataIn == 13) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (tcAccIn >= 211) && (tcAccIn <= 255) ##1 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartStatIn == 111) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (accMuxOut == 254) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (aluOut == 115) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) && (immData >= 6) && (immData <= 114) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 62) && (tcAccIn <= 89) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (aluOut == 151) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcAccIn == 190) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (aluOut >= 186) && (aluOut <= 238) ##2 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (aluOut == 92) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartDataIn == 15) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartDataIn == 53) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (aluOut == 201) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##2 (uartDataIn >= 147) && (uartDataIn <= 200) ##2 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (accMuxSel == 2) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (aluOut == 66) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcAccIn == 141) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcLoadIn == 93) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (aluOut == 9) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (accMuxOut == 238) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartStatIn == 229) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (aluOut == 79) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 126) && (tcLoadIn <= 255) ##1 (accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcLoadIn == 35) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (immData == 118) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (accMuxOut == 201) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcLoadIn == 109) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (aluOut == 103) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartDataIn == 111) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcAccIn == 140) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcAccIn == 54) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartStatIn == 140) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (uartDataIn == 52) ##2 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (immData >= 52) && (immData <= 244) ##2 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 255) ##2 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcAccIn >= 2) && (tcAccIn <= 107) ##2 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 58) && (uartStatIn <= 121) ##1 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##2 (tcAccIn >= 196) && (tcAccIn <= 255) ##1 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##1 (accMuxOut >= 227) && (accMuxOut <= 254) ##1 (uartStatIn == 78) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 66));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##1 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (immData >= 75) && (immData <= 100) ##2 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 49) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 4) && (immData <= 47) ##3 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 125) && (tcLoadIn <= 255) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 251) ##3 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 81) ##2 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 7) ##3 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##2 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcLoadIn >= 4) && (tcLoadIn <= 98) ##2 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcLoadIn >= 4) && (tcLoadIn <= 109) ##2 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcLoadIn >= 72) && (tcLoadIn <= 154) ##2 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 126) && (aluOut <= 190) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (uartDataIn >= 193) && (uartDataIn <= 204) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 69)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (tcAccIn == 98)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 239)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (tcAccIn == 176)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (tcAccIn == 53)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (tcAccIn == 49)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 104)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (tcAccIn == 109)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (tcAccIn == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (tcAccIn == 223)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (tcAccIn == 137)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (tcAccIn == 72)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 23)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (tcLoadIn == 150)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 157)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 255) ##4 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 43)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (tcAccIn == 2)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 105)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (aluOut >= 3) && (aluOut <= 252) ##1 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (tcAccIn == 111)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (tcAccIn == 99)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 180)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 223)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (accMuxOut == 0) && (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (tcAccIn == 118)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (tcLoadIn == 171)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 58) && (tcAccIn <= 121) ##1 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##1 (tcLoadIn >= 4) && (tcLoadIn <= 154) ##2 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (tcAccIn == 206)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (uartStatIn == 0)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##3 (tcAccIn == 151)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 86) ##4 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 132) && (aluOut <= 191) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (tcAccIn >= 4) && (tcAccIn <= 114) ##1 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (aluOut >= 3) && (aluOut <= 248) ##1 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##2 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 188) && (tcAccIn <= 255) ##4 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 207) && (tcAccIn <= 255) ##2 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 191) && (aluOut <= 252) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##2 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (accMuxOut >= 154) && (accMuxOut <= 184) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (immData >= 88) && (immData <= 93) ##2 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (immData >= 0) && (immData <= 9) ##2 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (aluOut >= 140) && (aluOut <= 252) ##1 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 41) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (uartStatIn >= 105) && (uartStatIn <= 248) ##1 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##1 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 58) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (aluOut == 204) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (tcAccIn == 142) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (aluOut == 89) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (aluOut == 49) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (tcAccIn == 123) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 128) && (aluOut <= 255) ##1 (accMuxOut >= 221) && (accMuxOut <= 254) ##3 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (uartDataIn == 99) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (uartDataIn == 100) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (uartDataIn == 211) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (tcLoadIn >= 3) && (tcLoadIn <= 110) ##1 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (aluOut == 7) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (tcAccIn == 151) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (uartDataIn == 109) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (immData >= 3) && (immData <= 120) ##1 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (uartDataIn == 215) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (aluOut == 165) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (uartDataIn == 79) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (tcAccIn == 251) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (tcAccIn == 36) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (tcAccIn == 204) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (aluOut == 30) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (aluOut == 217) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (uartDataIn == 189) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (uartDataIn == 93) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (tcAccIn == 114) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (aluOut >= 193) && (aluOut <= 252) ##1 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (tcLoadIn >= 3) && (tcLoadIn <= 65) ##1 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (uartDataIn == 138) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (tcLoadIn >= 35) && (tcLoadIn <= 137) ##1 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn >= 178) && (tcAccIn <= 184) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (uartDataIn == 33) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (tcAccIn == 189) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (accMuxOut == 66) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (aluOut == 140) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (immData >= 75) && (immData <= 149) ##1 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (tcAccIn == 12) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (uartDataIn == 244) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (tcAccIn == 177) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (aluOut == 216) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (aluOut == 160) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (uartDataIn == 106) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (uartDataIn == 220) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (tcAccIn == 4) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (uartDataIn == 155) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (uartDataIn == 242) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 60) && (uartStatIn <= 122) ##2 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (aluOut == 120) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (uartDataIn == 116) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (immData >= 65) && (immData <= 109) ##1 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (tcAccIn == 182) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (accMuxOut == 4) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 138) ##4 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (aluOut == 47) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (aluOut == 163) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (tcAccIn == 55) ##1 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##2 (uartStatIn >= 7) && (uartStatIn <= 12)) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##1 (tcLoadIn >= 96) && (tcLoadIn <= 129) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 163) && (tcAccIn <= 208) ##4 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (accMuxOut >= 52) && (accMuxOut <= 131) ##1 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 167) && (tcAccIn <= 255) ##4 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##2 (accMuxOut >= 145) && (accMuxOut <= 178) && (immData == 169) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 189));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (accMuxSel >= 5) && (accMuxSel <= 7) ##1 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 38) && (tcAccIn <= 76) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 210) && (accMuxOut <= 254) ##1 (accMuxOut >= 154) && (accMuxOut <= 184) ##3 1) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 117) ##4 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##1 (accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 165) && (tcAccIn <= 255) ##4 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 160) ##1 (accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 131) && (tcAccIn <= 141) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##2 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 79) ##1 (tcLoadIn == 49)) |-> (tcAccIn >= 87) && (tcAccIn <= 169));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 36) && (tcAccIn <= 75) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##1 (uartStatIn >= 120) && (uartStatIn <= 140) ##2 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 180) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (accMuxSel >= 2) && (accMuxSel <= 7) ##1 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 188) && (tcAccIn <= 255) ##2 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 92) && (accMuxOut <= 150) ##1 (accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut >= 12) && (aluOut <= 39) ##2 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 154) && (accMuxOut <= 184) ##2 (accMuxSel >= 1) && (accMuxSel <= 7) ##1 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 154) ##1 (accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 51) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 153) && (uartDataIn <= 207) ##4 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 58) && (accMuxOut <= 161) ##2 (accMuxOut >= 106) && (accMuxOut <= 137) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 255) ##2 (immData == 197)) |-> (uartDataIn >= 67) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 180) ##1 (accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 154) ##2 (aluOut >= 9) && (aluOut <= 234) ##2 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##1 (uartDataIn >= 10) && (uartDataIn <= 21) ##2 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 254) ##2 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##1 (uartDataIn >= 161) && (uartDataIn <= 177) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 173) ##1 (accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 15) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 152) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 18) ##2 (accMuxOut >= 159) && (accMuxOut <= 186) && (immData == 164) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 3));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 47)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (aluOut >= 36) && (aluOut <= 40) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (accMuxSel == 9)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (uartStatIn >= 216) && (uartStatIn <= 220)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (uartDataIn >= 216) && (uartDataIn <= 228) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (uartStatIn >= 36) && (uartStatIn <= 40)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (uartStatIn >= 198) && (uartStatIn <= 206)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##4 (tcAccIn == 211)) |-> (immData >= 82) && (immData <= 166));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##1 (uartStatIn >= 226) && (uartStatIn <= 253) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##1 (uartDataIn >= 185) && (uartDataIn <= 206) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (uartStatIn >= 91) && (uartStatIn <= 104) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (tcAccIn >= 131) && (tcAccIn <= 136) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (accMuxOut >= 238) && (accMuxOut <= 254) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 51) && (uartDataIn <= 98) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 61) && (accMuxOut <= 163) ##1 (accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 105) && (tcLoadIn <= 147) ##1 (immData == 88) ##3 1) |-> (tcLoadIn >= 166) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 157) ##1 (accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 173) ##2 (aluOut >= 9) && (aluOut <= 234) ##2 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) && (uartStatIn >= 231) && (uartStatIn <= 246) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (uartDataIn >= 216) && (uartDataIn <= 220) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 92) && (uartStatIn <= 146) ##1 (aluOut >= 10) && (aluOut <= 108) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) && (immData >= 24) && (immData <= 44) ##3 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) && (tcAccIn >= 40) && (tcAccIn <= 55) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 210) && (tcLoadIn <= 255) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (immData >= 241) && (immData <= 249) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (tcAccIn >= 56) && (tcAccIn <= 68) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxOut >= 17) && (accMuxOut <= 24) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 84) && (uartDataIn <= 171) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 192) && (tcLoadIn <= 255) ##2 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 140) ##1 (immData >= 149) && (immData <= 158)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 140) ##1 (accMuxOut >= 76) && (accMuxOut <= 127)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 61) && (uartStatIn <= 123) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 108) ##3 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut >= 111) && (accMuxOut <= 158) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 63) && (uartStatIn <= 119) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 104) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (immData >= 140) && (immData <= 162)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 151) && (accMuxOut <= 205) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##2 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 51) && (uartDataIn <= 98) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 61) && (accMuxOut <= 163) ##2 (aluOut >= 9) && (aluOut <= 234) ##2 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 61) && (immData <= 123) ##1 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (tcLoadIn == 80) ##2 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (tcLoadIn == 7) ##2 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 164) && (aluOut <= 255) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (immData == 31) ##2 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 106) ##3 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (uartDataIn >= 200) && (uartDataIn <= 204) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn >= 183) && (tcAccIn <= 190) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 161) && (accMuxOut <= 208) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 83) && (uartDataIn <= 166) ##1 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 66) && (uartDataIn <= 126) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (uartStatIn >= 76) && (uartStatIn <= 131) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (immData >= 0) && (immData <= 58) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (uartDataIn >= 9) && (uartDataIn <= 58) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn >= 88) && (tcAccIn <= 106) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 179) && (accMuxOut <= 218) ##1 (accMuxOut >= 150) && (accMuxOut <= 184) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn >= 180) && (tcAccIn <= 184) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 108) ##3 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) ##3 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##1 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 206) && (tcAccIn <= 255) ##2 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 82) && (immData <= 166) ##1 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 105) && (uartStatIn <= 161) ##1 (aluOut >= 10) && (aluOut <= 108) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn >= 165) && (tcAccIn <= 167) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (immData >= 0) && (immData <= 98) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (aluOut >= 4) && (aluOut <= 50) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 3) && (uartDataIn <= 78) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 255) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (accMuxSel == 3) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (aluOut >= 4) && (aluOut <= 75) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (uartStatIn >= 6) && (uartStatIn <= 146) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 198) && (tcLoadIn <= 255) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 59) && (tcAccIn <= 121) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 3) && (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 1) && (immData <= 131) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##1 (tcLoadIn >= 60) && (tcLoadIn <= 80) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (uartDataIn >= 90) && (uartDataIn <= 92) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (uartDataIn >= 123) && (uartDataIn <= 125) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (immData >= 0) && (immData <= 119) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 3) && (uartDataIn <= 80) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (uartDataIn >= 9) && (uartDataIn <= 126) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 68) && (uartDataIn <= 130) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 1) && (immData <= 124) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 66) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 3) && (uartDataIn <= 75) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (aluOut >= 4) && (aluOut <= 132) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 1) && (immData <= 70) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (uartStatIn >= 92) && (uartStatIn <= 176) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 82) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 57) && (tcAccIn <= 121) ##2 (accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 66) && (accMuxOut <= 104)) |-> (tcAccIn >= 170) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 95) && (uartDataIn <= 143) ##1 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 156) ##1 (accMuxOut >= 221) && (accMuxOut <= 254) ##3 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (uartDataIn >= 9) && (uartDataIn <= 152) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 190) && (aluOut <= 255) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 65) && (uartDataIn <= 127) ##1 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 3) && (uartDataIn <= 60) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (tcAccIn >= 201) && (tcAccIn <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (immData >= 143) && (immData <= 183) ##4 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 206) && (accMuxOut <= 254) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcAccIn >= 7) && (tcAccIn <= 29) ##4 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##3 (uartDataIn >= 113) && (uartDataIn <= 123)) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##3 (uartStatIn >= 167) && (uartStatIn <= 188)) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##3 (uartStatIn == 46)) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (accMuxSel >= 3) && (accMuxSel <= 5) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##2 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 131) ##1 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 55) ##1 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 1) && (immData <= 61) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 3) && (accMuxSel <= 5) && (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##1 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 63) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 1) && (immData <= 65) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##1 (uartStatIn >= 38) && (uartStatIn <= 69) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##2 (immData >= 212) && (immData <= 226) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##1 (uartDataIn >= 129) && (uartDataIn <= 147) ##2 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 1) && (immData <= 57) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) && (tcAccIn >= 167) && (tcAccIn <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 166) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 208) && (tcAccIn <= 255) ##1 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 184) && (aluOut <= 255) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##2 (immData >= 39) && (immData <= 44) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##2 (aluOut >= 109) && (aluOut <= 140) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##3 (tcAccIn >= 2) && (tcAccIn <= 13)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxOut >= 165) && (accMuxOut <= 176) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##1 (tcLoadIn >= 37) && (tcLoadIn <= 42) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##1 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##1 (uartStatIn >= 135) && (uartStatIn <= 170) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##1 (aluOut >= 148) && (aluOut <= 171) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 208) ##1 (accMuxOut >= 11) && (accMuxOut <= 33) ##3 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##1 (tcLoadIn >= 198) && (tcLoadIn <= 205) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) && (aluOut >= 205) && (aluOut <= 221) ##3 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (uartStatIn >= 198) && (uartStatIn <= 202) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (uartStatIn >= 73) && (uartStatIn <= 75)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (uartStatIn >= 95) && (uartStatIn <= 107)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (aluOut >= 66) && (aluOut <= 77)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (accMuxSel == 13)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (uartStatIn >= 22) && (uartStatIn <= 24)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (uartStatIn == 216)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (tcAccIn >= 191) && (tcAccIn <= 204) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (aluOut >= 234) && (aluOut <= 235) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (tcLoadIn == 227)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (tcLoadIn >= 158) && (tcLoadIn <= 171)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (uartStatIn >= 36) && (uartStatIn <= 37)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (aluOut >= 126) && (aluOut <= 135) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (tcAccIn == 101) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 167) && (aluOut <= 209) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) && (uartDataIn >= 120) && (uartDataIn <= 167)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) && (tcLoadIn >= 10) && (tcLoadIn <= 19) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 86) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##1 (tcLoadIn >= 85) && (tcLoadIn <= 101) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (tcAccIn >= 135) && (tcAccIn <= 136) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (accMuxOut >= 238) && (accMuxOut <= 240) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (aluOut >= 156) && (aluOut <= 158) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) && (tcAccIn >= 192) && (tcAccIn <= 212) ##3 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 3) && (uartDataIn <= 137) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 96) ##3 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##1 (tcLoadIn >= 9) && (tcLoadIn <= 23) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (aluOut >= 216) && (aluOut <= 221) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (tcAccIn >= 82) && (tcAccIn <= 91) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 206) ##1 (accMuxOut >= 150) && (accMuxOut <= 184) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 167) && (tcLoadIn <= 255) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 (accMuxOut == 0)) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 61) ##1 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) && (immData >= 81) && (immData <= 101) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 162) && (tcLoadIn <= 255) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 4) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (tcLoadIn >= 52) && (tcLoadIn <= 53) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (uartStatIn >= 153) && (uartStatIn <= 161) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (uartStatIn >= 90) && (uartStatIn <= 92) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (tcAccIn >= 94) && (tcAccIn <= 109)) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 79) && (uartStatIn <= 165) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 131) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (accMuxOut >= 40) && (accMuxOut <= 52) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (tcLoadIn >= 97) && (tcLoadIn <= 100) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (tcLoadIn >= 225) && (tcLoadIn <= 226) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 40) && (accMuxOut <= 108) ##3 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (tcLoadIn >= 18) && (tcLoadIn <= 20) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (uartStatIn == 31) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (tcLoadIn >= 118) && (tcLoadIn <= 122) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 3) && (uartDataIn <= 130) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 122) && (tcLoadIn <= 255) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 59) && (aluOut <= 119) ##3 (tcAccIn == 54) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 129) && (accMuxOut <= 189) ##1 (accMuxOut >= 150) && (accMuxOut <= 184) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 255) ##1 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxSel == 5) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (uartStatIn >= 230) && (uartStatIn <= 246) ##2 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 140) ##1 (accMuxOut >= 108) && (accMuxOut <= 127)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 140) ##1 (tcAccIn >= 234) && (tcAccIn <= 251)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 140) ##1 (accMuxOut >= 234) && (accMuxOut <= 238)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##2 (uartDataIn >= 4) && (uartDataIn <= 33) ##1 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 189) && (uartStatIn <= 255) ##1 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 123) && (tcLoadIn <= 255) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##2 (tcLoadIn >= 159) && (tcLoadIn <= 175) ##1 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##3 (tcLoadIn >= 27) && (tcLoadIn <= 38)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##3 (tcAccIn >= 205) && (tcAccIn <= 228)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##2 (tcLoadIn >= 70) && (tcLoadIn <= 98) ##1 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 157) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 31) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##1 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn >= 183) && (tcAccIn <= 184) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut >= 218) && (aluOut <= 251) ##4 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 160) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (aluOut >= 22) && (aluOut <= 24) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn == 167) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn >= 88) && (tcAccIn <= 92) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 39) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 15) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 52) && (aluOut <= 101) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##1 (uartDataIn >= 158) && (uartDataIn <= 179) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 133) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##1 (immData >= 18) && (immData <= 51) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 167) && (aluOut <= 255) ##1 (accMuxOut >= 150) && (accMuxOut <= 184) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn >= 178) && (tcAccIn <= 180) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 99) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 123) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 210) && (tcAccIn <= 255) ##2 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 205) && (accMuxOut <= 254) ##1 (accMuxOut >= 150) && (accMuxOut <= 183) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (uartDataIn >= 149) && (uartDataIn <= 252) ##1 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 57) ##2 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 128) && (aluOut <= 255) ##1 (accMuxOut >= 150) && (accMuxOut <= 184) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##1 (tcLoadIn >= 96) && (tcLoadIn <= 101) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##1 (uartDataIn >= 220) && (uartDataIn <= 238) ##2 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##1 (uartDataIn >= 73) && (uartDataIn <= 88) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 74) ##4 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 177) && (accMuxOut <= 217) ##1 (accMuxOut >= 11) && (accMuxOut <= 33) ##3 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 59) && (uartStatIn <= 121) ##3 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (uartDataIn >= 126) && (uartDataIn <= 255) ##2 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 8) && (accMuxSel <= 15) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 205) && (aluOut <= 255) ##1 (accMuxOut >= 150) && (accMuxOut <= 184) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 208) && (tcAccIn <= 255) ##2 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 180) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##1 (accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##1 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 95) && (accMuxOut <= 254) ##1 (accMuxOut >= 154) && (accMuxOut <= 184) ##3 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##1 (accMuxOut >= 233) && (accMuxOut <= 254) ##2 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 138) ##1 (aluOut >= 193) && (aluOut <= 251) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 84) && (tcAccIn <= 166) ##1 (accMuxOut >= 221) && (accMuxOut <= 254) ##3 (aluOut == 18)) |-> (tcAccIn >= 0) && (tcAccIn <= 86));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 202) ##1 (accMuxOut >= 11) && (accMuxOut <= 33) ##3 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##1 (immData >= 235) && (immData <= 250) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##3 (uartDataIn >= 175) && (uartDataIn <= 187)) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##3 (uartDataIn >= 254) && (uartDataIn <= 255)) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##3 (immData >= 11) && (immData <= 21)) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##2 (immData >= 149) && (immData <= 187) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (uartDataIn >= 171) && (uartDataIn <= 255) ##2 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 194) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 59) && (aluOut <= 77) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 59) && (aluOut <= 87) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 117) ##2 (accMuxOut >= 106) && (accMuxOut <= 137) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 192) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 155) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) && (accMuxOut >= 11) && (accMuxOut <= 33) ##3 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) && (accMuxSel == 2) ##3 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 138) ##2 (aluOut >= 84) && (aluOut <= 92)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (uartDataIn >= 145) && (uartDataIn <= 193) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (uartDataIn >= 145) && (uartDataIn <= 182) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 95) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 80) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxOut >= 165) && (accMuxOut <= 170) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxOut >= 229) && (accMuxOut <= 230) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##1 (tcLoadIn >= 57) && (tcLoadIn <= 62) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##1 (accMuxOut >= 177) && (accMuxOut <= 189) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 54) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 255) ##1 (accMuxOut >= 150) && (accMuxOut <= 184) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 36) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##3 (accMuxOut >= 31) && (accMuxOut <= 48)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##3 (accMuxOut >= 95) && (accMuxOut <= 117)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##1 (accMuxOut >= 101) && (accMuxOut <= 102) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 24) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (uartStatIn == 37)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (uartStatIn >= 85) && (uartStatIn <= 111) ##2 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (uartStatIn == 171)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (tcAccIn == 131) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (accMuxOut == 254) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (accMuxOut == 126) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (uartStatIn == 24)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (tcLoadIn >= 141) && (tcLoadIn <= 189) ##1 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 28) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (uartStatIn == 95)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (uartStatIn == 107)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (uartStatIn == 119)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (aluOut == 112) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (uartStatIn == 75)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (accMuxOut == 48)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (aluOut == 126) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (uartStatIn == 220)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (tcLoadIn == 210) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (immData >= 9) && (immData <= 54) ##2 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (tcAccIn == 154) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (uartStatIn == 57)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (immData >= 9) && (immData <= 122) ##2 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (accMuxOut == 26)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (uartStatIn == 73)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (aluOut == 24) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (uartStatIn == 36)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (uartStatIn == 40)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##3 (uartStatIn == 22)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (tcAccIn == 191) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (tcAccIn == 204) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (uartDataIn >= 129) && (uartDataIn <= 170) ##1 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (tcAccIn == 19) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (tcAccIn == 136) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 67) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##2 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##1 (tcAccIn >= 239) && (tcAccIn <= 254) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) && (tcLoadIn >= 105) && (tcLoadIn <= 123) ##3 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) && (tcAccIn >= 208) && (tcAccIn <= 212) ##3 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 192) ##3 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##1 (uartStatIn >= 226) && (uartStatIn <= 234) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##1 (accMuxOut >= 123) && (accMuxOut <= 125) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##1 (accMuxOut >= 84) && (accMuxOut <= 89) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##1 (uartDataIn >= 6) && (uartDataIn <= 8) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (tcAccIn == 135) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (tcAccIn == 28) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn >= 19) && (tcAccIn <= 239) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 59) && (aluOut <= 71) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (tcAccIn == 82) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 61) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 18) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (tcAccIn == 227) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (aluOut == 103) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (uartDataIn == 52) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 26) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (accMuxOut == 201) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (uartStatIn >= 72) && (uartStatIn <= 111) ##2 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (immData >= 100) && (immData <= 179) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (aluOut >= 1) && (aluOut <= 30) ##1 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (tcAccIn >= 91) && (tcAccIn <= 154) ##2 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (accMuxOut == 238) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (tcAccIn == 141) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (tcAccIn == 47) ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (uartDataIn >= 119) && (uartDataIn <= 182) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 19) ##3 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (tcAccIn >= 161) && (tcAccIn <= 251) ##1 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (aluOut >= 1) && (aluOut <= 65) ##1 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (aluOut >= 1) && (aluOut <= 8) ##1 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (immData >= 129) && (immData <= 252) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 59) && (aluOut <= 70) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 83) ##1 (accMuxOut >= 150) && (accMuxOut <= 184) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (accMuxSel >= 1) && (accMuxSel <= 8) ##1 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (tcAccIn >= 73) && (tcAccIn <= 154) ##2 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (tcAccIn >= 131) && (tcAccIn <= 154) ##2 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##1 (uartStatIn >= 0) && (uartStatIn <= 111) ##2 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (tcAccIn >= 123) && (tcAccIn <= 251) ##1 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 100) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 82) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (accMuxOut == 4) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 3) && (accMuxSel <= 5) && (accMuxOut >= 150) && (accMuxOut <= 184) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (tcAccIn >= 135) && (tcAccIn <= 189) ##1 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (accMuxOut == 52) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (immData >= 129) && (immData <= 179) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (tcLoadIn == 122) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (accMuxSel >= 3) && (accMuxSel <= 5) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (tcLoadIn == 189) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (tcLoadIn == 52) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (tcLoadIn >= 97) && (tcLoadIn <= 172) ##1 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn >= 79) && (tcAccIn <= 124) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (uartStatIn == 248) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (tcLoadIn == 97) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (tcLoadIn == 53) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (tcLoadIn == 225) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 86) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 196) && (tcLoadIn <= 255) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (tcLoadIn == 20) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (tcLoadIn >= 97) && (tcLoadIn <= 168) ##1 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (tcLoadIn == 165) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (accMuxOut == 239) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (uartDataIn == 199) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (uartStatIn == 192) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (accMuxOut == 40) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (accMuxOut == 127) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (tcAccIn >= 167) && (tcAccIn <= 204) ##1 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (tcLoadIn == 35) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (immData >= 149) && (immData <= 207) ##1 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) ##2 (tcLoadIn == 18) ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 12) && (accMuxSel <= 15) ##2 (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##1 (tcAccIn >= 2) && (tcAccIn <= 131) ##1 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (accMuxSel == 4) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 4) && (accMuxOut >= 150) && (accMuxOut <= 184) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 7) && (accMuxOut <= 19)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut >= 144) && (accMuxOut <= 158) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 106) ##3 (accMuxOut >= 106) && (accMuxOut <= 137) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 102) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (accMuxSel >= 3) && (accMuxSel <= 4) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##1 (accMuxOut >= 150) && (accMuxOut <= 184) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##1 (accMuxOut >= 150) && (accMuxOut <= 184) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##3 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 3) && (accMuxSel <= 4) && (accMuxOut >= 150) && (accMuxOut <= 184) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn >= 19) && (tcAccIn <= 118) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 140) ##1 (accMuxOut >= 234) && (accMuxOut <= 235)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 140) ##1 (immData >= 48) && (immData <= 51)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 140) ##1 (accMuxOut >= 121) && (accMuxOut <= 127)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 140) ##1 (accMuxOut >= 182) && (accMuxOut <= 184)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 140) ##1 (immData >= 193) && (immData <= 194)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcLoadIn >= 0) && (tcLoadIn <= 76) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##2 (accMuxOut >= 198) && (accMuxOut <= 253) ##1 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 199) && (tcLoadIn <= 255) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn >= 61) && (tcAccIn <= 92) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 7) ##4 (immData == 48)) |-> (accMuxSel >= 10) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##3 (uartDataIn >= 108) && (uartDataIn <= 112)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##2 (aluOut >= 66) && (aluOut <= 69) ##1 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcAccIn >= 11) && (tcAccIn <= 29)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##2 (accMuxOut >= 17) && (accMuxOut <= 52)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##2 (accMuxOut >= 52) && (accMuxOut <= 85)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##3 (uartDataIn >= 6) && (uartDataIn <= 9)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (accMuxOut >= 230) && (accMuxOut <= 247) ##2 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn == 190) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn == 184) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn == 183) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 108) && (uartDataIn <= 156) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (uartDataIn == 193) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (uartDataIn == 161) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (uartDataIn == 249) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (uartDataIn == 238) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn == 21) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (uartDataIn == 177) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (uartDataIn == 243) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn == 26) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (aluOut == 90) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn == 61) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn == 88) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn == 106) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcLoadIn >= 0) && (tcLoadIn <= 19) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn == 155) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##1 (immData >= 10) && (immData <= 84) ##1 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (uartDataIn == 74) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn == 178) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn == 172) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 198) && (immData <= 255) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn == 92) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3) ##1 (accMuxOut >= 150) && (accMuxOut <= 184) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 184) && (tcAccIn == 165) ##3 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 80) && (uartStatIn <= 165) ##1 (accMuxOut >= 150) && (accMuxOut <= 184) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 150) && (uartDataIn <= 202) ##1 (aluOut >= 10) && (aluOut <= 108) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 137) ##1 (accMuxOut >= 182) && (accMuxOut <= 201)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 137) ##1 (immData >= 236) && (immData <= 251)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 137) ##1 (uartDataIn >= 178) && (uartDataIn <= 194)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 59) && (uartStatIn <= 123) ##1 (accMuxOut >= 150) && (accMuxOut <= 184) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 80) && (tcAccIn <= 164) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 81) ##1 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##1 (tcAccIn >= 69) && (tcAccIn <= 131) ##1 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 35) && (tcAccIn <= 71) ##1 (accMuxOut >= 150) && (accMuxOut <= 184) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##1 (accMuxOut >= 126) && (accMuxOut <= 164) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcLoadIn >= 0) && (tcLoadIn <= 129) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 89) && (uartDataIn <= 170) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##1 (accMuxOut >= 126) && (accMuxOut <= 140) ##2 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##1 (immData >= 123) && (immData <= 149) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 77) && (accMuxOut <= 134) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 140) && (immData >= 81) && (immData <= 89) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) && (aluOut >= 2) && (aluOut <= 59) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 15) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 254) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 140) && (uartStatIn >= 13) && (uartStatIn <= 32) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 153) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 151) && (accMuxOut <= 205) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##1 (accMuxOut >= 233) && (accMuxOut <= 240) ##2 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 83) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) && (aluOut >= 2) && (aluOut <= 89) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 (accMuxSel == 4)) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 85) ##1 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 166) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 2) ##1 (accMuxOut >= 150) && (accMuxOut <= 184) ##3 (accMuxSel == 0)) |-> (uartDataIn >= 132) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcLoadIn >= 0) && (tcLoadIn <= 70) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##3 (aluOut == 132)) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##3 (uartStatIn == 240)) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##2 (aluOut == 60) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 181) && (tcAccIn <= 243) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##1 (accMuxOut >= 60) && (accMuxOut <= 126) ##1 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 152) && (uartDataIn <= 205) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##3 (accMuxOut == 150)) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##3 (accMuxOut == 17)) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##1 (accMuxOut >= 60) && (accMuxOut <= 165) ##1 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 178) && (immData <= 255) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##3 (accMuxOut == 254)) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##3 (accMuxOut == 57)) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) && (tcAccIn == 54) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##3 (accMuxOut == 8)) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 140) && (tcLoadIn >= 235) && (tcLoadIn <= 249) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 4) && (immData <= 109) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##2 (immData >= 149) && (immData <= 160) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##2 (aluOut >= 109) && (aluOut <= 120) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (immData >= 238) && (immData <= 252) ##3 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 180) ##2 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxOut == 165) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxOut == 250) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxOut == 229) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) && (immData >= 4) && (immData <= 109) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxOut == 230) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (accMuxOut >= 111) && (accMuxOut <= 170) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (uartStatIn >= 159) && (uartStatIn <= 192) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (tcAccIn >= 118) && (tcAccIn <= 190) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (immData >= 114) && (immData <= 130) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##1 (uartStatIn >= 146) && (uartStatIn <= 255) ##1 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (immData >= 77) && (immData <= 148) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##1 (uartStatIn >= 248) && (uartStatIn <= 253) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) && (immData >= 143) && (immData <= 151) ##3 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##1 (aluOut >= 197) && (aluOut <= 203) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) && (tcAccIn >= 150) && (tcAccIn <= 154) ##3 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 140) && (accMuxOut <= 178) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxOut >= 49) && (accMuxOut <= 61) ##3 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) && (uartDataIn >= 43) && (uartDataIn <= 52) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 210) && (accMuxOut <= 254) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 179) && (accMuxOut <= 218) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##1 (uartStatIn >= 35) && (uartStatIn <= 37) ##2 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##1 (uartStatIn >= 101) && (uartStatIn <= 110) ##2 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 2) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 30) && (accMuxOut <= 54)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (accMuxSel == 2) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (immData >= 114) && (immData <= 160) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 208) && (uartStatIn <= 255) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (tcAccIn >= 118) && (tcAccIn <= 157) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (accMuxOut >= 143) && (accMuxOut <= 176) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (uartStatIn >= 159) && (uartStatIn <= 246) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##1 (uartStatIn >= 146) && (uartStatIn <= 193) ##1 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##1 (uartStatIn >= 186) && (uartStatIn <= 218) ##1 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (tcAccIn >= 156) && (tcAccIn <= 172) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (immData >= 77) && (immData <= 160) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##1 (uartStatIn >= 98) && (uartStatIn <= 191) ##1 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (immData >= 77) && (immData <= 114) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (immData >= 63) && (immData <= 130) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##1 (aluOut >= 0) && (aluOut <= 14) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##1 (accMuxOut >= 230) && (accMuxOut <= 236) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) && (tcLoadIn >= 51) && (tcLoadIn <= 62) ##3 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 138) ##1 (uartDataIn >= 2) && (uartDataIn <= 37) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 138) ##2 (uartStatIn >= 110) && (uartStatIn <= 142)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (accMuxOut >= 165) && (accMuxOut <= 176) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (uartDataIn >= 239) && (uartDataIn <= 253) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut >= 137) && (aluOut <= 143) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##1 (accMuxOut == 89) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (tcAccIn >= 109) && (tcAccIn <= 157) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (accMuxOut >= 99) && (accMuxOut <= 237) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (tcAccIn >= 144) && (tcAccIn <= 173) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (tcAccIn >= 111) && (tcAccIn <= 172) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##1 (immData == 181) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 217) && (tcAccIn <= 243) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##1 (accMuxOut == 125) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##1 (accMuxOut == 101) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (immData >= 63) && (immData <= 160) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 67) && (aluOut >= 3) && (aluOut <= 132) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 108) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##3 (tcAccIn >= 229) && (tcAccIn <= 237)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxOut >= 150) && (accMuxOut <= 183) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 140) && (accMuxOut <= 176) ##1 (accMuxOut >= 11) && (accMuxOut <= 33) ##3 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) && (tcAccIn >= 242) && (tcAccIn <= 255) ##3 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 147) && (uartDataIn <= 203) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (immData >= 3) && (immData <= 114) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 73) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##2 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut >= 111) && (aluOut <= 153) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##1 (accMuxOut == 84) ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 130) ##1 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) && (immData >= 58) && (immData <= 140) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (uartDataIn >= 209) && (uartDataIn <= 253) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcLoadIn >= 53) && (tcLoadIn <= 129) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) && (tcLoadIn >= 241) && (tcLoadIn <= 245)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut >= 57) && (accMuxOut <= 76) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 122) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 195) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) && (tcLoadIn >= 5) && (tcLoadIn <= 9) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (accMuxOut >= 150) && (accMuxOut <= 183) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (accMuxOut >= 0) && (accMuxOut <= 165) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (immData >= 11) && (immData <= 160) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 167) && (uartStatIn <= 255) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##1 (tcLoadIn >= 141) && (tcLoadIn <= 246) ##1 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (accMuxOut >= 165) && (accMuxOut <= 237) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 79) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##1 (accMuxSel >= 0) && (accMuxSel <= 2) ##1 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) && (aluOut >= 56) && (aluOut <= 89) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (accMuxOut >= 0) && (accMuxOut <= 170) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 75) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (uartDataIn >= 199) && (uartDataIn <= 253) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (immData >= 6) && (immData <= 160) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (uartDataIn >= 162) && (uartDataIn <= 253) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 125) && (tcAccIn <= 243) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut >= 137) && (aluOut <= 232) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut >= 137) && (aluOut <= 176) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##1 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) ##1 (accMuxSel >= 0) && (accMuxSel <= 3) ##1 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (tcAccIn >= 95) && (tcAccIn <= 178) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (aluOut >= 9) && (aluOut <= 89) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 138) ##1 (accMuxSel >= 7) && (accMuxSel <= 9) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 92) && (accMuxOut <= 150) ##2 (accMuxOut >= 106) && (accMuxOut <= 137) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (aluOut >= 6) && (aluOut <= 115) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3) ##3 (accMuxOut >= 33) && (accMuxOut <= 62) && (tcAccIn == 131) ##1 1) |-> (accMuxSel >= 4) && (accMuxSel <= 9));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 191) && (uartStatIn <= 255) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut >= 105) && (aluOut <= 183) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) && (immData >= 69) && (immData <= 109) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 165) && (uartStatIn <= 255) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 126) && (immData <= 255) ##1 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 81) ##1 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut >= 124) && (aluOut <= 253) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) && (immData >= 69) && (immData <= 140) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 85) && (tcAccIn <= 160) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 249) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (immData >= 10) && (immData <= 76) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcLoadIn >= 53) && (tcLoadIn <= 70) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 127) && (immData <= 255) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn >= 2) && (tcAccIn <= 116) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 187) && (uartStatIn <= 255) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (aluOut >= 9) && (aluOut <= 105) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (uartDataIn >= 130) && (uartDataIn <= 253) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 135) && (tcAccIn <= 243) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 169) && (tcLoadIn <= 255) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut >= 124) && (aluOut <= 183) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (uartStatIn >= 3) && (uartStatIn <= 71) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (accMuxOut >= 47) && (accMuxOut <= 81)) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##2 (aluOut >= 244) && (aluOut <= 245) ##1 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0) ##2 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 140) ##1 (accMuxOut == 213)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) && (accMuxSel == 5) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (accMuxOut >= 0) && (accMuxOut <= 237) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (tcAccIn == 54) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 140) ##1 (accMuxOut == 235)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 123) && (tcLoadIn <= 182) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 140) ##1 (accMuxOut == 127)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn >= 37) && (tcAccIn <= 108) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 140) ##1 (accMuxOut == 193)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 140) ##1 (accMuxOut == 76)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 140) ##1 (accMuxOut == 182)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 140) ##1 (immData == 29)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 (accMuxOut == 0)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (uartStatIn >= 3) && (uartStatIn <= 51) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn >= 69) && (tcAccIn <= 116) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 140) ##1 (accMuxOut == 238)) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##2 (accMuxOut >= 251) && (accMuxOut <= 253) ##1 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 80) && (uartStatIn <= 90) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 157) && (uartDataIn <= 203) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (accMuxOut >= 230) && (accMuxOut <= 237) ##2 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (accMuxSel >= 14) && (accMuxSel <= 15) ##2 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (immData >= 10) && (immData <= 128) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 68) && (uartDataIn <= 130) ##2 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (immData >= 40) && (immData <= 229) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (immData >= 40) && (immData <= 51) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (aluOut >= 9) && (aluOut <= 199) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (uartStatIn >= 13) && (uartStatIn <= 90) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0) && (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn >= 79) && (tcAccIn <= 159) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (immData >= 40) && (immData <= 216) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcLoadIn >= 64) && (tcLoadIn <= 70) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (tcLoadIn >= 126) && (tcLoadIn <= 165) ##1 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) && (accMuxSel == 0) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcLoadIn >= 70) && (tcLoadIn <= 132) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcLoadIn >= 74) && (tcLoadIn <= 132) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##2 (accMuxOut >= 67) && (accMuxOut <= 85)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##3 (uartStatIn >= 251) && (uartStatIn <= 255)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##3 (accMuxOut >= 205) && (accMuxOut <= 221)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##2 (accMuxOut >= 11) && (accMuxOut <= 17)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##2 (accMuxOut >= 32) && (accMuxOut <= 52)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##3 (aluOut == 1)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##3 (tcLoadIn >= 51) && (tcLoadIn <= 54)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##3 (accMuxOut >= 43) && (accMuxOut <= 54)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##3 (aluOut >= 240) && (aluOut <= 251)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##3 (uartStatIn >= 140) && (uartStatIn <= 146)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##2 (accMuxOut >= 52) && (accMuxOut <= 67)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 182) ##2 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##3 (aluOut >= 214) && (aluOut <= 217)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##2 (accMuxOut >= 108) && (accMuxOut <= 129)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 67) && (accMuxOut <= 101) && (tcAccIn >= 185) && (tcAccIn <= 191)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##2 (accMuxSel == 11)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 2)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##3 (tcLoadIn >= 182) && (tcLoadIn <= 185)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 25) && (tcAccIn <= 53) ##2 (tcLoadIn >= 13) && (tcLoadIn <= 252) ##2 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxSel >= 1) && (accMuxSel <= 2) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxSel >= 0) && (accMuxSel <= 6) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (immData >= 40) && (immData <= 84) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxSel >= 0) && (accMuxSel <= 1) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (uartStatIn >= 3) && (uartStatIn <= 123) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxOut >= 84) && (accMuxOut <= 247) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcAccIn >= 37) && (tcAccIn <= 230) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (uartStatIn >= 51) && (uartStatIn <= 90) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (uartStatIn >= 51) && (uartStatIn <= 98) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##1 (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (immData >= 40) && (immData <= 44) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxOut >= 49) && (accMuxOut <= 102) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (aluOut >= 85) && (aluOut <= 153) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 137) && (immData >= 164) && (immData <= 167) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 6) && (tcLoadIn <= 74) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 150) && (uartDataIn <= 203) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##1 (tcLoadIn >= 127) && (tcLoadIn <= 129) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##1 (uartDataIn >= 178) && (uartDataIn <= 179) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##1 (immData >= 18) && (immData <= 29) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (immData >= 40) && (immData <= 148) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) && (tcAccIn >= 125) && (tcAccIn <= 172) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxOut >= 84) && (accMuxOut <= 216) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##1 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxOut >= 60) && (accMuxOut <= 89) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 44) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 26) && (accMuxOut <= 78) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 52) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (uartStatIn >= 13) && (uartStatIn <= 114) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxSel >= 0) && (accMuxSel <= 2) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 127) ##2 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (uartDataIn >= 204) && (uartDataIn <= 239) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 1) && (accMuxOut >= 69) && (accMuxOut <= 104) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (aluOut >= 89) && (aluOut <= 105) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (aluOut >= 89) && (aluOut <= 137) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) && (accMuxSel >= 0) && (accMuxSel <= 1) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##1 (immData >= 123) && (immData <= 126) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##1 (immData >= 48) && (immData <= 51) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##1 (uartDataIn >= 158) && (uartDataIn <= 163) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 6) && (tcLoadIn <= 70) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##1 (accMuxOut >= 126) && (accMuxOut <= 143) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##1 (accMuxOut >= 33) && (accMuxOut <= 51) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 117) ##1 (accMuxOut >= 106) && (accMuxOut <= 137) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (accMuxSel >= 0) && (accMuxSel <= 1) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxOut >= 60) && (accMuxOut <= 165) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 41) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 48) && (tcAccIn <= 57) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (accMuxSel == 0) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 100) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 29) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 172) ##1 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 57) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 10) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcLoadIn >= 70) && (tcLoadIn <= 82) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (immData >= 40) && (immData <= 114) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 109) && (tcLoadIn <= 249) ##1 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut >= 2) && (aluOut <= 73) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 16) && (tcAccIn <= 19) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut >= 41) && (aluOut <= 58) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut >= 58) && (aluOut <= 79) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (uartStatIn >= 51) && (uartStatIn <= 159) ##2 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (immData >= 90) && (immData <= 91) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 140) && (immData == 52) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (immData >= 33) && (immData <= 108) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 90) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut >= 41) && (aluOut <= 89) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (immData >= 69) && (immData <= 108) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut >= 2) && (aluOut <= 89) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcLoadIn >= 70) && (tcLoadIn <= 74) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 7) && (uartStatIn <= 37) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut >= 2) && (aluOut <= 59) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (uartStatIn >= 67) && (uartStatIn <= 114) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 7) && (uartStatIn <= 46) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 90) && (accMuxOut <= 92) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 140) && (immData == 226) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut >= 56) && (aluOut <= 89) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 48) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (immData >= 58) && (immData <= 109) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##1 (uartStatIn >= 148) && (uartStatIn <= 149) ##2 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 207) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##2 (uartDataIn >= 187) && (uartDataIn <= 189) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) ##2 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 67) ##1 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 9) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 140) && (immData == 44) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 11) && (tcAccIn <= 19) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##2 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 88) && (uartStatIn <= 90) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 58) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 19) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 91) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 10) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 104) && (tcAccIn >= 135) && (tcAccIn <= 243) ##2 (accMuxSel == 15) ##1 1) |-> (tcAccIn >= 0) && (tcAccIn <= 121));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut >= 131) && (aluOut <= 252) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 3) ##1 (accMuxOut >= 150) && (accMuxOut <= 183) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 109) && (uartStatIn <= 153) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (immData >= 60) && (immData <= 152) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 106) ##2 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##1 (accMuxOut >= 238) && (accMuxOut <= 240) ##2 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 116) && (accMuxOut <= 161) ##4 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##2 (accMuxOut >= 235) && (accMuxOut <= 239) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##2 (aluOut >= 217) && (aluOut <= 219) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxOut >= 154) && (accMuxOut <= 165) ##3 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxOut >= 106) && (accMuxOut <= 137) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 97) && (uartStatIn <= 115) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 40) && (aluOut <= 90) ##1 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 50) ##1 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (immData >= 86) && (immData <= 91) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 57) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (immData >= 86) && (immData <= 108) ##3 (accMuxOut >= 106) && (accMuxOut <= 140) ##1 1) |-> (tcLoadIn >= 0) && (tcLoadIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 161) && (tcLoadIn <= 189) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 8) && (accMuxSel <= 15) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 133) && (uartDataIn <= 242) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##1 (uartStatIn >= 7) && (uartStatIn <= 23) ##2 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) && (uartDataIn >= 4) && (uartDataIn <= 6) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 216) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 61) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 5) && (accMuxSel <= 9) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 189) ##2 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut >= 150) && (aluOut <= 252) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) && (tcAccIn == 133) ##3 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 9) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 6) && (aluOut <= 75) ##1 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn == 0) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 102) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 49) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 170) && (tcLoadIn <= 189) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101) && (accMuxSel == 3)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 249) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 49) && (tcAccIn <= 62) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 72) && (tcAccIn <= 161) ##1 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 114) && (tcLoadIn <= 155) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 19) && (accMuxOut <= 23) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 21) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 11) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 99) && (uartDataIn <= 151) ##2 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 254) ##2 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) ##1 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 129) && (accMuxOut <= 189) ##2 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 13) && (uartStatIn <= 54) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##3 (accMuxOut >= 40) && (accMuxOut <= 48)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##3 (accMuxOut >= 115) && (accMuxOut <= 117)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 218) ##3 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##3 (accMuxOut >= 31) && (accMuxOut <= 33)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 191) && (tcLoadIn <= 213) ##1 (accMuxOut >= 150) && (accMuxOut <= 183) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) && (uartStatIn >= 100) && (uartStatIn <= 102) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##3 (accMuxOut >= 95) && (accMuxOut <= 102)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 57) && (tcLoadIn <= 95) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 16) && (accMuxOut <= 23) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 23) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 15) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 0) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 170) && (tcLoadIn <= 203) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 80) ##2 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 67) && (aluOut >= 86) && (aluOut <= 167) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 11) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 235) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 166) ##2 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 80) && (uartStatIn <= 165) ##2 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 8) && (accMuxOut <= 21)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 195) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 214) ##1 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut >= 72) && (accMuxOut <= 76) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 67) && (immData >= 3) && (immData <= 42) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 40) && (aluOut <= 84) ##1 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) && (tcLoadIn == 136) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 80) && (immData <= 160) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) && (tcLoadIn == 95) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) && (immData == 11) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 123) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 216) && (uartDataIn <= 242) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 19) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut >= 150) && (accMuxOut <= 155) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 179) && (accMuxOut <= 218) ##1 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 1) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut >= 155) && (accMuxOut <= 158) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 129) && (accMuxOut <= 189) ##4 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut >= 144) && (accMuxOut <= 150) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 130) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 154) && (uartDataIn <= 206) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 67) && (accMuxSel >= 0) && (accMuxSel <= 1) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 67) && (tcLoadIn >= 105) && (tcLoadIn <= 181) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 255) ##2 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) && (tcLoadIn == 223) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 67) && (uartDataIn >= 183) && (uartDataIn <= 207) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) && (tcLoadIn == 147) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 40) && (aluOut <= 84) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 211) && (immData <= 255) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 217) && (immData <= 255) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) && (tcLoadIn == 197) ##2 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 67) && (uartDataIn >= 166) && (uartDataIn <= 207) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 8) ##1 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 14) && (accMuxOut <= 19) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 67) && (immData >= 3) && (immData <= 110) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 203) ##1 (accMuxSel == 1) && (accMuxOut >= 150) && (accMuxOut <= 183) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 7) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##2 (accMuxOut == 251) ##1 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 49) && (aluOut <= 76) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##2 (tcLoadIn >= 113) && (tcLoadIn <= 255) ##1 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 1) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##2 (accMuxOut == 198) ##1 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 67) && (tcLoadIn >= 115) && (tcLoadIn <= 253) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 203) ##1 (accMuxOut >= 150) && (accMuxOut <= 183) ##2 (tcLoadIn == 149) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 203) && (accMuxSel >= 2) && (accMuxSel <= 5) ##1 (accMuxOut >= 150) && (accMuxOut <= 183) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 130) ##2 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254) ##2 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 8) ##4 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 235) && (aluOut <= 236) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 216) && (uartDataIn <= 249) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 67) && (immData >= 3) && (immData <= 85) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 21) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 79) && (immData <= 119) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 203) ##1 (accMuxOut >= 150) && (accMuxOut <= 183) ##2 (accMuxSel == 4) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 203) ##1 (accMuxOut >= 150) && (accMuxOut <= 183) && (accMuxSel == 1) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut >= 111) && (accMuxOut <= 129) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (accMuxOut >= 165) && (accMuxOut <= 170) ##2 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (uartStatIn >= 111) && (uartStatIn <= 116) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut >= 201) && (accMuxOut <= 254) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 6) && (tcLoadIn <= 132) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 137) && (immData >= 245) && (immData <= 249) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 137) && (immData >= 36) && (immData <= 44) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 218) && (accMuxOut <= 254) && (immData >= 0) && (immData <= 31) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 49) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 67) && (tcLoadIn >= 108) && (tcLoadIn <= 186) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 67) && (immData >= 3) && (immData <= 63) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 203) ##3 (tcLoadIn == 149) ##1 (accMuxOut == 0)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 151) && (uartDataIn <= 203) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 77) && (immData <= 143) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##2 (accMuxOut == 84) ##1 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 58) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (uartStatIn >= 51) && (uartStatIn <= 54) ##2 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 119) && (accMuxOut <= 167) ##2 (accMuxOut >= 106) && (accMuxOut <= 137) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254) ##2 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 137) && (uartDataIn >= 155) && (uartDataIn <= 180) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 64) && (immData <= 126) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 68) && (uartDataIn <= 130) ##2 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##2 (accMuxOut == 164)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##3 (accMuxOut == 54)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##2 (accMuxOut == 203)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 2) && (tcAccIn <= 43) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##3 (aluOut == 101)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 2) && (tcAccIn <= 45) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##2 (accMuxOut == 251)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 34) && (aluOut <= 72) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 33) ##3 (accMuxOut == 100)) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##2 (accMuxOut == 129)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##2 (tcAccIn == 246)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 203) && (immData >= 159) && (immData <= 203) ##1 (accMuxOut >= 150) && (accMuxOut <= 183) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 191) && (immData <= 255) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 157) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##2 (accMuxOut == 17)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 233) && (aluOut <= 236) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 24) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 25) && (uartDataIn <= 130) ##1 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##2 (accMuxOut == 52)) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 67) && (tcAccIn >= 185) && (tcAccIn <= 255) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 137) && (uartStatIn <= 161) ##1 (aluOut >= 10) && (aluOut <= 108) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##2 (tcLoadIn >= 159) && (tcLoadIn <= 255) ##1 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##1 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 203) && (immData >= 100) && (immData <= 180) ##1 (accMuxOut >= 150) && (accMuxOut <= 183) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##1 (accMuxOut == 143) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##1 (accMuxOut == 33) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 54) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 37) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 4) && (tcAccIn <= 252) ##1 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##1 (accMuxOut == 164) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (uartDataIn >= 167) && (uartDataIn <= 252) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 113) && (uartStatIn <= 163) ##2 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 80) && (uartStatIn <= 165) ##2 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 67) && (accMuxSel == 0) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 25) && (tcAccIn <= 29) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 180) ##4 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 216) ##1 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##1 (accMuxOut == 238) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##2 (tcLoadIn >= 163) && (tcLoadIn <= 255) ##1 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (uartDataIn >= 147) && (uartDataIn <= 252) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (immData == 252) ##4 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 203) && (immData >= 129) && (immData <= 180) ##1 (accMuxOut >= 150) && (accMuxOut <= 183) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##1 (accMuxOut == 76) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (uartDataIn >= 186) && (uartDataIn <= 252) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##1 (accMuxOut == 235) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 81) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##1 (tcLoadIn == 217) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 83) && (tcLoadIn <= 166) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 73) && (tcAccIn <= 115) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##1 (immData == 149) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 163) && (tcAccIn <= 208) ##2 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 67) && (tcLoadIn >= 133) && (tcLoadIn <= 159) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 101) && (accMuxOut <= 131) ##1 (accMuxOut == 126) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 203) && (aluOut >= 13) && (aluOut <= 95) ##1 (accMuxOut >= 150) && (accMuxOut <= 183) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 57) && (tcAccIn <= 119) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 137) ##1 (uartDataIn >= 53) && (uartDataIn <= 73)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 137) ##1 (immData >= 18) && (immData <= 48)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 137) ##1 (accMuxOut >= 193) && (accMuxOut <= 201)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 70) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##1 (accMuxOut == 126) ##2 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##2 (immData == 187) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##2 (accMuxOut == 119) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 203) && (immData >= 121) && (immData <= 253) ##1 (accMuxOut >= 150) && (accMuxOut <= 183) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##1 (accMuxOut == 254) ##2 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 59) && (aluOut <= 119) ##2 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxSel >= 11) && (accMuxSel <= 15) ##2 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##1 (immData == 152) ##2 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##2 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##1 (accMuxOut == 233) ##2 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 161) && (tcLoadIn <= 255) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 58) && (immData <= 109) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 203) && (tcLoadIn >= 164) && (tcLoadIn <= 202) ##1 (accMuxOut >= 150) && (accMuxOut <= 183) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 102) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 84) && (tcAccIn <= 168) ##1 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 8) && (uartDataIn <= 130) ##1 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 67) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 155) ##4 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 98) && (tcLoadIn <= 145) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 203) && (aluOut >= 13) && (aluOut <= 50) ##1 (accMuxOut >= 150) && (accMuxOut <= 183) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##1 (accMuxOut == 36) ##2 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##2 (accMuxOut == 4) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##1 (accMuxOut == 238) ##2 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 7) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##2 (immData >= 3) && (immData <= 138) ##2 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxOut == 154) ##3 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 58) && (immData <= 143) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 197) && (accMuxOut <= 254) ##2 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 82) && (uartStatIn <= 166) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##1 (uartStatIn == 74) ##2 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxOut == 165) ##3 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 167) && (tcAccIn <= 255) ##2 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 180) ##3 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 6) && (aluOut <= 114) ##1 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254) ##1 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 203) && (aluOut >= 13) && (aluOut <= 124) ##1 (accMuxOut >= 150) && (accMuxOut <= 183) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 6) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 52) && (aluOut <= 101) ##2 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##2 (accMuxOut == 235) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 53) && (uartDataIn <= 85) ##1 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##1 (uartStatIn == 23) ##2 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##2 (immData == 201) ##1 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 86) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxOut == 89) ##3 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 81) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 77) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (uartStatIn >= 128) && (uartStatIn <= 246) ##1 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 203) && (aluOut >= 13) && (aluOut <= 42) ##1 (accMuxOut >= 150) && (accMuxOut <= 183) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 72) && (tcLoadIn <= 137) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 2) && (tcAccIn <= 70) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) && (tcLoadIn == 76) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 157) && (tcAccIn <= 205) ##2 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 203) && (tcLoadIn >= 113) && (tcLoadIn <= 243) ##1 (accMuxOut >= 150) && (accMuxOut <= 183) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxOut == 49) ##3 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##2 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##2 (immData >= 3) && (immData <= 73) ##2 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 58) && (uartStatIn <= 121) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 207) && (accMuxOut <= 254) ##2 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 123) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 76) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 206) ##4 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 2) && (tcAccIn <= 123) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##2 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (uartStatIn >= 159) && (uartStatIn <= 246) ##1 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxSel >= 7) && (accMuxSel <= 15) ##2 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 188) && (tcAccIn <= 255) ##2 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 49) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 198) && (uartDataIn <= 255) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 82) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 216) ##2 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##2 (immData >= 82) && (immData <= 157) ##1 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##3 (accMuxOut == 95)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##3 (accMuxOut == 48)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (immData >= 0) && (immData <= 119) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##3 (accMuxSel == 3)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##3 (accMuxOut == 31)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##2 (tcLoadIn >= 202) && (tcLoadIn <= 255) ##1 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 206) && (tcAccIn <= 255) ##2 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##3 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 4) ##1 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##3 (accMuxOut == 115)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 203) && (tcLoadIn >= 170) && (tcLoadIn <= 243) ##1 (accMuxOut >= 150) && (accMuxOut <= 183) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##3 (accMuxOut == 117)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##3 (accMuxOut == 40)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##3 (accMuxOut == 8)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##2 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 150) && (accMuxOut <= 183) ##3 (accMuxOut == 33)) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 254) ##1 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 166) ##2 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 166) && (uartDataIn <= 255) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##3 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 183) && (uartDataIn <= 249) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##2 (uartStatIn >= 226) && (uartStatIn <= 255) ##1 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 128) && (aluOut <= 255) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (uartDataIn >= 8) && (uartDataIn <= 252) ##3 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##3 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut == 57) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 101) && (immData <= 152) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (uartStatIn == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 210) && (accMuxOut <= 254) ##2 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 209) && (tcAccIn <= 255) ##2 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut == 150) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 11) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 242) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 232) && (accMuxOut <= 242) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (immData == 199) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxOut >= 0) && (accMuxOut <= 23) ##2 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 4) ##1 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) && (uartStatIn >= 0) && (uartStatIn <= 115) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) && (aluOut >= 150) && (aluOut <= 255) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##2 (immData >= 6) && (immData <= 132) ##1 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut == 254) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##2 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##2 (immData >= 82) && (immData <= 124) ##1 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (tcAccIn >= 25) && (tcAccIn <= 109) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 202) && (accMuxOut <= 254) ##2 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut == 144) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##2 (uartStatIn >= 183) && (uartStatIn <= 255) ##1 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxOut >= 0) && (accMuxOut <= 49) ##2 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (uartDataIn >= 139) && (uartDataIn <= 166) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut == 129) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 61) && (uartDataIn <= 81) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 238) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##3 (accMuxOut == 201) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##1 (uartDataIn >= 8) && (uartDataIn <= 128) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 128) && (aluOut <= 255) ##3 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 153) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (tcLoadIn >= 7) && (tcLoadIn <= 63) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (tcAccIn >= 9) && (tcAccIn <= 69) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (tcLoadIn >= 7) && (tcLoadIn <= 53) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##1 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##4 (tcLoadIn == 3)) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (accMuxOut == 247) ##2 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##1 (uartDataIn >= 8) && (uartDataIn <= 128) ##2 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 158) && (uartDataIn <= 166) ##1 (aluOut >= 10) && (aluOut <= 108) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##2 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##2 (uartStatIn >= 191) && (uartStatIn <= 255) ##1 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 210) && (accMuxOut <= 254) ##2 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##3 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (immData >= 9) && (immData <= 104) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxOut >= 0) && (accMuxOut <= 61) ##2 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 206) && (accMuxOut <= 254) ##2 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) && (aluOut >= 185) && (aluOut <= 255) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 167) && (aluOut <= 255) ##3 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (tcLoadIn >= 0) && (tcLoadIn <= 121) ##1 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 42) && (accMuxOut <= 49) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (aluOut >= 85) && (aluOut <= 132) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (uartDataIn >= 150) && (uartDataIn <= 250) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 5) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##2 (accMuxSel >= 11) && (accMuxSel <= 15) ##1 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 137) && (uartDataIn >= 232) && (uartDataIn <= 243) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 137) && (immData >= 226) && (immData <= 230) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##2 (accMuxOut >= 194) && (accMuxOut <= 224) ##2 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (aluOut >= 60) && (aluOut <= 128) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##2 (tcAccIn >= 2) && (tcAccIn <= 111) ##1 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 254) ##2 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 252) ##1 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 190) && (uartStatIn <= 255) ##4 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##2 (aluOut >= 84) && (aluOut <= 140) ##1 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##1 (tcAccIn >= 137) && (tcAccIn <= 254) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 5) ##1 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcLoadIn >= 0) && (tcLoadIn <= 85) ##2 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 131) && (aluOut <= 255) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (tcAccIn >= 9) && (tcAccIn <= 115) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 216) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (tcLoadIn >= 7) && (tcLoadIn <= 80) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (uartDataIn >= 150) && (uartDataIn <= 202) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 45) ##4 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 218) && (accMuxOut <= 254) ##1 (aluOut >= 10) && (aluOut <= 18)) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 137) && (uartDataIn >= 155) && (uartDataIn <= 156) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 137) && (immData >= 8) && (immData <= 11) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##2 (aluOut >= 9) && (aluOut <= 140) ##1 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (tcLoadIn >= 7) && (tcLoadIn <= 131) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (tcAccIn >= 9) && (tcAccIn <= 56) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 3) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254) && (accMuxSel == 4)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 42) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##2 (tcAccIn >= 2) && (tcAccIn <= 246) ##1 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##1 (uartDataIn >= 80) && (uartDataIn <= 128) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254) ##2 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxSel == 4) && (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##2 (accMuxOut >= 172) && (accMuxOut <= 224) ##2 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 203) && (uartStatIn >= 67) && (uartStatIn <= 140) ##1 (accMuxOut >= 150) && (accMuxOut <= 183) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (aluOut >= 62) && (aluOut <= 91) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 3) ##1 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (immData >= 9) && (immData <= 147) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 5) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (tcAccIn >= 9) && (tcAccIn <= 47) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (uartStatIn >= 92) && (uartStatIn <= 146) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut >= 5) && (aluOut <= 39) ##1 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##2 (tcAccIn >= 2) && (tcAccIn <= 47) ##1 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 197) ##4 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##1 (aluOut >= 14) && (aluOut <= 30) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##2 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (tcLoadIn >= 7) && (tcLoadIn <= 117) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 139) && (uartDataIn <= 166) ##1 (aluOut >= 10) && (aluOut <= 108) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (uartDataIn >= 62) && (uartDataIn <= 113) ##1 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut >= 5) && (aluOut <= 47) ##1 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##2 (uartStatIn >= 129) && (uartStatIn <= 255) ##1 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 8) && (uartDataIn <= 85) ##1 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (tcLoadIn >= 0) && (tcLoadIn <= 133) ##2 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##2 (accMuxOut >= 172) && (accMuxOut <= 254) ##2 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 148) && (aluOut <= 167) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 205) && (aluOut <= 255) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##2 (aluOut >= 155) && (aluOut <= 195) ##2 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 157) ##4 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 137) ##1 (accMuxOut >= 72) && (accMuxOut <= 76)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 137) ##1 (accMuxOut >= 127) && (accMuxOut <= 143)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 137) ##1 (accMuxOut >= 182) && (accMuxOut <= 184)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 137) ##1 (accMuxOut >= 198) && (accMuxOut <= 201)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 235) && (accMuxOut <= 254) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (aluOut >= 85) && (aluOut <= 168) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 218) ##1 (accMuxOut >= 106) && (accMuxOut <= 137) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 233) && (accMuxOut <= 254) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (uartStatIn >= 33) && (uartStatIn <= 146) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 255) ##3 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 170) && (aluOut <= 255) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##2 (accMuxSel >= 7) && (accMuxSel <= 15) ##1 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 203) && (uartStatIn >= 64) && (uartStatIn <= 118) ##1 (accMuxOut >= 150) && (accMuxOut <= 183) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##1 (uartStatIn >= 157) && (uartStatIn <= 252) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 113) && (tcLoadIn <= 249) ##1 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (uartDataIn >= 50) && (uartDataIn <= 88) ##1 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (uartDataIn >= 84) && (uartDataIn <= 126) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 255) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 167) && (aluOut <= 255) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##1 (immData >= 84) && (immData <= 168) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 184) && (aluOut <= 255) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##2 (tcLoadIn >= 13) && (tcLoadIn <= 76) ##2 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##1 (immData >= 57) && (immData <= 114) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##2 (accMuxSel >= 0) && (accMuxSel <= 3) ##2 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (uartStatIn >= 92) && (uartStatIn <= 176) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 45) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) && (immData >= 134) && (immData <= 255) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 167) && (uartStatIn <= 255) ##3 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 4) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 102) && (aluOut <= 153) ##4 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##4 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 207) && (accMuxOut <= 254) ##2 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 104) ##3 (accMuxOut >= 106) && (accMuxOut <= 137) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 138) ##1 (accMuxOut >= 213) && (accMuxOut <= 239) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (accMuxSel >= 0) && (accMuxSel <= 5) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##3 (tcLoadIn == 234) ##1 1) |-> (immData >= 167) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 108) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 8) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 130) ##2 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (accMuxSel >= 0) && (accMuxSel <= 4) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (aluOut >= 62) && (aluOut <= 158) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (immData >= 216) && (immData <= 251) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 131) && (uartDataIn <= 192) ##2 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 205) && (aluOut <= 255) ##3 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 187) && (uartStatIn <= 255) ##3 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 138) ##1 (immData >= 38) && (immData <= 72) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 37) ##1 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (immData >= 210) && (immData <= 251) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 91) ##4 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 25) && (uartDataIn <= 85) ##1 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 32) && (uartStatIn <= 37) ##1 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##1 (uartStatIn >= 157) && (uartStatIn <= 203) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##1 (uartDataIn >= 68) && (uartDataIn <= 128) ##2 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (uartDataIn >= 107) && (uartDataIn <= 126) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (accMuxSel >= 0) && (accMuxSel <= 3) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##2 (tcAccIn >= 174) && (tcAccIn <= 255) ##2 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (immData >= 90) && (immData <= 112) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (accMuxOut >= 197) && (accMuxOut <= 251) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (accMuxOut >= 180) && (accMuxOut <= 252) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 197) && (accMuxOut <= 254) ##2 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (accMuxOut >= 102) && (accMuxOut <= 252) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 97) && (uartDataIn <= 146) ##2 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 3) ##1 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (aluOut >= 59) && (aluOut <= 79) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (uartStatIn >= 166) && (uartStatIn <= 203) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (aluOut >= 46) && (aluOut <= 79) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut >= 5) && (aluOut <= 92) ##1 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 129) && (accMuxOut <= 137) ##1 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (tcLoadIn >= 208) && (tcLoadIn <= 253) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (aluOut >= 37) && (aluOut <= 248) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (aluOut >= 37) && (aluOut <= 79) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 3) && (accMuxSel <= 4) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (tcLoadIn >= 134) && (tcLoadIn <= 181) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 138) ##2 (uartDataIn >= 232) && (uartDataIn <= 249)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 137) && (uartDataIn == 180) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (uartDataIn >= 87) && (uartDataIn <= 143) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 5) ##1 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 4) && (tcAccIn <= 252) ##1 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (tcAccIn >= 129) && (tcAccIn <= 158) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##2 (aluOut >= 84) && (aluOut <= 140) ##1 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 111) ##4 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (aluOut >= 10) && (aluOut <= 21) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (tcAccIn >= 94) && (tcAccIn <= 155) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (accMuxSel >= 10) && (accMuxSel <= 15) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##3 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (immData >= 210) && (immData <= 255) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (accMuxOut >= 125) && (accMuxOut <= 251) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (tcLoadIn >= 159) && (tcLoadIn <= 253) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (tcAccIn >= 109) && (tcAccIn <= 155) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (aluOut >= 68) && (aluOut <= 79) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (tcAccIn >= 98) && (tcAccIn <= 133) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 3) && (accMuxSel <= 4) ##1 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 104) && (uartDataIn <= 156) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 3) && (accMuxSel <= 4) ##1 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 165) && (uartStatIn <= 208) ##4 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 129) && (accMuxOut <= 131) ##1 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) ##4 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (uartDataIn >= 14) && (uartDataIn <= 107) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 80) ##2 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (aluOut >= 10) && (aluOut <= 57) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (tcAccIn >= 121) && (tcAccIn <= 255) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (uartStatIn >= 33) && (uartStatIn <= 254) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (tcAccIn >= 94) && (tcAccIn <= 177) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (uartStatIn >= 93) && (uartStatIn <= 176) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (tcAccIn >= 98) && (tcAccIn <= 137) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (uartStatIn >= 173) && (uartStatIn <= 201) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##4 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (aluOut >= 5) && (aluOut <= 114) ##1 (accMuxOut == 36) ##1 1) |-> (aluOut >= 129) && (aluOut <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254) ##2 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##1 (tcLoadIn >= 1) && (tcLoadIn <= 51) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) && (immData >= 199) && (immData <= 255) ##4 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 10) && (tcAccIn <= 14) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 218) && (accMuxOut <= 254) ##1 (accMuxOut >= 115) && (accMuxOut <= 129)) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 218) && (accMuxOut <= 254) ##1 (accMuxOut >= 17) && (accMuxOut <= 43)) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 7) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (uartStatIn >= 129) && (uartStatIn <= 176) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (immData >= 97) && (immData <= 147) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (tcAccIn >= 129) && (tcAccIn <= 246) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (tcLoadIn >= 228) && (tcLoadIn <= 254) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 219) && (immData <= 249) ##1 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 100) ##4 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (tcAccIn >= 108) && (tcAccIn <= 183) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (immData >= 90) && (immData <= 143) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (tcLoadIn >= 188) && (tcLoadIn <= 254) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (uartStatIn >= 173) && (uartStatIn <= 251) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##2 (tcLoadIn >= 13) && (tcLoadIn <= 141) ##2 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##4 (uartDataIn == 78)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (uartStatIn >= 161) && (uartStatIn <= 251) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (uartDataIn >= 6) && (uartDataIn <= 116) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 53) && (uartDataIn <= 85) ##1 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (tcLoadIn >= 138) && (tcLoadIn <= 254) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 6) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (uartStatIn >= 115) && (uartStatIn <= 175) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##2 (aluOut >= 9) && (aluOut <= 140) ##1 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (uartStatIn >= 139) && (uartStatIn <= 195) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##3 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (aluOut >= 66) && (aluOut <= 127) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 99) ##1 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##2 (uartStatIn >= 187) && (uartStatIn <= 255) ##1 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 166) ##4 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 189) && (tcAccIn <= 255) ##2 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 172) && (immData <= 255) ##2 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 151) && (uartDataIn <= 203) ##3 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (tcAccIn >= 9) && (tcAccIn <= 112) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 138) && (tcAccIn >= 223) && (tcAccIn <= 252) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##1 (uartStatIn >= 169) && (uartStatIn <= 252) ##2 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##1 (tcAccIn >= 137) && (tcAccIn <= 168) ##2 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (immData >= 219) && (immData <= 251) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##1 (tcLoadIn >= 1) && (tcLoadIn <= 77) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 137) ##1 (accMuxOut == 198)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##1 (uartStatIn >= 157) && (uartStatIn <= 252) ##2 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##1 (uartStatIn >= 147) && (uartStatIn <= 252) ##2 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##2 (uartStatIn >= 226) && (uartStatIn <= 255) ##1 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 137) ##1 (accMuxOut == 182)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 137) ##1 (accMuxOut == 33)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 67) ##2 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##2 (uartStatIn >= 197) && (uartStatIn <= 255) ##1 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##1 (immData >= 57) && (immData <= 114) ##2 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 81) && (aluOut <= 165) ##4 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##2 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (uartStatIn >= 129) && (uartStatIn <= 251) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##1 (tcAccIn >= 137) && (tcAccIn <= 145) ##2 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 137) ##1 (accMuxOut == 238)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 145) && (accMuxOut <= 203) && (uartStatIn >= 3) && (uartStatIn <= 123) ##1 (accMuxOut >= 150) && (accMuxOut <= 183) ##3 1) |-> (uartStatIn >= 125) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##1 (aluOut >= 14) && (aluOut <= 47) ##2 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 137) ##1 (accMuxOut == 127)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##1 (immData >= 84) && (immData <= 114) ##2 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##1 (uartStatIn >= 187) && (uartStatIn <= 252) ##2 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 137) ##1 (accMuxOut == 193)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##1 (tcAccIn >= 137) && (tcAccIn <= 182) ##2 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (aluOut >= 37) && (aluOut <= 114) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (immData >= 90) && (immData <= 173) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##2 (accMuxSel >= 11) && (accMuxSel <= 15) ##1 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##1 (aluOut >= 14) && (aluOut <= 30) ##2 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##1 (tcAccIn >= 137) && (tcAccIn <= 254) ##2 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##1 (uartStatIn >= 147) && (uartStatIn <= 194) ##2 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 158) && (accMuxOut <= 254) ##2 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 86) ##4 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##1 (aluOut >= 14) && (aluOut <= 60) ##2 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (tcAccIn >= 59) && (tcAccIn <= 112) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 70) ##1 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##2 (tcLoadIn >= 113) && (tcLoadIn <= 255) ##1 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 167) && (tcAccIn <= 255) ##2 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##1 (tcLoadIn >= 4) && (tcLoadIn <= 32) ##2 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##1 (immData >= 84) && (immData <= 168) ##2 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (immData >= 216) && (immData <= 251) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##3 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##2 (tcLoadIn >= 159) && (tcLoadIn <= 255) ##1 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##3 (tcAccIn >= 65) && (tcAccIn <= 133) ##1 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##2 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 138) ##1 (accMuxOut >= 164) && (accMuxOut <= 184) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 138) ##1 (accMuxOut >= 234) && (accMuxOut <= 239) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##2 (uartStatIn >= 136) && (uartStatIn <= 255) ##1 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 2) && (accMuxSel <= 4) ##1 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##2 (tcAccIn >= 2) && (tcAccIn <= 57) ##1 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##2 (tcAccIn >= 2) && (tcAccIn <= 47) ##1 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##1 (tcLoadIn >= 4) && (tcLoadIn <= 112) ##2 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##1 (tcLoadIn >= 4) && (tcLoadIn <= 51) ##2 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##3 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##4 (tcAccIn == 252)) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##2 (tcAccIn >= 2) && (tcAccIn <= 111) ##1 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) && (tcLoadIn >= 9) && (tcLoadIn <= 93) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##1 (tcLoadIn >= 4) && (tcLoadIn <= 63) ##2 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) && (tcLoadIn >= 9) && (tcLoadIn <= 108) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) && (uartStatIn >= 0) && (uartStatIn <= 108) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) && (aluOut >= 150) && (aluOut <= 255) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) && (aluOut >= 185) && (aluOut <= 255) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) && (uartStatIn >= 0) && (uartStatIn <= 115) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##2 (immData >= 82) && (immData <= 157) ##1 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 126) ##4 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##2 (immData >= 6) && (immData <= 132) ##1 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 91) && (tcLoadIn <= 147) ##1 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##2 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##1 (tcLoadIn >= 4) && (tcLoadIn <= 77) ##2 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 120) && (aluOut <= 186) ##4 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##3 (accMuxSel == 4) && (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 99) && (uartDataIn <= 151) ##2 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) && (immData >= 138) && (immData <= 255) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##2 (immData >= 82) && (immData <= 132) ##1 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) && (accMuxSel == 4) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) && (tcLoadIn >= 9) && (tcLoadIn <= 58) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) && (accMuxSel >= 2) && (accMuxSel <= 5) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 (accMuxSel == 0)) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) && (immData >= 134) && (immData <= 255) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##3 (tcLoadIn == 224) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##3 (tcAccIn == 81) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 6) && (aluOut <= 75) ##1 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 72) && (tcLoadIn <= 137) ##3 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##4 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##2 (tcAccIn >= 2) && (tcAccIn <= 246) ##1 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) && (immData >= 169) && (immData <= 197) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##2 (accMuxSel >= 7) && (accMuxSel <= 15) ##1 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) && (aluOut >= 167) && (aluOut <= 245) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 45) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##1 (tcLoadIn >= 4) && (tcLoadIn <= 142) ##2 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) && (aluOut >= 185) && (aluOut <= 245) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 67) ##2 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 45) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##1 (tcLoadIn >= 1) && (tcLoadIn <= 117) ##2 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) && (immData >= 138) && (immData <= 197) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 82) && (uartDataIn <= 166) ##2 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) && (uartStatIn >= 69) && (uartStatIn <= 108) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 120) ##1 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) && (uartStatIn >= 108) && (uartStatIn <= 129) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 127) ##2 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) && (tcLoadIn >= 9) && (tcLoadIn <= 105) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 218) && (accMuxOut <= 254) ##1 (accMuxOut >= 17) && (accMuxOut <= 24)) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 218) && (accMuxOut <= 254) ##1 (accMuxOut >= 250) && (accMuxOut <= 251)) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (immData >= 187) && (immData <= 251) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) && (tcLoadIn >= 9) && (tcLoadIn <= 93) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 41) && (accMuxOut <= 58) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 128) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 119) && (accMuxOut <= 167) ##2 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) && (accMuxSel == 2) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 37) && (accMuxOut <= 49) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 42) && (accMuxOut <= 49) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 59) && (aluOut <= 119) ##2 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 43) && (accMuxOut <= 49) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 52) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 42) && (accMuxOut <= 62) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) && (tcLoadIn >= 45) && (tcLoadIn <= 77) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 45) && (accMuxOut <= 51) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 130) ##2 (accMuxOut == 144) ##2 1) |-> (uartDataIn >= 167) && (uartDataIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 52) && (aluOut <= 101) ##2 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##1 (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (immData >= 167) && (immData <= 251) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (immData >= 171) && (immData <= 251) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 1) && (uartStatIn <= 35) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##3 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 214) && (accMuxOut <= 254) ##1 (immData >= 129) && (immData <= 251) ##3 (accMuxOut >= 69) && (accMuxOut <= 104)) |-> (immData >= 0) && (immData <= 126));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 6) && (aluOut <= 121) ##1 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 32) && (accMuxOut <= 54)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 191) && (immData <= 255) ##2 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 218) && (accMuxOut <= 254) ##1 (accMuxOut == 24)) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 218) && (accMuxOut <= 254) ##1 (accMuxOut == 43)) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 218) && (accMuxOut <= 254) ##1 (accMuxOut == 129)) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 218) && (accMuxOut <= 254) ##1 (accMuxOut == 150)) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 218) && (accMuxOut <= 254) ##1 (accMuxOut == 251)) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 218) && (accMuxOut <= 254) ##1 (accMuxOut == 250)) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 218) && (accMuxOut <= 254) ##1 (accMuxOut == 213)) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 238) && (uartDataIn <= 241) ##3 (accMuxOut >= 218) && (accMuxOut <= 254) ##1 1) |-> (uartDataIn >= 0) && (uartDataIn <= 131));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9) ##2 (accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxSel == 15) ##1 1) |-> (accMuxSel >= 9) && (accMuxSel <= 15));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##3 (accMuxOut >= 106) && (accMuxOut <= 133) && (uartStatIn == 110) ##1 1) |-> (uartStatIn >= 166) && (uartStatIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 79) ##4 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 15) ##3 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 138) ##1 (accMuxOut >= 108) && (accMuxOut <= 126) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 138) ##1 (accMuxOut >= 33) && (accMuxOut <= 72) ##1 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 54) ##3 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 92) ##3 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) ##3 (uartDataIn == 144)) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##4 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 136) && (aluOut <= 193) ##2 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 143) && (tcAccIn <= 206) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11) && (aluOut >= 76) && (aluOut <= 110) ##2 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 140) && (tcAccIn <= 199) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 34) ##3 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 19) ##3 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 0) && (accMuxOut <= 24) ##3 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 6) && (accMuxOut <= 18)) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 156) && (tcAccIn <= 205) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 163) && (tcAccIn <= 208) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 138) && (tcAccIn >= 193) && (tcAccIn <= 206) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 187) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) && (immData >= 3) && (immData <= 114) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) && (aluOut >= 131) && (aluOut <= 255) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 17) && (uartStatIn <= 33) ##2 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 113) && (uartStatIn <= 163) ##2 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 150) && (tcAccIn <= 202) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 138) && (tcLoadIn >= 223) && (tcLoadIn <= 249) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 99) && (accMuxOut <= 138) && (tcAccIn >= 161) && (tcAccIn <= 172) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 9) && (immData <= 42) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) && (aluOut >= 185) && (aluOut <= 255) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 159) && (aluOut <= 205) ##2 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 84) && (tcLoadIn <= 166) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 81) && (tcLoadIn <= 166) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) && (immData >= 57) && (immData <= 114) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 178) && (uartDataIn <= 255) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 83) && (immData <= 166) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 189) && (uartDataIn <= 255) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 133) && (uartDataIn <= 255) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) && (accMuxSel == 2) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 79) && (tcLoadIn <= 163) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 195) && (uartDataIn <= 255) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 19) && (accMuxOut <= 34)) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 62) && (immData <= 122) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 85) && (immData <= 169) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 192) && (uartDataIn <= 255) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 30) && (accMuxOut <= 36) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) && (immData >= 101) && (immData <= 134) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 5) && (accMuxOut <= 12)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 67) && (immData <= 127) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 62) && (uartDataIn >= 219) && (uartDataIn <= 254) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 71) && (immData <= 123) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 186) && (uartDataIn <= 222) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##3 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 11) && (accMuxOut <= 19)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 209) && (uartDataIn <= 255) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 208) && (uartDataIn <= 255) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 8) && (immData <= 47) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11) && (tcLoadIn >= 54) && (tcLoadIn <= 101) ##2 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11) ##1 (accMuxSel >= 0) && (accMuxSel <= 3) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 119) && (immData <= 148) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 81) && (tcLoadIn <= 141) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 81) && (immData <= 148) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 4) && (accMuxOut <= 10)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 10) && (accMuxOut <= 29)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 77) && (tcAccIn <= 118) ##3 (accMuxOut >= 106) && (accMuxOut <= 137) ##1 1) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 5) && (immData <= 52) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11) ##1 (accMuxSel >= 0) && (accMuxSel <= 2) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 14) && (accMuxOut <= 21)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11) ##1 (tcAccIn >= 136) && (tcAccIn <= 169) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11) ##1 (tcAccIn >= 110) && (tcAccIn <= 169) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 205) && (aluOut <= 255) ##1 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 34)) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 77) && (tcAccIn <= 119) ##4 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 205) && (aluOut <= 255) ##2 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 9) ##2 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 4) && (accMuxOut <= 8)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 14) && (accMuxOut <= 19)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 6) && (accMuxSel <= 9) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 5) && (accMuxOut <= 12)) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11) ##1 (tcAccIn >= 147) && (tcAccIn <= 169) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 4) && (accMuxOut <= 8)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 15) && (accMuxOut <= 31)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11) ##1 (tcAccIn >= 106) && (tcAccIn <= 159) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11) && (tcLoadIn >= 0) && (tcLoadIn <= 137) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 50) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 8) && (immData <= 61) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11) ##2 (accMuxOut >= 99) && (accMuxOut <= 138) && (accMuxSel == 2) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11) && (tcLoadIn >= 3) && (tcLoadIn <= 141) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11) ##1 (immData >= 102) && (immData <= 169) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11) ##1 (immData >= 114) && (immData <= 169) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 39) && (accMuxOut <= 54)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 60) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (tcAccIn >= 9) && (tcAccIn <= 126)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 5) && (accMuxOut <= 8)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11) ##1 (tcAccIn >= 147) && (tcAccIn <= 155) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 60) && (accMuxOut <= 92)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 5) && (accMuxOut <= 8)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 53) && (uartDataIn <= 83) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (tcAccIn >= 9) && (tcAccIn <= 126)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 9) && (accMuxOut <= 12)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 53) && (uartDataIn <= 83) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 189) ##2 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 14) && (accMuxOut <= 21)) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 9) && (accMuxOut <= 12)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) && (uartDataIn >= 157) && (uartDataIn <= 248) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartStatIn >= 60) && (uartStatIn <= 99) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 11) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) && (uartDataIn >= 183) && (uartDataIn <= 248) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 37) && (accMuxOut <= 62)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartStatIn >= 60) && (uartStatIn <= 99) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (aluOut >= 52) && (aluOut <= 84) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 255) ##2 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 9) && (immData <= 81) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 14) && (accMuxOut <= 19)) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (aluOut >= 52) && (aluOut <= 84) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (tcLoadIn >= 147) && (tcLoadIn <= 197) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 255) ##1 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 244) && (uartDataIn <= 252) && (tcLoadIn >= 105) && (tcLoadIn <= 164) ##1 (aluOut >= 101) && (aluOut <= 255) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 105) && (tcLoadIn <= 164) && (uartDataIn >= 244) && (uartDataIn <= 252) ##1 (aluOut >= 101) && (aluOut <= 255) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 7) && (accMuxSel <= 8) ##2 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (tcLoadIn >= 147) && (tcLoadIn <= 197) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (tcLoadIn >= 164) && (tcLoadIn <= 197) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 27) && (accMuxOut <= 34)) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (tcAccIn >= 2) && (tcAccIn <= 69) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 105) && (tcLoadIn <= 164) && (uartDataIn >= 244) && (uartDataIn <= 252) ##1 (aluOut >= 101) && (aluOut <= 255) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 244) && (uartDataIn <= 252) && (tcLoadIn >= 105) && (tcLoadIn <= 164) ##1 (aluOut >= 101) && (aluOut <= 255) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 189) && (uartStatIn <= 255) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 50) && (tcAccIn <= 101) ##4 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 92)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (tcLoadIn >= 164) && (tcLoadIn <= 197) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (aluOut >= 52) && (aluOut <= 70) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 2) && (accMuxOut <= 4)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (tcAccIn >= 2) && (tcAccIn <= 69) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 26) && (accMuxOut <= 38)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (uartStatIn >= 154) && (uartStatIn <= 230) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 244) && (uartDataIn <= 252) ##4 (uartDataIn >= 83) && (uartDataIn <= 108)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (tcAccIn >= 2) && (tcAccIn <= 61) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (aluOut >= 52) && (aluOut <= 70) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 244) && (uartDataIn <= 252) ##1 (tcAccIn >= 176) && (tcAccIn <= 195) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 2) && (accMuxOut <= 4)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartStatIn >= 37) && (uartStatIn <= 70) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (immData >= 70) && (immData <= 101) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 187) && (uartStatIn <= 255) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 57) && (tcAccIn <= 119) ##4 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 244) && (uartDataIn <= 252) ##4 (uartDataIn >= 83) && (uartDataIn <= 108)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (uartStatIn >= 154) && (uartStatIn <= 230) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (tcAccIn >= 2) && (tcAccIn <= 61) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 244) && (uartDataIn <= 252) ##1 (tcAccIn >= 176) && (tcAccIn <= 195) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 3) && (uartDataIn >= 244) && (uartDataIn <= 252) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 88) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartStatIn >= 37) && (uartStatIn <= 70) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (immData >= 70) && (immData <= 101) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 111) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 134) && (accMuxOut <= 138) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (immData >= 70) && (immData <= 93) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (tcLoadIn >= 197) && (tcLoadIn <= 249) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 26)) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 219) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 3) && (uartDataIn >= 244) && (uartDataIn <= 252) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 244) && (uartDataIn <= 252) ##3 (accMuxOut >= 56) && (accMuxOut <= 101) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 244) ##1 (aluOut >= 101) && (aluOut <= 255) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (tcAccIn >= 75) && (tcAccIn <= 159) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 111) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (tcLoadIn >= 197) && (tcLoadIn <= 249) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (immData >= 70) && (immData <= 93) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 134) && (accMuxOut <= 138) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 14) && (accMuxOut <= 36)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 70) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 11) && (immData <= 84) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 1) && (accMuxOut >= 109) && (accMuxOut <= 144) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartStatIn >= 0) && (uartStatIn <= 13) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (immData >= 52) && (immData <= 83) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 219) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (tcLoadIn >= 223) && (tcLoadIn <= 249) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 144) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (accMuxSel == 1) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (tcAccIn >= 140) && (tcAccIn <= 144) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (uartStatIn >= 188) && (uartStatIn <= 240) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 14) && (accMuxOut <= 24)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 5) && (accMuxOut <= 14)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 70) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 244) ##1 (aluOut >= 101) && (aluOut <= 255) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 244) && (uartDataIn <= 252) ##3 (accMuxOut >= 56) && (accMuxOut <= 101) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (tcAccIn >= 160) && (tcAccIn <= 212) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 52) ##1 (aluOut >= 101) && (aluOut <= 255) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 244) && (uartDataIn <= 252) ##1 (accMuxSel == 9) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 52) ##4 (uartStatIn >= 22) && (uartStatIn <= 171)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 244) && (uartDataIn <= 252) ##2 (uartDataIn == 248) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (immData >= 52) && (immData <= 83) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (tcAccIn >= 140) && (tcAccIn <= 144) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (tcLoadIn >= 223) && (tcLoadIn <= 249) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 144) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (accMuxSel == 1) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartStatIn >= 0) && (uartStatIn <= 13) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (uartStatIn >= 188) && (uartStatIn <= 240) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 213) && (uartDataIn <= 232) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 180) && (uartDataIn <= 213) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 70) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 25) && (uartDataIn <= 26) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 43) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 52) ##4 (uartStatIn >= 22) && (uartStatIn <= 171)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 244) && (uartDataIn <= 252) ##1 (accMuxSel == 9) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 52) ##1 (aluOut >= 101) && (aluOut <= 255) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 244) && (uartDataIn <= 252) ##2 (uartDataIn == 248) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (immData >= 39) && (immData <= 85) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 56) && (uartStatIn <= 112) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (uartStatIn >= 206) && (uartStatIn <= 240) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 52) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 244) && (uartDataIn <= 252) ##3 (uartStatIn >= 236) && (uartStatIn <= 242) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 83) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 140) ##4 (uartStatIn >= 22) && (uartStatIn <= 171)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 5) && (accMuxOut <= 12)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 25) && (uartDataIn <= 26) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 213) && (uartDataIn <= 232) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 180) && (uartDataIn <= 213) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 123) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 79) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 244) && (uartDataIn <= 252) ##4 (tcAccIn == 168)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 244) && (uartDataIn <= 252) ##4 (uartDataIn == 83)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (tcAccIn >= 160) && (tcAccIn <= 212) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##2 (uartDataIn >= 245) && (uartDataIn <= 248) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 140) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##1 (accMuxOut >= 0) && (accMuxOut <= 57) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (tcLoadIn == 164) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##2 (accMuxOut >= 0) && (accMuxOut <= 34) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##2 (tcAccIn >= 19) && (tcAccIn <= 155) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (tcAccIn == 144) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##1 (tcLoadIn >= 57) && (tcLoadIn <= 88) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##1 (uartDataIn >= 90) && (uartDataIn <= 213) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (tcLoadIn >= 105) && (tcLoadIn <= 164) && (uartDataIn >= 244) && (uartDataIn <= 252) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) && (tcLoadIn >= 105) && (tcLoadIn <= 164) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 91) ##1 (aluOut >= 101) && (aluOut <= 255) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 252) ##1 (aluOut >= 101) && (aluOut <= 255) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##4 (immData >= 108) && (immData <= 150)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##1 (accMuxSel >= 2) && (accMuxSel <= 9) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##2 (aluOut >= 94) && (aluOut <= 207) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 127) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 140) ##4 (uartStatIn >= 22) && (uartStatIn <= 171)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 144) ##1 (aluOut >= 101) && (aluOut <= 255) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((immData == 83) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 244) && (uartDataIn <= 252) ##3 (uartStatIn >= 236) && (uartStatIn <= 242) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##3 (tcAccIn >= 7) && (tcAccIn <= 88) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut == 52) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (uartStatIn >= 206) && (uartStatIn <= 240) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 244) && (uartDataIn <= 252) ##4 (uartDataIn == 83)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 122) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 244) && (uartDataIn <= 252) ##4 (tcAccIn == 168)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 163) && (tcAccIn <= 207) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn == 91) ##1 (aluOut >= 101) && (aluOut <= 255) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) && (tcLoadIn >= 105) && (tcLoadIn <= 164) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (tcLoadIn >= 105) && (tcLoadIn <= 164) && (uartDataIn >= 244) && (uartDataIn <= 252) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (tcAccIn == 144) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##4 (immData >= 108) && (immData <= 150)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##1 (accMuxOut >= 0) && (accMuxOut <= 57) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##2 (uartDataIn >= 245) && (uartDataIn <= 248) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn == 252) ##1 (aluOut >= 101) && (aluOut <= 255) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##2 (accMuxOut >= 0) && (accMuxOut <= 34) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (tcLoadIn == 164) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##1 (accMuxSel >= 2) && (accMuxSel <= 9) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 140) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##1 (uartDataIn >= 90) && (uartDataIn <= 213) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##2 (tcAccIn >= 19) && (tcAccIn <= 155) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##2 (aluOut >= 94) && (aluOut <= 207) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##1 (tcLoadIn >= 57) && (tcLoadIn <= 88) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (immData >= 39) && (immData <= 85) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (tcAccIn >= 171) && (tcAccIn <= 212) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 29) && (accMuxOut <= 48)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##1 (accMuxOut == 0) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 81) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartStatIn == 91) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (tcLoadIn == 105) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (tcAccIn == 140) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 0) && (uartStatIn <= 59) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 140) ##4 (uartStatIn >= 22) && (uartStatIn <= 171)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 140) && (uartDataIn >= 244) && (uartDataIn <= 252) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn == 252) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (immData == 52) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn == 244) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##2 (accMuxOut == 0) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##3 (tcAccIn >= 7) && (tcAccIn <= 88) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn == 144) ##1 (aluOut >= 101) && (aluOut <= 255) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (tcAccIn >= 72) && (tcAccIn <= 126)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (uartDataIn >= 90) && (uartDataIn <= 213) && (aluOut >= 101) && (aluOut <= 255) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (aluOut >= 101) && (aluOut <= 255) && (uartDataIn >= 90) && (uartDataIn <= 213) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 140) ##1 (aluOut >= 101) && (aluOut <= 255) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) && (tcLoadIn >= 208) && (tcLoadIn <= 253) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 35) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxSel >= 0) && (accMuxSel <= 2) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 140) ##4 (uartStatIn >= 22) && (uartStatIn <= 171)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn == 252) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (tcLoadIn == 105) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (immData == 52) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn == 244) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##2 (accMuxOut == 0) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartStatIn == 91) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 140) && (uartDataIn >= 244) && (uartDataIn <= 252) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (tcAccIn == 140) ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) && (uartDataIn >= 244) && (uartDataIn <= 252) ##1 (accMuxOut == 0) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (uartStatIn >= 57) && (uartStatIn <= 87) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (tcAccIn >= 72) && (tcAccIn <= 126)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut == 140) ##1 (aluOut >= 101) && (aluOut <= 255) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 77) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (tcAccIn >= 171) && (tcAccIn <= 212) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (uartDataIn >= 90) && (uartDataIn <= 213) && (aluOut >= 101) && (aluOut <= 255) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (aluOut >= 101) && (aluOut <= 255) && (uartDataIn >= 90) && (uartDataIn <= 213) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 92)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) && (tcLoadIn >= 115) && (tcLoadIn <= 253) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 29) && (accMuxOut <= 38)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 99) && (tcLoadIn <= 144) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxSel >= 0) && (accMuxSel <= 2) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 5) && (accMuxSel <= 8) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (uartStatIn >= 57) && (uartStatIn <= 87) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (aluOut >= 86) && (aluOut <= 96) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 68) && (tcLoadIn <= 132) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (uartStatIn >= 81) && (uartStatIn <= 115) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##2 (uartDataIn >= 207) && (uartDataIn <= 252)) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 74) && (tcLoadIn <= 130) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 80) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (aluOut >= 40) && (aluOut <= 58) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (aluOut >= 86) && (aluOut <= 96) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (uartStatIn >= 60) && (uartStatIn <= 83) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (uartStatIn >= 64) && (uartStatIn <= 87) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (uartStatIn >= 81) && (uartStatIn <= 115) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 81) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (tcLoadIn >= 217) && (tcLoadIn <= 247) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 5) && (immData <= 96) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 3) && (uartDataIn <= 123) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 55) && (aluOut <= 105) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 42)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (uartStatIn >= 60) && (uartStatIn <= 83) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxSel >= 0) && (accMuxSel <= 1) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (aluOut >= 40) && (aluOut <= 58) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 173) && (uartStatIn <= 255) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 201) && (immData <= 255) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (uartDataIn >= 82) && (uartDataIn <= 166) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (uartStatIn >= 64) && (uartStatIn <= 87) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (accMuxOut >= 143) && (accMuxOut <= 201) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (tcLoadIn >= 56) && (tcLoadIn <= 101) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (tcLoadIn >= 217) && (tcLoadIn <= 247) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 10) && (uartDataIn <= 49) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 131) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 10) && (uartDataIn <= 66) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxSel == 9) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) && (uartStatIn >= 12) && (uartStatIn <= 102) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxSel >= 0) && (accMuxSel <= 1) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (aluOut >= 219) && (aluOut <= 248) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (uartStatIn >= 154) && (uartStatIn <= 184) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 103) && (immData <= 149) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 10) && (uartDataIn <= 76) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 130) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (tcLoadIn >= 0) && (tcLoadIn <= 56)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (tcAccIn >= 9) && (tcAccIn <= 45)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (accMuxOut >= 143) && (accMuxOut <= 201) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (accMuxOut >= 164) && (accMuxOut <= 201) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (aluOut >= 28) && (aluOut <= 51) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (uartStatIn >= 154) && (uartStatIn <= 188) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 167) && (aluOut <= 255) ##1 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxSel == 9) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (tcLoadIn >= 56) && (tcLoadIn <= 101) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxOut >= 52) && (accMuxOut <= 102) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (tcLoadIn >= 57) && (tcLoadIn <= 88) ##1 (tcLoadIn >= 34) && (tcLoadIn <= 247) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (uartStatIn >= 193) && (uartStatIn <= 210) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (aluOut >= 196) && (aluOut <= 207) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (immData >= 134) && (immData <= 177) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (tcLoadIn >= 0) && (tcLoadIn <= 56)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (tcAccIn >= 9) && (tcAccIn <= 45)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (accMuxOut >= 164) && (accMuxOut <= 201) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (aluOut >= 219) && (aluOut <= 248) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (uartStatIn >= 154) && (uartStatIn <= 184) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (aluOut >= 28) && (aluOut <= 51) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (uartStatIn >= 154) && (uartStatIn <= 188) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (uartStatIn >= 39) && (uartStatIn <= 59) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (aluOut >= 173) && (aluOut <= 183) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (uartStatIn >= 103) && (uartStatIn <= 115) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 14) && (accMuxOut <= 19)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (tcAccIn >= 137) && (tcAccIn <= 178) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 76) && (immData <= 142) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 0) && (uartDataIn <= 82) ##2 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 167) && (aluOut <= 255) ##2 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxOut >= 52) && (accMuxOut <= 102) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxOut >= 140) && (accMuxOut <= 183) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (tcLoadIn >= 57) && (tcLoadIn <= 88) ##1 (tcLoadIn >= 34) && (tcLoadIn <= 247) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxOut >= 32) && (accMuxOut <= 61) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (aluOut >= 196) && (aluOut <= 207) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (tcAccIn >= 101) && (tcAccIn <= 143) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (aluOut >= 132) && (aluOut <= 147) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (aluOut >= 89) && (aluOut <= 99) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (uartStatIn >= 173) && (uartStatIn <= 184) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 43) && (accMuxOut <= 62)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 10) && (accMuxOut <= 28)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (uartStatIn >= 193) && (uartStatIn <= 210) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (accMuxOut >= 164) && (accMuxOut <= 184) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (accMuxOut >= 51) && (accMuxOut <= 95) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (accMuxOut >= 232) && (accMuxOut <= 239) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (aluOut >= 173) && (aluOut <= 183) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (uartStatIn >= 103) && (uartStatIn <= 115) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 10) && (uartDataIn <= 117) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 11) ##1 (accMuxOut >= 23) && (accMuxOut <= 62) ##1 (accMuxOut >= 99) && (accMuxOut <= 138) ##2 1) |-> (accMuxSel >= 0) && (accMuxSel <= 8));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 209) && (aluOut <= 253) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 202) && (aluOut <= 255) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 56) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (immData >= 134) && (immData <= 168) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (tcAccIn >= 137) && (tcAccIn <= 168) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxOut >= 140) && (accMuxOut <= 183) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (accMuxOut >= 230) && (accMuxOut <= 244) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxOut >= 32) && (accMuxOut <= 61) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (uartStatIn >= 39) && (uartStatIn <= 59) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxOut >= 229) && (accMuxOut <= 251) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxOut >= 67) && (accMuxOut <= 102) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (aluOut >= 132) && (aluOut <= 147) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxSel == 2) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 123) && (immData <= 186) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 86) && (aluOut <= 167) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 9) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 201) && (aluOut <= 253) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (uartDataIn >= 103) && (uartDataIn <= 132) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (uartDataIn >= 10) && (uartDataIn <= 40)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 28)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (accMuxOut >= 51) && (accMuxOut <= 95) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (accMuxOut >= 232) && (accMuxOut <= 239) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (accMuxOut >= 164) && (accMuxOut <= 184) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (tcAccIn >= 101) && (tcAccIn <= 143) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (accMuxSel == 2) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (uartStatIn >= 173) && (uartStatIn <= 184) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (aluOut >= 89) && (aluOut <= 99) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 209) && (aluOut <= 243) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 197) && (aluOut <= 253) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxSel == 2) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxOut >= 229) && (accMuxOut <= 251) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (accMuxOut >= 40) && (accMuxOut <= 56) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxOut >= 67) && (accMuxOut <= 102) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (aluOut >= 67) && (aluOut <= 74) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxOut >= 85) && (accMuxOut <= 102) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxOut >= 52) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (tcAccIn >= 7) && (tcAccIn <= 13) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxOut >= 164) && (accMuxOut <= 183) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxOut >= 201) && (accMuxOut <= 212) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (uartStatIn >= 193) && (uartStatIn <= 195) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxOut >= 32) && (accMuxOut <= 40) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (uartDataIn >= 10) && (uartDataIn <= 40)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 118) && (tcAccIn <= 163) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxSel == 3) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (accMuxOut >= 230) && (accMuxOut <= 244) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (accMuxSel == 2) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (accMuxOut >= 121) && (accMuxOut <= 143) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (uartStatIn >= 154) && (uartStatIn <= 173) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (aluOut == 28) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (aluOut >= 248) && (aluOut <= 250) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (aluOut >= 7) && (aluOut <= 10) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 167) && (uartStatIn <= 255) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 88) && (immData <= 173) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 43) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (tcAccIn >= 75) && (tcAccIn <= 111) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (accMuxOut >= 74) && (accMuxOut <= 101) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxOut >= 85) && (accMuxOut <= 102) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxOut >= 201) && (accMuxOut <= 212) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxOut >= 32) && (accMuxOut <= 40) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxOut >= 164) && (accMuxOut <= 183) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxOut >= 52) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxOut >= 140) && (accMuxOut <= 154) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (uartDataIn == 213) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 87) && (immData <= 171) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 88) && (immData <= 171) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 210) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (accMuxOut >= 40) && (accMuxOut <= 56) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (aluOut >= 67) && (aluOut <= 74) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (tcAccIn >= 7) && (tcAccIn <= 13) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (uartStatIn >= 193) && (uartStatIn <= 195) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (accMuxOut >= 121) && (accMuxOut <= 143) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (aluOut >= 248) && (aluOut <= 250) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (accMuxOut >= 198) && (accMuxOut <= 201) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (aluOut >= 7) && (aluOut <= 10) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (tcLoadIn == 247) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 169) && (immData <= 255) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (uartDataIn == 245) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (uartStatIn == 230) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (tcAccIn == 19) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (aluOut == 28) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (uartStatIn >= 154) && (uartStatIn <= 173) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (tcLoadIn == 101) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (accMuxOut >= 131) && (accMuxOut <= 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (accMuxOut >= 140) && (accMuxOut <= 154) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (uartStatIn >= 154) && (uartStatIn <= 161) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (uartDataIn == 213) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (aluOut >= 190) && (aluOut <= 195) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (tcLoadIn == 34) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (uartStatIn == 30) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (aluOut == 101) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (tcAccIn == 155) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (immData == 114) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (tcAccIn == 251) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (uartStatIn >= 216) && (uartStatIn <= 249)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (accMuxOut >= 74) && (accMuxOut <= 101) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (accMuxSel == 2) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (accMuxOut >= 198) && (accMuxOut <= 201) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (tcAccIn == 19) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 40) && (uartDataIn <= 60) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 8) && (immData <= 103) ##1 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 37) && (accMuxOut <= 43) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (tcLoadIn == 247) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (uartDataIn == 245) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (aluOut == 255) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 34) && (accMuxOut <= 42) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (accMuxOut == 57) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (uartStatIn == 249) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (tcLoadIn == 57) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (uartStatIn == 230) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (tcAccIn == 195) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) && (uartStatIn >= 69) && (uartStatIn <= 135) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) && (tcLoadIn >= 105) && (tcLoadIn <= 186) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (immData == 114) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (aluOut == 101) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (tcAccIn == 251) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 115) && (tcLoadIn <= 253) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (accMuxOut == 56) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (uartStatIn == 30) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (accMuxOut == 101) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (tcLoadIn == 34) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (immData == 218) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (tcAccIn == 7) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (immData == 41) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##2 (tcAccIn == 155) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (tcLoadIn == 56) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (uartStatIn >= 216) && (uartStatIn <= 249)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 56) && (aluOut <= 89) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (tcLoadIn == 101) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (accMuxOut >= 131) && (accMuxOut <= 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (aluOut >= 190) && (aluOut <= 195) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (uartStatIn >= 154) && (uartStatIn <= 161) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (tcLoadIn == 57) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 179) && (aluOut <= 243) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (tcAccIn == 195) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 9) && (accMuxSel <= 15) ##1 (accMuxOut >= 216) && (accMuxOut <= 254) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 187) && (aluOut <= 255) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 96) && (uartStatIn <= 176) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (accMuxOut == 57) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (aluOut == 255) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##1 (uartStatIn == 249) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) && (accMuxSel >= 0) && (accMuxSel <= 1) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 178) && (tcAccIn <= 255) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 172) && (uartStatIn <= 254) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 162) && (immData <= 255) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##2 (tcLoadIn >= 201) && (tcLoadIn <= 255)) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 123) && (uartDataIn <= 186) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (tcLoadIn == 56) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 168) && (aluOut <= 255) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (tcAccIn == 7) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (accMuxOut == 56) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (immData == 218) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 167) && (aluOut <= 253) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (immData == 41) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##3 (accMuxOut == 101) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 8) && (accMuxOut <= 23)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 162) && (aluOut <= 243) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (aluOut >= 2) && (aluOut <= 6)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (uartDataIn >= 46) && (uartDataIn <= 55) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) && (uartStatIn >= 128) && (uartStatIn <= 251) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##3 (immData >= 4) && (immData <= 121)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 175) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) && (immData >= 86) && (immData <= 132) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) && (accMuxSel == 2) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 166) && (uartStatIn <= 255) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 174) && (tcAccIn <= 255) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (aluOut >= 2) && (aluOut <= 6)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 188) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 166) && (tcLoadIn <= 255) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 176) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (aluOut >= 115) && (aluOut <= 116)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 62) && (uartDataIn <= 125) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) && (uartStatIn >= 12) && (uartStatIn <= 48) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) && (aluOut >= 81) && (aluOut <= 121) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 67) && (uartDataIn <= 131) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (aluOut >= 115) && (aluOut <= 116)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut >= 7) && (accMuxOut <= 14) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (tcLoadIn == 72)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (tcLoadIn == 205)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (aluOut == 116)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (immData == 150)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (tcAccIn == 194)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (immData == 108)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (aluOut == 115)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (uartStatIn == 171)) |-> (accMuxOut >= 0) && (accMuxOut <= 19));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 51) && (uartDataIn <= 98) ##2 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 175) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) && (immData >= 86) && (immData <= 114) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 9) && (immData <= 139) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 49) && (accMuxOut <= 70)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (tcAccIn == 194)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (aluOut == 115)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (tcLoadIn == 72)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (tcLoadIn == 205)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (immData == 108)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (uartStatIn == 171)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (aluOut == 116)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 144) ##4 (immData == 150)) |-> (accMuxOut >= 0) && (accMuxOut <= 21));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 173) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) && (accMuxSel == 0) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut >= 178) && (accMuxOut <= 192) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut >= 48) && (accMuxOut <= 101) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 10) && (accMuxSel <= 15) ##1 (accMuxOut >= 216) && (accMuxOut <= 254) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 175) && (accMuxOut <= 179) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 142) && (uartStatIn <= 202) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut >= 7) && (accMuxOut <= 10) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut >= 178) && (accMuxOut <= 189) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut >= 154) && (accMuxOut <= 159) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (tcAccIn == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 140) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##2 (aluOut >= 212) && (aluOut <= 231)) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##2 (uartDataIn >= 4) && (uartDataIn <= 24)) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) && (accMuxSel == 1) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##3 (uartDataIn >= 133) && (uartDataIn <= 254)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 137) && (accMuxOut <= 164) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut >= 82) && (accMuxOut <= 101) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut >= 236) && (accMuxOut <= 249) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) && (aluOut >= 163) && (aluOut <= 255) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 180) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 140) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut == 249) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut == 101) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 190) && (tcAccIn <= 255) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 83) && (immData <= 166) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##3 (uartDataIn >= 153) && (uartDataIn <= 254)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##2 (tcAccIn >= 2) && (tcAccIn <= 65)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (uartDataIn >= 82) && (uartDataIn <= 132) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) && (immData >= 129) && (immData <= 137) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 149) && (uartDataIn <= 199) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 81) && (accMuxOut <= 92)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) && (aluOut >= 167) && (aluOut <= 255) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 31) && (accMuxOut <= 41) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 62) && (immData <= 122) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 155) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 82) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 3) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 6) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 4) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##3 (immData >= 4) && (immData <= 83)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 113) && (uartStatIn <= 162) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##2 (tcAccIn >= 2) && (tcAccIn <= 57)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##2 (aluOut >= 9) && (aluOut <= 73)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 135) && (aluOut <= 195) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 54) && (uartDataIn <= 102) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 62) && (immData <= 122) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (tcLoadIn >= 3) && (tcLoadIn <= 58) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (aluOut >= 211) && (aluOut <= 255) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (tcAccIn >= 111) && (tcAccIn <= 182) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 210) && (uartStatIn <= 255) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 80)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) && (uartStatIn >= 96) && (uartStatIn <= 176) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) && (uartDataIn >= 71) && (uartDataIn <= 144) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (aluOut >= 58) && (aluOut <= 94) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 91) && (accMuxOut <= 138) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (aluOut >= 14) && (aluOut <= 49) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (immData >= 134) && (immData <= 177) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (immData >= 4) && (immData <= 47) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 83) ##4 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##2 (uartDataIn >= 4) && (uartDataIn <= 69)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (tcAccIn >= 137) && (tcAccIn <= 182) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 76) && (immData <= 134) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) && (immData >= 3) && (immData <= 42) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 87) && (accMuxOut <= 92) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 85) && (accMuxOut <= 92) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 155) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##3 (immData >= 4) && (immData <= 69)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (tcAccIn >= 0) && (tcAccIn <= 28) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 61) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##2 (uartDataIn >= 4) && (uartDataIn <= 65)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##2 (immData >= 6) && (immData <= 69)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 87) && (accMuxOut <= 95) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 180) && (accMuxOut <= 218) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##2 (aluOut >= 193) && (aluOut <= 251) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (uartStatIn >= 157) && (uartStatIn <= 203) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) && (tcAccIn >= 185) && (tcAccIn <= 255) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcLoadIn >= 57) && (tcLoadIn <= 95) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut >= 69) && (aluOut <= 114) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (tcAccIn >= 137) && (tcAccIn <= 168) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (aluOut >= 106) && (aluOut <= 150) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 77) && (accMuxOut <= 134) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 254) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcLoadIn >= 6) && (tcLoadIn <= 70) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcLoadIn >= 6) && (tcLoadIn <= 74) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##2 (aluOut >= 204) && (aluOut <= 251) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 129) && (accMuxOut <= 189) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut >= 2) && (aluOut <= 89) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (tcAccIn >= 75) && (tcAccIn <= 111) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 207) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 91) && (accMuxOut <= 148) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (aluOut >= 14) && (aluOut <= 30) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 159) && (accMuxOut <= 207) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 80) && (accMuxOut <= 92) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 123) && (tcAccIn <= 187) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##3 (tcAccIn >= 137) && (tcAccIn <= 185)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##3 (uartStatIn >= 57) && (uartStatIn <= 119)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##2 (tcAccIn >= 197) && (tcAccIn <= 249)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##2 (uartDataIn >= 147) && (uartDataIn <= 192)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##2 (aluOut >= 1) && (aluOut <= 50) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (uartDataIn >= 186) && (uartDataIn <= 252) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 158) && (uartDataIn <= 250) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 180) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (uartDataIn >= 167) && (uartDataIn <= 252) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (tcAccIn >= 41) && (tcAccIn <= 58) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##3 (uartDataIn >= 153) && (uartDataIn <= 207)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##3 (aluOut >= 66) && (aluOut <= 129)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##2 (tcAccIn >= 205) && (tcAccIn <= 249)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcAccIn >= 7) && (tcAccIn <= 108) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (aluOut >= 2) && (aluOut <= 127) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) && (accMuxSel == 5) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 5) && (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (aluOut >= 5) && (aluOut <= 40) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 0) && (aluOut <= 45) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (uartDataIn >= 139) && (uartDataIn <= 252) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 119) && (tcLoadIn <= 162) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##3 (immData >= 75) && (immData <= 121)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 84) && (accMuxOut <= 102) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##2 (uartDataIn >= 31) && (uartDataIn <= 69)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (tcAccIn >= 38) && (tcAccIn <= 73) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (aluOut >= 132) && (aluOut <= 162) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 5) && (immData <= 128) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (tcAccIn >= 82) && (tcAccIn <= 107) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (aluOut >= 36) && (aluOut <= 66) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (tcLoadIn >= 3) && (tcLoadIn <= 28) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (tcAccIn >= 131) && (tcAccIn <= 171) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 26) && (accMuxOut <= 78) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 140) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (tcLoadIn >= 36) && (tcLoadIn <= 58) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##2 (tcLoadIn >= 201) && (tcLoadIn <= 255)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##2 (tcAccIn >= 2) && (tcAccIn <= 27)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##2 (tcAccIn >= 36) && (tcAccIn <= 65)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##2 (tcLoadIn >= 24) && (tcLoadIn <= 47)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 0) && (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) && (accMuxSel == 0) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (aluOut >= 216) && (aluOut <= 238) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 171) && (uartDataIn <= 250) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 193) && (uartDataIn <= 255) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 216) && (accMuxOut <= 254) && (aluOut >= 4) && (aluOut <= 75) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##3 (uartDataIn >= 221) && (uartDataIn <= 254)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##3 (uartStatIn >= 57) && (uartStatIn <= 84)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (aluOut >= 5) && (aluOut <= 24) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (tcLoadIn >= 242) && (tcLoadIn <= 254) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 129) && (accMuxOut <= 189) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 155) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut >= 48) && (accMuxOut <= 101) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 1) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) && (tcLoadIn >= 6) && (tcLoadIn <= 132) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 208) && (uartDataIn <= 255) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (tcAccIn >= 131) && (tcAccIn <= 154) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 104) && (tcAccIn <= 156) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 38) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 127) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut >= 217) && (accMuxOut <= 249) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##2 (tcAccIn >= 230) && (tcAccIn <= 249)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 46) && (aluOut <= 94) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 91) && (accMuxOut <= 164) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##2 (uartDataIn >= 70) && (uartDataIn <= 99) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##3 (uartDataIn >= 133) && (uartDataIn <= 171)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##3 (uartDataIn >= 192) && (uartDataIn <= 207)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 128) && (aluOut <= 255) ##2 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (tcLoadIn >= 135) && (tcLoadIn <= 154) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut >= 154) && (accMuxOut <= 159) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 165) && (uartStatIn <= 208) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 36) && (accMuxOut <= 104) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 30) && (accMuxOut <= 34) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) && (tcLoadIn >= 208) && (tcLoadIn <= 253) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 125) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 0) && (immData <= 126) ##2 (accMuxOut == 7) ##2 1) |-> (immData >= 127) && (immData <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut >= 82) && (accMuxOut <= 101) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 33) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (accMuxOut >= 107) && (accMuxOut <= 140) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (accMuxOut >= 26) && (accMuxOut <= 36) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 128) && (aluOut <= 255) ##1 (accMuxOut >= 23) && (accMuxOut <= 67) ##1 (accMuxOut >= 67) && (accMuxOut <= 101)) |-> (aluOut >= 0) && (aluOut <= 128));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##3 (uartStatIn >= 95) && (uartStatIn <= 130)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##3 (uartStatIn >= 235) && (uartStatIn <= 254)) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##2 (accMuxOut >= 119) && (accMuxOut <= 163) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##2 (accMuxOut >= 40) && (accMuxOut <= 66) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 216) && (accMuxOut <= 254) && (aluOut >= 4) && (aluOut <= 50) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##2 (accMuxOut >= 119) && (accMuxOut <= 131) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (accMuxOut >= 8) && (accMuxOut <= 9) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (accMuxOut >= 238) && (accMuxOut <= 254) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (accMuxOut >= 126) && (accMuxOut <= 140) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 180) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##2 (accMuxOut >= 40) && (accMuxOut <= 52) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) ##2 (uartDataIn >= 4) && (uartDataIn <= 24)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##2 (accMuxOut >= 127) && (accMuxOut <= 131) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 34) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) && (immData >= 101) && (immData <= 134) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (accMuxOut >= 107) && (accMuxOut <= 111) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (accMuxOut >= 238) && (accMuxOut <= 240) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 0) && (tcLoadIn <= 123) ##1 (accMuxOut >= 21) && (accMuxOut <= 62) ##3 (accMuxOut >= 225) && (accMuxOut <= 254)) |-> (tcLoadIn >= 124) && (tcLoadIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (accMuxOut == 36) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (accMuxOut == 8) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 216) && (accMuxOut <= 254) && (aluOut >= 4) && (aluOut <= 36) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 157) && (uartDataIn <= 207) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##2 (accMuxOut >= 130) && (accMuxOut <= 131) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##2 (accMuxOut >= 239) && (accMuxOut <= 250) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##2 (accMuxOut >= 163) && (accMuxOut <= 189) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (accMuxOut == 126) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (accMuxOut == 238) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (accMuxOut == 186) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##1 (accMuxOut == 254) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##2 (accMuxOut == 40) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##2 (accMuxOut == 52) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 217) && (accMuxOut <= 254) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 23) && (accMuxOut <= 70) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 24) && (accMuxOut <= 67) && (immData >= 197) && (immData <= 215) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##2 (accMuxOut == 130) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##2 (accMuxOut == 66) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 147) && (accMuxOut <= 183) ##2 (accMuxOut == 250) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 117) && (tcAccIn <= 162) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 119) && (accMuxOut <= 167) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 21) && (accMuxOut <= 62) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 119) && (tcAccIn <= 164) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 180) && (accMuxOut <= 218) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 108) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 171) && (uartDataIn <= 210) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 121) && (uartStatIn <= 186) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 66) && (accMuxOut <= 102) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 126) && (uartStatIn <= 255) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 125) && (uartStatIn <= 255) ##3 (accMuxOut == 239) ##1 1) |-> (uartStatIn >= 0) && (uartStatIn <= 123));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 73) && (accMuxOut <= 127) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 91) && (accMuxOut <= 180) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 155) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##4 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) (DEFAULT_RESET) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 216) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 129) && (accMuxOut <= 189) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 72) && (accMuxOut <= 127) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 216) && (accMuxOut <= 254) && (tcLoadIn >= 96) && (tcLoadIn <= 149) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((uartStatIn >= 58) && (uartStatIn <= 120) ##1 (accMuxOut >= 216) && (accMuxOut <= 254) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 69) && (accMuxOut <= 117) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 180) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 2) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 248) && (accMuxOut <= 254) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 4) && (accMuxSel <= 6) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 216) && (accMuxOut <= 254) && (immData >= 0) && (immData <= 104) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 216) && (accMuxOut <= 254) && (uartDataIn >= 150) && (uartDataIn <= 202) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 3) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 243) && (accMuxOut <= 254) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 205) && (aluOut <= 255) ##1 (accMuxOut >= 216) && (accMuxOut <= 254) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 244) && (accMuxOut <= 254) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((tcAccIn >= 0) && (tcAccIn <= 121) ##4 (accMuxOut == 239)) |-> (tcAccIn >= 123) && (tcAccIn <= 255));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 80) && (tcLoadIn <= 165) ##1 (accMuxOut >= 216) && (accMuxOut <= 254) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 216) && (accMuxOut <= 254) && (immData >= 0) && (immData <= 119) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((aluOut >= 196) && (aluOut <= 255) ##1 (accMuxOut >= 216) && (accMuxOut <= 254) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 216) && (accMuxOut <= 254) && (aluOut >= 4) && (aluOut <= 132) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 152) && (uartDataIn <= 204) ##1 (accMuxOut >= 216) && (accMuxOut <= 254) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 187) && (immData <= 255) ##1 (accMuxOut >= 216) && (accMuxOut <= 254) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 55) && (accMuxOut <= 155) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 192) ##1 (accMuxOut >= 216) && (accMuxOut <= 254) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 3) && (accMuxSel <= 5) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 216) && (accMuxOut <= 254) && (tcAccIn >= 217) && (tcAccIn <= 254) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel == 3) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 167) && (uartDataIn <= 255) ##1 (accMuxOut >= 216) && (accMuxOut <= 254) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 140) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 237) && (accMuxOut <= 254) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 216) && (accMuxOut <= 254) && (tcAccIn >= 177) && (tcAccIn <= 254) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 79) && (accMuxOut <= 140) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 104) && (accMuxOut <= 140) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((immData >= 167) && (immData <= 255) ##1 (accMuxOut >= 216) && (accMuxOut <= 254) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((uartDataIn >= 132) && (uartDataIn <= 255) ##1 (accMuxOut >= 216) && (accMuxOut <= 254) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 216) && (accMuxOut <= 254) && (tcAccIn >= 133) && (tcAccIn <= 254) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 179) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 109) && (accMuxOut <= 155) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 180) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 220) && (accMuxOut <= 254) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 2) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 216) && (accMuxOut <= 254) ##1 (accMuxSel == 4) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 58) && (accMuxOut <= 160) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 180) && (accMuxOut <= 218) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 221) && (accMuxOut <= 254) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 119) && (accMuxOut <= 167) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 207) && (accMuxOut <= 254) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 218) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((tcLoadIn >= 124) && (tcLoadIn <= 255) ##1 (accMuxOut >= 216) && (accMuxOut <= 254) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 216) && (accMuxOut <= 254) ##1 (accMuxOut == 43) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 170) && (accMuxOut <= 215) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 129) && (accMuxOut <= 189) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 216) && (accMuxOut <= 254) ##2 (immData == 255) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 216) && (accMuxOut <= 254) ##3 (tcLoadIn == 4)) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 206) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 254) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 1) && (accMuxSel <= 3) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 2) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 180) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 143) && (accMuxOut <= 202) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 106) && (accMuxOut <= 182) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 7) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 113) && (accMuxOut <= 254) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 191) && (accMuxOut <= 254) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 3) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 182) && (accMuxOut <= 254) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 4) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 91) && (accMuxOut <= 254) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 7) ##1 (accMuxOut >= 24) && (accMuxOut <= 67) ##1 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 6) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 157) && (accMuxOut <= 254) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##1 (accMuxOut >= 147) && (accMuxOut <= 183) ##3 1) |-> (accMuxOut >= 0) && (accMuxOut <= 54));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxSel >= 0) && (accMuxSel <= 5) ##3 (accMuxOut == 137) ##1 1) |-> (accMuxOut >= 0) && (accMuxOut <= 34));
assert property(@(posedge DEFAULT_CLOCK) ((accMuxOut >= 94) && (accMuxOut <= 254) ##2 (accMuxOut >= 24) && (accMuxOut <= 67) ##2 1) |-> (accMuxOut >= 0) && (accMuxOut <= 92));
endmodule
