#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Jan 18 13:07:52 2024
# Process ID: 16832
# Current directory: F:/ECE6740/Labs/Lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5256 F:\ECE6740\Labs\Lab1\Lab1.xpr
# Log file: F:/ECE6740/Labs/Lab1/vivado.log
# Journal file: F:/ECE6740/Labs/Lab1\vivado.jou
# Running On: DESKTOP-NE4QLD0, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 25690 MB
#-----------------------------------------------------------
start_gui
open_project F:/ECE6740/Labs/Lab1/Lab1.xpr
WARNING: [Board 49-26] cannot add Board Part tul.com.tw:pynqzu:part0:1.1 available at C:/Users/mwmul/AppData/Roaming/Xilinx/Vivado/2023.2/xhub/board_store/xilinx_board_store/XilinxBoardStore/Vivado/2023.2/boards/TUL/pynqzu/1.1/1.1/board.xml as part xczu5eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 1508.594 ; gain = 461.754
update_compile_order -fileset sources_1
open_bd_design {F:/ECE6740/Labs/Lab1/Lab1.srcs/sources_1/bd/uart_bd/uart_bd.bd}
Reading block design file <F:/ECE6740/Labs/Lab1/Lab1.srcs/sources_1/bd/uart_bd/uart_bd.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <uart_bd> from block design file <F:/ECE6740/Labs/Lab1/Lab1.srcs/sources_1/bd/uart_bd/uart_bd.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1610.211 ; gain = 97.707
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
export_ip_user_files -of_objects  [get_files F:/ECE6740/zybo_master/ZYBO_Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 F:/ECE6740/zybo_master/ZYBO_Master.xdc
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [f:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\ip\uart_bd_axi_uartlite_0_0\synth\uart_bd_axi_uartlite_0_0.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\hdl\uart_bd_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
add_files -fileset constrs_1 -norecurse F:/ECE6740/zybo_master/base.xdc
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [f:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\ip\uart_bd_axi_uartlite_0_0\synth\uart_bd_axi_uartlite_0_0.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\hdl\uart_bd_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1160] Copying file F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1/uart_bd_wrapper.dcp to F:/ECE6740/Labs/Lab1/Lab1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [f:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\ip\uart_bd_axi_uartlite_0_0\synth\uart_bd_axi_uartlite_0_0.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\hdl\uart_bd_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs synth_1 -jobs 6
[Thu Jan 18 13:11:34 2024] Launched synth_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Jan 18 13:12:27 2024] Launched impl_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [f:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\ip\uart_bd_axi_uartlite_0_0\synth\uart_bd_axi_uartlite_0_0.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\hdl\uart_bd_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file F:/ECE6740/Labs/Lab1/Lab1.srcs/utils_1/imports/synth_1/uart_bd_wrapper.dcp with file F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1/uart_bd_wrapper.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [f:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\ip\uart_bd_axi_uartlite_0_0\synth\uart_bd_axi_uartlite_0_0.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\hdl\uart_bd_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jan 18 13:15:31 2024] Launched synth_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1/runme.log
[Thu Jan 18 13:15:31 2024] Launched impl_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files F:/ECE6740/zybo_master/base.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 F:/ECE6740/zybo_master/base.xdc
add_files -fileset constrs_1 -norecurse F:/ECE6740/zybo_master/PYNQ-Z1_C.xdc
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Jan 18 13:29:10 2024] Launched synth_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Jan 18 13:30:01 2024] Launched impl_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jan 18 13:32:22 2024] Launched impl_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2088.402 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2182.965 ; gain = 0.371
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2767.191 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2767.191 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 2767.191 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.191 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2767.191 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 2767.191 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 2767.191 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2767.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2871.125 ; gain = 1154.680
open_bd_design {F:/ECE6740/Labs/Lab1/Lab1.srcs/sources_1/bd/uart_bd/uart_bd.bd}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [f:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\sim\uart_bd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\hdl\uart_bd_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [f:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\sim\uart_bd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\hdl\uart_bd_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file F:/ECE6740/Labs/Lab1/Lab1.srcs/utils_1/imports/synth_1/uart_bd_wrapper.dcp with file F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1/uart_bd_wrapper.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [f:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\sim\uart_bd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\hdl\uart_bd_wrapper.vhd:]
launch_runs synth_1 -jobs 6
[Thu Jan 18 13:40:55 2024] Launched synth_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [f:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\sim\uart_bd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\hdl\uart_bd_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Jan 18 13:43:48 2024] Launched synth_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Jan 18 13:45:06 2024] Launched impl_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jan 18 13:46:34 2024] Launched impl_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [f:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\sim\uart_bd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\hdl\uart_bd_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [f:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\sim\uart_bd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\hdl\uart_bd_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [f:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\sim\uart_bd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\hdl\uart_bd_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file F:/ECE6740/Labs/Lab1/Lab1.srcs/utils_1/imports/synth_1/uart_bd_wrapper.dcp with file F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1/uart_bd_wrapper.dcp
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-1206] Syntax error near '15' [F:/ECE6740/Labs/Lab1/Lab1.gen/sources_1/bd/uart_bd/hdl/uart_bd_wrapper.vhd:95]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '14' [F:/ECE6740/Labs/Lab1/Lab1.gen/sources_1/bd/uart_bd/hdl/uart_bd_wrapper.vhd:96]
[Thu Jan 18 13:57:51 2024] Launched synth_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [f:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\sim\uart_bd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\hdl\uart_bd_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [f:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\sim\uart_bd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\hdl\uart_bd_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Jan 18 13:58:37 2024] Launched synth_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Jan 18 14:01:32 2024] Launched synth_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Jan 18 14:02:24 2024] Launched impl_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jan 18 14:03:47 2024] Launched impl_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/impl_1/runme.log
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
open_bd_design {F:/ECE6740/Labs/Lab1/Lab1.srcs/sources_1/bd/uart_bd/uart_bd.bd}
open_bd_design {F:/ECE6740/Labs/Lab1/Lab1.srcs/sources_1/bd/uart_bd/uart_bd.bd}
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-00:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2928.172 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017B78983A
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
add_files -fileset constrs_1 -norecurse F:/ECE6740/zybo_master/ZYBO_Master.xdc
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [f:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\synth\uart_bd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\hdl\uart_bd_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [f:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\synth\uart_bd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\hdl\uart_bd_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [f:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\synth\uart_bd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\hdl\uart_bd_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file F:/ECE6740/Labs/Lab1/Lab1.srcs/utils_1/imports/synth_1/uart_bd_wrapper.dcp with file F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1/uart_bd_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [f:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\synth\uart_bd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\hdl\uart_bd_wrapper.vhd:]
launch_runs synth_1 -jobs 6
[Thu Jan 18 14:16:03 2024] Launched synth_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 6
[Thu Jan 18 14:16:54 2024] Launched impl_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jan 18 14:18:28 2024] Launched impl_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/ECE6740/Labs/Lab1/Lab1.srcs/sources_1/bd/uart_bd/uart_bd.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2975.363 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2975.363 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2975.363 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2975.363 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 2975.363 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.363 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2975.363 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 2975.363 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 2975.363 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [f:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\synth\uart_bd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\hdl\uart_bd_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [f:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\synth\uart_bd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\hdl\uart_bd_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [f:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\synth\uart_bd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\hdl\uart_bd_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [f:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\synth\uart_bd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\hdl\uart_bd_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [f:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\synth\uart_bd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\hdl\uart_bd_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [f:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\synth\uart_bd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\hdl\uart_bd_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file F:/ECE6740/Labs/Lab1/Lab1.srcs/utils_1/imports/synth_1/uart_bd_wrapper.dcp with file F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1/uart_bd_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jan 18 14:20:55 2024] Launched synth_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1/runme.log
[Thu Jan 18 14:20:55 2024] Launched impl_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [f:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\synth\uart_bd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\ECE6740\Labs\Lab1\Lab1.gen\sources_1\bd\uart_bd\hdl\uart_bd_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
open_bd_design {F:/ECE6740/Labs/Lab1/Lab1.srcs/sources_1/bd/uart_bd/uart_bd.bd}
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/ECE6740/Labs/Lab1/Lab1.srcs/sources_1/bd/uart_bd/uart_bd.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 3028.531 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3028.531 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3028.531 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3028.531 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 3028.531 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3028.531 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3028.531 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 3028.531 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 3028.531 ; gain = 0.000
export_ip_user_files -of_objects  [get_files F:/ECE6740/zybo_master/ZYBO_Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 F:/ECE6740/zybo_master/ZYBO_Master.xdc
reset_run synth_1
INFO: [Project 1-1161] Replacing file F:/ECE6740/Labs/Lab1/Lab1.srcs/utils_1/imports/synth_1/uart_bd_wrapper.dcp with file F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1/uart_bd_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jan 18 14:24:08 2024] Launched synth_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1/runme.log
[Thu Jan 18 14:24:08 2024] Launched impl_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/impl_1/runme.log
open_bd_design {F:/ECE6740/Labs/Lab1/Lab1.srcs/sources_1/bd/uart_bd/uart_bd.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_cells axi_uartlite_0]
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M00_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /processing_system7_0/Data'
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
delete_bd_objs [get_bd_intf_ports uart_rtl]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} [get_bd_cells processing_system7_0]
endgroup
reset_run uart_bd_processing_system7_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/ECE6740/Labs/Lab1/Lab1.runs/uart_bd_processing_system7_0_0_synth_1

save_bd_design
Wrote  : <F:\ECE6740\Labs\Lab1\Lab1.srcs\sources_1\bd\uart_bd\uart_bd.bd> 
Wrote  : <F:/ECE6740/Labs/Lab1/Lab1.srcs/sources_1/bd/uart_bd/ui/bd_e572ba73.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file F:/ECE6740/Labs/Lab1/Lab1.srcs/utils_1/imports/synth_1/uart_bd_wrapper.dcp with file F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1/uart_bd_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1

launch_runs synth_1 -jobs 6
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M00_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /processing_system7_0/Data'
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <F:\ECE6740\Labs\Lab1\Lab1.srcs\sources_1\bd\uart_bd\uart_bd.bd> 
VHDL Output written to : f:/ECE6740/Labs/Lab1/Lab1.gen/sources_1/bd/uart_bd/synth/uart_bd.vhd
VHDL Output written to : f:/ECE6740/Labs/Lab1/Lab1.gen/sources_1/bd/uart_bd/sim/uart_bd.vhd
VHDL Output written to : f:/ECE6740/Labs/Lab1/Lab1.gen/sources_1/bd/uart_bd/hdl/uart_bd_wrapper.vhd
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file f:/ECE6740/Labs/Lab1/Lab1.gen/sources_1/bd/uart_bd/hw_handoff/uart_bd.hwh
Generated Hardware Definition File f:/ECE6740/Labs/Lab1/Lab1.gen/sources_1/bd/uart_bd/synth/uart_bd.hwdef
[Thu Jan 18 14:30:27 2024] Launched uart_bd_processing_system7_0_0_synth_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/uart_bd_processing_system7_0_0_synth_1/runme.log
[Thu Jan 18 14:30:27 2024] Launched synth_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3112.113 ; gain = 41.141
export_ip_user_files -of_objects  [get_files F:/ECE6740/Labs/Lab1/Lab1.gen/sources_1/bd/uart_bd/hdl/uart_bd_wrapper.vhd] -no_script -reset -force -quiet
remove_files  F:/ECE6740/Labs/Lab1/Lab1.gen/sources_1/bd/uart_bd/hdl/uart_bd_wrapper.vhd
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list \
  CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M00_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /processing_system7_0/Data'
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
regenerate_bd_layout
make_wrapper -files [get_files F:/ECE6740/Labs/Lab1/Lab1.srcs/sources_1/bd/uart_bd/uart_bd.bd] -top
INFO: [BD 41-1662] The design 'uart_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:\ECE6740\Labs\Lab1\Lab1.srcs\sources_1\bd\uart_bd\uart_bd.bd> 
Wrote  : <F:/ECE6740/Labs/Lab1/Lab1.srcs/sources_1/bd/uart_bd/ui/bd_e572ba73.ui> 
VHDL Output written to : f:/ECE6740/Labs/Lab1/Lab1.gen/sources_1/bd/uart_bd/synth/uart_bd.vhd
VHDL Output written to : f:/ECE6740/Labs/Lab1/Lab1.gen/sources_1/bd/uart_bd/sim/uart_bd.vhd
VHDL Output written to : f:/ECE6740/Labs/Lab1/Lab1.gen/sources_1/bd/uart_bd/hdl/uart_bd_wrapper.vhd
add_files -norecurse f:/ECE6740/Labs/Lab1/Lab1.gen/sources_1/bd/uart_bd/hdl/uart_bd_wrapper.vhd
reset_run uart_bd_processing_system7_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/ECE6740/Labs/Lab1/Lab1.runs/uart_bd_processing_system7_0_0_synth_1

reset_run synth_1
INFO: [Project 1-1161] Replacing file F:/ECE6740/Labs/Lab1/Lab1.srcs/utils_1/imports/synth_1/uart_bd_wrapper.dcp with file F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1/uart_bd_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1

launch_runs synth_1 -jobs 6
INFO: [BD 41-1662] The design 'uart_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : f:/ECE6740/Labs/Lab1/Lab1.gen/sources_1/bd/uart_bd/synth/uart_bd.vhd
VHDL Output written to : f:/ECE6740/Labs/Lab1/Lab1.gen/sources_1/bd/uart_bd/sim/uart_bd.vhd
VHDL Output written to : f:/ECE6740/Labs/Lab1/Lab1.gen/sources_1/bd/uart_bd/hdl/uart_bd_wrapper.vhd
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file f:/ECE6740/Labs/Lab1/Lab1.gen/sources_1/bd/uart_bd/hw_handoff/uart_bd.hwh
Generated Hardware Definition File f:/ECE6740/Labs/Lab1/Lab1.gen/sources_1/bd/uart_bd/synth/uart_bd.hwdef
[Thu Jan 18 14:34:39 2024] Launched uart_bd_processing_system7_0_0_synth_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/uart_bd_processing_system7_0_0_synth_1/runme.log
[Thu Jan 18 14:34:39 2024] Launched synth_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3145.340 ; gain = 19.035
launch_runs impl_1 -jobs 6
[Thu Jan 18 14:36:15 2024] Launched impl_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jan 18 14:37:33 2024] Launched impl_1...
Run output will be captured here: F:/ECE6740/Labs/Lab1/Lab1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file F:/ECE6740/Labs/Lab1/uart_bd_zynqSDK.xsa
INFO: [Project 1-1918] Creating Hardware Platform: F:/ECE6740/Labs/Lab1/uart_bd_zynqSDK.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: F:/ECE6740/Labs/Lab1/uart_bd_zynqSDK.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2023.2/data/embeddedsw) loading 1 seconds
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 18 14:44:36 2024...
