+incdir+../../../../soc/pu/rtl/verilog/pkg
+incdir+../../../../rtl/verilog/soc/bootrom
+incdir+../../../../bench/cpp/verilator/inc
+incdir+../../../../bench/cpp/glip
+incdir+../../../../soc/dma/rtl/verilog/wb/pkg
../../../../rtl/verilog/pkg/arbiter/arb_rr.sv
../../../../rtl/verilog/pkg/functions/optimsoc_functions.sv
../../../../rtl/verilog/pkg/config/optimsoc_config.sv
../../../../rtl/verilog/pkg/constants/optimsoc_constants.sv
../../../../dbg/rtl/verilog/soc/interfaces/or1k/mor1kx_trace_exec.sv
../../../../bench/verilog/glip/glip_channel.sv
../../../../dbg/rtl/verilog/soc/interfaces/common/dii_channel_flat.sv
../../../../dbg/rtl/verilog/soc/interfaces/common/dii_channel.sv
../../../../dbg/rtl/verilog/soc/debug_interface.sv
../../../../dbg/rtl/verilog/soc/blocks/buffer/dii_buffer.sv
../../../../dbg/rtl/verilog/soc/blocks/buffer/osd_fifo.sv
../../../../dbg/rtl/verilog/soc/modules/ctm/common/osd_ctm.sv
../../../../dbg/rtl/verilog/soc/modules/ctm/or1k/mor1kx/osd_ctm_mor1kx.sv
../../../../dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization_fixedwidth.sv
../../../../dbg/rtl/verilog/soc/modules/him/osd_him.sv
../../../../dbg/rtl/verilog/soc/modules/mam/wishbone/mam_wb_adapter.sv
../../../../dbg/rtl/verilog/soc/modules/mam/wishbone/osd_mam_wb_if.sv
../../../../dbg/rtl/verilog/soc/modules/mam/wishbone/osd_mam_wb.sv
../../../../dbg/rtl/verilog/soc/modules/mam/common/osd_mam.sv
../../../../dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization.sv
../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_demux.sv
../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_layer.sv
../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess.sv
../../../../dbg/rtl/verilog/soc/blocks/tracesample/osd_tracesample.sv
../../../../dbg/rtl/verilog/soc/modules/scm/osd_scm.sv
../../../../dbg/rtl/verilog/soc/modules/stm/common/osd_stm.sv
../../../../dbg/rtl/verilog/soc/modules/stm/or1k/mor1kx/osd_stm_mor1kx.sv
../../../../dbg/rtl/verilog/soc/blocks/timestamp/osd_timestamp.sv
../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart.sv
../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_16550.sv
../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_wb.sv
../../../../dbg/rtl/verilog/soc/interconnect/debug_ring_expand.sv
../../../../dbg/rtl/verilog/soc/interconnect/debug_ring.sv
../../../../dbg/rtl/verilog/soc/interconnect/ring_router_demux.sv
../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway_demux.sv
../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway_mux.sv
../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway.sv
../../../../dbg/rtl/verilog/soc/interconnect/ring_router_mux_rr.sv
../../../../dbg/rtl/verilog/soc/interconnect/ring_router_mux.sv
../../../../dbg/rtl/verilog/soc/interconnect/ring_router.sv
../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_initiator_nocreq.sv
../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_packet_buffer.sv
../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_request_table.sv
../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator.sv
../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator_nocres.sv
../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator_req.sv
../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_interface.sv
../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_target.sv
../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_top.sv
../../../../soc/mpi/rtl/verilog/wb/core/mpi_buffer.sv
../../../../soc/mpi/rtl/verilog/wb/core/mpi_buffer_endpoint.sv
../../../../soc/mpi/rtl/verilog/wb/wb/mpi_wb.sv
../../../../rtl/verilog/mpsoc/or1k_mpsoc4d.sv
../../../../soc/noc/rtl/verilog/core/noc_buffer.sv
../../../../soc/noc/rtl/verilog/core/noc_demux.sv
../../../../soc/noc/rtl/verilog/core/noc_mux.sv
../../../../soc/noc/rtl/verilog/core/noc_vchannel_mux.sv
../../../../soc/noc/rtl/verilog/router/noc_router.sv
../../../../soc/noc/rtl/verilog/router/noc_router_input.sv
../../../../soc/noc/rtl/verilog/router/noc_router_lookup.sv
../../../../soc/noc/rtl/verilog/router/noc_router_lookup_slice.sv
../../../../soc/noc/rtl/verilog/router/noc_router_output.sv
../../../../soc/noc/rtl/verilog/topology/noc_mesh4d.sv
../../../../soc/pu/rtl/verilog/core/control/or1k_cfgrs.sv
../../../../soc/pu/rtl/verilog/core/control/or1k_ctrl_cappuccino.sv
../../../../soc/pu/rtl/verilog/core/control/or1k_pcu.sv
../../../../soc/pu/rtl/verilog/core/control/or1k_pic.sv
../../../../soc/pu/rtl/verilog/core/control/or1k_ticktimer.sv
../../../../soc/pu/rtl/verilog/core/decode/or1k_decode.sv
../../../../soc/pu/rtl/verilog/core/execute/or1k_execute_alu.sv
../../../../soc/pu/rtl/verilog/core/execute/or1k_execute_ctrl_cappuccino.sv
../../../../soc/pu/rtl/verilog/core/execute/or1k_rf_cappuccino.sv
../../../../soc/pu/rtl/verilog/core/execute/or1k_wb_mux_cappuccino.sv
../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_addsub.sv
../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_cmp.sv
../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_f2i.sv
../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_i2f.sv
../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_muldiv.sv
../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_rnd.sv
../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_top.sv
../../../../soc/pu/rtl/verilog/core/fetch/or1k_cache_lru.sv
../../../../soc/pu/rtl/verilog/core/fetch/or1k_fetch_cappuccino.sv
../../../../soc/pu/rtl/verilog/core/fetch/or1k_icache.sv
../../../../soc/pu/rtl/verilog/core/fetch/or1k_immu.sv
../../../../soc/pu/rtl/verilog/core/memory/or1k_dcache.sv
../../../../soc/pu/rtl/verilog/core/memory/or1k_dmmu.sv
../../../../soc/pu/rtl/verilog/core/memory/or1k_lsu_cappuccino.sv
../../../../soc/pu/rtl/verilog/core/memory/or1k_store_buffer.sv
../../../../soc/pu/rtl/verilog/core/or1k_branch_prediction.sv
../../../../soc/pu/rtl/verilog/core/or1k_branch_predictor_gshare.sv
../../../../soc/pu/rtl/verilog/core/or1k_branch_predictor_saturation_counter.sv
../../../../soc/pu/rtl/verilog/core/or1k_branch_predictor_simple.sv
../../../../soc/pu/rtl/verilog/core/or1k_bus_if_wb32.sv
../../../../soc/pu/rtl/verilog/core/or1k_core.sv
../../../../soc/pu/rtl/verilog/core/or1k_cpu_cappuccino.sv
../../../../soc/pu/rtl/verilog/core/or1k_cpu.sv
../../../../soc/pu/rtl/verilog/core/or1k_decode_execute_cappuccino.sv
../../../../soc/pu/rtl/verilog/memory/or1k_simple_dpram_sclk.sv
../../../../soc/pu/rtl/verilog/memory/or1k_true_dpram_sclk.sv
../../../../soc/pu/rtl/verilog/module/or1k_module.sv
../../../../rtl/verilog/soc/adapter/networkadapter_conf.sv
../../../../rtl/verilog/soc/adapter/networkadapter_ct.sv
../../../../rtl/verilog/soc/bootrom/bootrom.sv
../../../../rtl/verilog/soc/interconnection/bus/wb_bus_b3.sv
../../../../rtl/verilog/soc/interconnection/decode/wb_decode.sv
../../../../rtl/verilog/soc/interconnection/mux/wb_mux.sv
../../../../rtl/verilog/soc/spram/sram_sp_impl_plain.sv
../../../../rtl/verilog/soc/spram/sram_sp.sv
../../../../rtl/verilog/soc/spram/wb_sram_sp.sv
../../../../rtl/verilog/soc/spram/wb2sram.sv
../../../../rtl/verilog/soc/or1k_tile.sv

../../../../bench/verilog/glip/glip_tcp_toplevel.sv
../../../../bench/verilog/monitor/r3_checker.sv
../../../../bench/verilog/monitor/trace_monitor.sv
../../../../bench/verilog/or1k_mpsoc4d_testbench.sv
