Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_SNN_tb_func_synth xil_defaultlib.top_SNN_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3146] binding entity 'top_snn' does not have generic 'neurons_input_layer' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/top_SNN_tb.vhd:42]
ERROR: [VRFC 10-3146] binding entity 'top_snn' does not have generic 'neurons_second_layer' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/top_SNN_tb.vhd:43]
ERROR: [VRFC 10-3146] binding entity 'top_snn' does not have generic 'path' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/top_SNN_tb.vhd:44]
ERROR: [VRFC 10-718] formal port <i> does not exist in entity <top_SNN>.  Please compare the definition of block <top_SNN> to its component declaration and its instantion to detect the mismatch. [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/top_SNN_tb.vhd:47]
ERROR: [VRFC 10-3290] entity port 'winner' does not match with type unsigned of component port [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/top_SNN_tb.vhd:51]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_snn_tb in library work failed.
