<?xml version="1.0" encoding="utf-8"?>
<xd:acceleratorMap xmlns:xd="http://www.xilinx.com/xidane" xd:functionName="mem_controller" xd:componentRef="mem_controller" xd:initiationInterval="2" xd:clockPeriod="10.000" xd:sequential="true" xd:hostMachine="64" xd:reset="control">
  <xd:arg xd:name="mem[]" xd:originalName="mem" xd:direction="inout" xd:interfaceRef="mem_PORTA" xd:busTypeRef="bram" xd:arraySize="256" xd:dataWidth="32"/>
  <xd:arg xd:name="addr" xd:originalName="addr" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x10" xd:handshakeRef="ap_none" xd:dataWidth="8"/>
  <xd:arg xd:name="rw" xd:originalName="rw" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x18" xd:handshakeRef="ap_none" xd:dataWidth="8"/>
  <xd:arg xd:name="data_in" xd:originalName="data_in" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x20" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="*(data_out)" xd:originalName="data_out" xd:direction="out" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:offset="0x28" xd:handshakeRef="ap_vld" xd:statusOffset="0x2C" xd:dataWidth="32"/>
  <xd:latencyEstimates xd:best-case="1" xd:worst-case="1" xd:average-case="1"/>
  <xd:resourceEstimates xd:LUT="235" xd:FF="137" xd:BRAM="0" xd:DSP="0"/>
</xd:acceleratorMap>
