Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Feb 28 16:49:25 2024
| Host         : jlbpacheco running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sistema_combinacional_top_timing_summary_routed.rpt -pb sistema_combinacional_top_timing_summary_routed.pb -rpx sistema_combinacional_top_timing_summary_routed.rpx -warn_on_violation
| Design       : sistema_combinacional_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            A_TO_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.489ns  (logic 5.213ns (35.981%)  route 9.276ns (64.019%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  SEL_IBUF_inst/O
                         net (fo=10, routed)          4.208     5.662    SEL_IBUF
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.124     5.786 f  A_TO_G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.525     8.312    yellow_wire[1]
    SLICE_X57Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.436 r  A_TO_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.542    10.978    A_TO_G_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.489 r  A_TO_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.489    A_TO_G[0]
    W7                                                                r  A_TO_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            A_TO_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.152ns  (logic 5.238ns (37.011%)  route 8.914ns (62.989%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  SEL_IBUF_inst/O
                         net (fo=10, routed)          4.208     5.662    SEL_IBUF
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.124     5.786 r  A_TO_G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.530     8.317    yellow_wire[1]
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.441 r  A_TO_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.176    10.617    A_TO_G_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.152 r  A_TO_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.152    A_TO_G[2]
    U8                                                                r  A_TO_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            A_TO_G[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.144ns  (logic 5.437ns (38.440%)  route 8.707ns (61.560%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  SEL_IBUF_inst/O
                         net (fo=10, routed)          4.208     5.662    SEL_IBUF
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.152     5.814 f  A_TO_G_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.380     8.195    yellow_wire[2]
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.326     8.521 r  A_TO_G_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.119    10.640    A_TO_G_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.144 r  A_TO_G_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.144    A_TO_G[5]
    V5                                                                r  A_TO_G[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            A_TO_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.135ns  (logic 5.238ns (37.058%)  route 8.897ns (62.942%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  SEL_IBUF_inst/O
                         net (fo=10, routed)          4.208     5.662    SEL_IBUF
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.124     5.786 r  A_TO_G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.515     8.302    yellow_wire[1]
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.426 r  A_TO_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.173    10.599    A_TO_G_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.135 r  A_TO_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.135    A_TO_G[3]
    V8                                                                r  A_TO_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            A_TO_G[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.100ns  (logic 5.464ns (38.752%)  route 8.636ns (61.248%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  SEL_IBUF_inst/O
                         net (fo=10, routed)          4.208     5.662    SEL_IBUF
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.152     5.814 r  A_TO_G_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.382     8.197    yellow_wire[2]
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.326     8.523 r  A_TO_G_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.046    10.568    A_TO_G_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.100 r  A_TO_G_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.100    A_TO_G[6]
    U7                                                                r  A_TO_G[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            A_TO_G[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.080ns  (logic 5.222ns (37.090%)  route 8.858ns (62.910%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  SEL_IBUF_inst/O
                         net (fo=10, routed)          4.208     5.662    SEL_IBUF
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.124     5.786 f  A_TO_G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.527     8.314    yellow_wire[1]
    SLICE_X57Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.438 r  A_TO_G_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.122    10.560    A_TO_G_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.080 r  A_TO_G_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.080    A_TO_G[4]
    U5                                                                r  A_TO_G[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            A_TO_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.823ns  (logic 5.232ns (37.847%)  route 8.591ns (62.153%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  SEL_IBUF_inst/O
                         net (fo=10, routed)          4.211     5.665    SEL_IBUF
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.124     5.789 f  A_TO_G_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.170     7.959    yellow_wire[3]
    SLICE_X56Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.083 r  A_TO_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.211    10.294    A_TO_G_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.823 r  A_TO_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.823    A_TO_G[1]
    W6                                                                r  A_TO_G[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            A_TO_G[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.881ns  (logic 1.473ns (51.125%)  route 1.408ns (48.875%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  SEL_IBUF_inst/O
                         net (fo=10, routed)          0.847     1.070    SEL_IBUF
    SLICE_X57Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.115 r  A_TO_G_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.561     1.676    A_TO_G_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.881 r  A_TO_G_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.881    A_TO_G[5]
    V5                                                                r  A_TO_G[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            A_TO_G[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.963ns  (logic 1.500ns (50.620%)  route 1.463ns (49.380%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  SEL_IBUF_inst/O
                         net (fo=10, routed)          0.941     1.164    SEL_IBUF
    SLICE_X57Y11         LUT6 (Prop_lut6_I2_O)        0.045     1.209 r  A_TO_G_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.522     1.731    A_TO_G_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.963 r  A_TO_G_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.963    A_TO_G[6]
    U7                                                                r  A_TO_G[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            A_TO_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.968ns  (logic 1.504ns (50.681%)  route 1.464ns (49.319%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  SEL_IBUF_inst/O
                         net (fo=10, routed)          0.872     1.095    SEL_IBUF
    SLICE_X56Y11         LUT6 (Prop_lut6_I2_O)        0.045     1.140 r  A_TO_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.591     1.731    A_TO_G_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.968 r  A_TO_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.968    A_TO_G[3]
    V8                                                                r  A_TO_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            A_TO_G[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.985ns  (logic 1.488ns (49.862%)  route 1.497ns (50.138%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  SEL_IBUF_inst/O
                         net (fo=10, routed)          0.941     1.164    SEL_IBUF
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.209 r  A_TO_G_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.555     1.764    A_TO_G_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.985 r  A_TO_G_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.985    A_TO_G[4]
    U5                                                                r  A_TO_G[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            A_TO_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.114ns  (logic 1.504ns (48.278%)  route 1.611ns (51.722%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  SEL_IBUF_inst/O
                         net (fo=10, routed)          1.027     1.250    SEL_IBUF
    SLICE_X56Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.295 r  A_TO_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.584     1.878    A_TO_G_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.114 r  A_TO_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.114    A_TO_G[2]
    U8                                                                r  A_TO_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            A_TO_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.151ns  (logic 1.498ns (47.533%)  route 1.653ns (52.467%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  SEL_IBUF_inst/O
                         net (fo=10, routed)          1.029     1.252    SEL_IBUF
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.297 r  A_TO_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.624     1.921    A_TO_G_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.151 r  A_TO_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.151    A_TO_G[1]
    W6                                                                r  A_TO_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            A_TO_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.184ns  (logic 1.479ns (46.467%)  route 1.704ns (53.533%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  SEL_IBUF_inst/O
                         net (fo=10, routed)          0.941     1.164    SEL_IBUF
    SLICE_X57Y11         LUT6 (Prop_lut6_I2_O)        0.045     1.209 r  A_TO_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.763     1.972    A_TO_G_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.184 r  A_TO_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.184    A_TO_G[0]
    W7                                                                r  A_TO_G[0] (OUT)
  -------------------------------------------------------------------    -------------------





