{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 04 07:58:24 2024 " "Info: Processing started: Mon Nov 04 07:58:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CNC_driver -c CNC_driver --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CNC_driver -c CNC_driver --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk1~reg0 " "Info: Detected ripple clock \"clk1~reg0\" as buffer" {  } { { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 34 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register posi\[1\] register acc\[0\]~reg0 140.51 MHz 7.117 ns Internal " "Info: Clock \"clk\" has Internal fmax of 140.51 MHz between source register \"posi\[1\]\" and destination register \"acc\[0\]~reg0\" (period= 7.117 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.934 ns + Longest register register " "Info: + Longest register to register delay is 6.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns posi\[1\] 1 REG LCFF_X19_Y17_N21 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y17_N21; Fanout = 9; REG Node = 'posi\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { posi[1] } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.053 ns) 1.015 ns Add4~0 2 COMB LCCOMB_X11_Y15_N28 5 " "Info: 2: + IC(0.962 ns) + CELL(0.053 ns) = 1.015 ns; Loc. = LCCOMB_X11_Y15_N28; Fanout = 5; COMB Node = 'Add4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { posi[1] Add4~0 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.154 ns) 2.401 ns acc~0 3 COMB LCCOMB_X22_Y17_N18 1 " "Info: 3: + IC(1.232 ns) + CELL(0.154 ns) = 2.401 ns; Loc. = LCCOMB_X22_Y17_N18; Fanout = 1; COMB Node = 'acc~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { Add4~0 acc~0 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.154 ns) 2.760 ns acc~3 4 COMB LCCOMB_X22_Y17_N8 20 " "Info: 4: + IC(0.205 ns) + CELL(0.154 ns) = 2.760 ns; Loc. = LCCOMB_X22_Y17_N8; Fanout = 20; COMB Node = 'acc~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { acc~0 acc~3 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.516 ns) 4.367 ns Add6~10 5 COMB LCCOMB_X14_Y15_N4 2 " "Info: 5: + IC(1.091 ns) + CELL(0.516 ns) = 4.367 ns; Loc. = LCCOMB_X14_Y15_N4; Fanout = 2; COMB Node = 'Add6~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { acc~3 Add6~10 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.402 ns Add6~14 6 COMB LCCOMB_X14_Y15_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 4.402 ns; Loc. = LCCOMB_X14_Y15_N6; Fanout = 2; COMB Node = 'Add6~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add6~10 Add6~14 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 4.527 ns Add6~17 7 COMB LCCOMB_X14_Y15_N8 5 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 4.527 ns; Loc. = LCCOMB_X14_Y15_N8; Fanout = 5; COMB Node = 'Add6~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add6~14 Add6~17 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.225 ns) 5.035 ns LessThan5~0 8 COMB LCCOMB_X14_Y15_N20 1 " "Info: 8: + IC(0.283 ns) + CELL(0.225 ns) = 5.035 ns; Loc. = LCCOMB_X14_Y15_N20; Fanout = 1; COMB Node = 'LessThan5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { Add6~17 LessThan5~0 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.346 ns) 5.918 ns LessThan5~5 9 COMB LCCOMB_X11_Y15_N16 9 " "Info: 9: + IC(0.537 ns) + CELL(0.346 ns) = 5.918 ns; Loc. = LCCOMB_X11_Y15_N16; Fanout = 9; COMB Node = 'LessThan5~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { LessThan5~0 LessThan5~5 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.503 ns) 6.934 ns acc\[0\]~reg0 10 REG LCFF_X13_Y15_N3 3 " "Info: 10: + IC(0.513 ns) + CELL(0.503 ns) = 6.934 ns; Loc. = LCFF_X13_Y15_N3; Fanout = 3; REG Node = 'acc\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { LessThan5~5 acc[0]~reg0 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 166 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 30.44 % ) " "Info: Total cell delay = 2.111 ns ( 30.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.823 ns ( 69.56 % ) " "Info: Total interconnect delay = 4.823 ns ( 69.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { posi[1] Add4~0 acc~0 acc~3 Add6~10 Add6~14 Add6~17 LessThan5~0 LessThan5~5 acc[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.934 ns" { posi[1] {} Add4~0 {} acc~0 {} acc~3 {} Add6~10 {} Add6~14 {} Add6~17 {} LessThan5~0 {} LessThan5~5 {} acc[0]~reg0 {} } { 0.000ns 0.962ns 1.232ns 0.205ns 1.091ns 0.000ns 0.000ns 0.283ns 0.537ns 0.513ns } { 0.000ns 0.053ns 0.154ns 0.154ns 0.516ns 0.035ns 0.125ns 0.225ns 0.346ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.706 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.647 ns) + CELL(0.712 ns) 3.213 ns clk1~reg0 2 REG LCFF_X11_Y15_N9 4 " "Info: 2: + IC(1.647 ns) + CELL(0.712 ns) = 3.213 ns; Loc. = LCFF_X11_Y15_N9; Fanout = 4; REG Node = 'clk1~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { clk clk1~reg0 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.000 ns) 4.451 ns clk1~reg0clkctrl 3 COMB CLKCTRL_G0 23 " "Info: 3: + IC(1.238 ns) + CELL(0.000 ns) = 4.451 ns; Loc. = CLKCTRL_G0; Fanout = 23; COMB Node = 'clk1~reg0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { clk1~reg0 clk1~reg0clkctrl } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.618 ns) 5.706 ns acc\[0\]~reg0 4 REG LCFF_X13_Y15_N3 3 " "Info: 4: + IC(0.637 ns) + CELL(0.618 ns) = 5.706 ns; Loc. = LCFF_X13_Y15_N3; Fanout = 3; REG Node = 'acc\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { clk1~reg0clkctrl acc[0]~reg0 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 166 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 38.28 % ) " "Info: Total cell delay = 2.184 ns ( 38.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.522 ns ( 61.72 % ) " "Info: Total interconnect delay = 3.522 ns ( 61.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.706 ns" { clk clk1~reg0 clk1~reg0clkctrl acc[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.706 ns" { clk {} clk~combout {} clk1~reg0 {} clk1~reg0clkctrl {} acc[0]~reg0 {} } { 0.000ns 0.000ns 1.647ns 1.238ns 0.637ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.705 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.647 ns) + CELL(0.712 ns) 3.213 ns clk1~reg0 2 REG LCFF_X11_Y15_N9 4 " "Info: 2: + IC(1.647 ns) + CELL(0.712 ns) = 3.213 ns; Loc. = LCFF_X11_Y15_N9; Fanout = 4; REG Node = 'clk1~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { clk clk1~reg0 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.000 ns) 4.451 ns clk1~reg0clkctrl 3 COMB CLKCTRL_G0 23 " "Info: 3: + IC(1.238 ns) + CELL(0.000 ns) = 4.451 ns; Loc. = CLKCTRL_G0; Fanout = 23; COMB Node = 'clk1~reg0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { clk1~reg0 clk1~reg0clkctrl } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.618 ns) 5.705 ns posi\[1\] 4 REG LCFF_X19_Y17_N21 9 " "Info: 4: + IC(0.636 ns) + CELL(0.618 ns) = 5.705 ns; Loc. = LCFF_X19_Y17_N21; Fanout = 9; REG Node = 'posi\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { clk1~reg0clkctrl posi[1] } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 38.28 % ) " "Info: Total cell delay = 2.184 ns ( 38.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.521 ns ( 61.72 % ) " "Info: Total interconnect delay = 3.521 ns ( 61.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.705 ns" { clk clk1~reg0 clk1~reg0clkctrl posi[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.705 ns" { clk {} clk~combout {} clk1~reg0 {} clk1~reg0clkctrl {} posi[1] {} } { 0.000ns 0.000ns 1.647ns 1.238ns 0.636ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.706 ns" { clk clk1~reg0 clk1~reg0clkctrl acc[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.706 ns" { clk {} clk~combout {} clk1~reg0 {} clk1~reg0clkctrl {} acc[0]~reg0 {} } { 0.000ns 0.000ns 1.647ns 1.238ns 0.637ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.705 ns" { clk clk1~reg0 clk1~reg0clkctrl posi[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.705 ns" { clk {} clk~combout {} clk1~reg0 {} clk1~reg0clkctrl {} posi[1] {} } { 0.000ns 0.000ns 1.647ns 1.238ns 0.636ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 166 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 166 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { posi[1] Add4~0 acc~0 acc~3 Add6~10 Add6~14 Add6~17 LessThan5~0 LessThan5~5 acc[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.934 ns" { posi[1] {} Add4~0 {} acc~0 {} acc~3 {} Add6~10 {} Add6~14 {} Add6~17 {} LessThan5~0 {} LessThan5~5 {} acc[0]~reg0 {} } { 0.000ns 0.962ns 1.232ns 0.205ns 1.091ns 0.000ns 0.000ns 0.283ns 0.537ns 0.513ns } { 0.000ns 0.053ns 0.154ns 0.154ns 0.516ns 0.035ns 0.125ns 0.225ns 0.346ns 0.503ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.706 ns" { clk clk1~reg0 clk1~reg0clkctrl acc[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.706 ns" { clk {} clk~combout {} clk1~reg0 {} clk1~reg0clkctrl {} acc[0]~reg0 {} } { 0.000ns 0.000ns 1.647ns 1.238ns 0.637ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.705 ns" { clk clk1~reg0 clk1~reg0clkctrl posi[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.705 ns" { clk {} clk~combout {} clk1~reg0 {} clk1~reg0clkctrl {} posi[1] {} } { 0.000ns 0.000ns 1.647ns 1.238ns 0.636ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "flag_T~reg0 pre_flag clk 2.77 ns " "Info: Found hold time violation between source  pin or register \"flag_T~reg0\" and destination pin or register \"pre_flag\" for clock \"clk\" (Hold time is 2.77 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.249 ns + Largest " "Info: + Largest clock skew is 3.249 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.716 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.647 ns) + CELL(0.712 ns) 3.213 ns clk1~reg0 2 REG LCFF_X11_Y15_N9 4 " "Info: 2: + IC(1.647 ns) + CELL(0.712 ns) = 3.213 ns; Loc. = LCFF_X11_Y15_N9; Fanout = 4; REG Node = 'clk1~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { clk clk1~reg0 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.000 ns) 4.451 ns clk1~reg0clkctrl 3 COMB CLKCTRL_G0 23 " "Info: 3: + IC(1.238 ns) + CELL(0.000 ns) = 4.451 ns; Loc. = CLKCTRL_G0; Fanout = 23; COMB Node = 'clk1~reg0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { clk1~reg0 clk1~reg0clkctrl } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.618 ns) 5.716 ns pre_flag 4 REG LCFF_X29_Y17_N19 2 " "Info: 4: + IC(0.647 ns) + CELL(0.618 ns) = 5.716 ns; Loc. = LCFF_X29_Y17_N19; Fanout = 2; REG Node = 'pre_flag'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { clk1~reg0clkctrl pre_flag } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 38.21 % ) " "Info: Total cell delay = 2.184 ns ( 38.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.532 ns ( 61.79 % ) " "Info: Total interconnect delay = 3.532 ns ( 61.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.716 ns" { clk clk1~reg0 clk1~reg0clkctrl pre_flag } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.716 ns" { clk {} clk~combout {} clk1~reg0 {} clk1~reg0clkctrl {} pre_flag {} } { 0.000ns 0.000ns 1.647ns 1.238ns 0.647ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.467 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 75 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns flag_T~reg0 3 REG LCFF_X29_Y17_N17 5 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X29_Y17_N17; Fanout = 5; REG Node = 'flag_T~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clk~clkctrl flag_T~reg0 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl flag_T~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} flag_T~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.716 ns" { clk clk1~reg0 clk1~reg0clkctrl pre_flag } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.716 ns" { clk {} clk~combout {} clk1~reg0 {} clk1~reg0clkctrl {} pre_flag {} } { 0.000ns 0.000ns 1.647ns 1.238ns 0.647ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl flag_T~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} flag_T~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 34 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.534 ns - Shortest register register " "Info: - Shortest register to register delay is 0.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flag_T~reg0 1 REG LCFF_X29_Y17_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y17_N17; Fanout = 5; REG Node = 'flag_T~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag_T~reg0 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.309 ns) 0.534 ns pre_flag 2 REG LCFF_X29_Y17_N19 2 " "Info: 2: + IC(0.225 ns) + CELL(0.309 ns) = 0.534 ns; Loc. = LCFF_X29_Y17_N19; Fanout = 2; REG Node = 'pre_flag'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { flag_T~reg0 pre_flag } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 57.87 % ) " "Info: Total cell delay = 0.309 ns ( 57.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.225 ns ( 42.13 % ) " "Info: Total interconnect delay = 0.225 ns ( 42.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { flag_T~reg0 pre_flag } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.534 ns" { flag_T~reg0 {} pre_flag {} } { 0.000ns 0.225ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.716 ns" { clk clk1~reg0 clk1~reg0clkctrl pre_flag } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.716 ns" { clk {} clk~combout {} clk1~reg0 {} clk1~reg0clkctrl {} pre_flag {} } { 0.000ns 0.000ns 1.647ns 1.238ns 0.647ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl flag_T~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} flag_T~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { flag_T~reg0 pre_flag } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.534 ns" { flag_T~reg0 {} pre_flag {} } { 0.000ns 0.225ns } { 0.000ns 0.309ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "temp3\[0\]~reg0 LS clk 7.773 ns register " "Info: tsu for register \"temp3\[0\]~reg0\" (data pin = \"LS\", clock pin = \"clk\") is 7.773 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.154 ns + Longest pin register " "Info: + Longest pin to register delay is 10.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns LS 1 PIN PIN_A13 69 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 69; PIN Node = 'LS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LS } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.220 ns) + CELL(0.366 ns) 5.405 ns Equal10~0 2 COMB LCCOMB_X19_Y17_N18 2 " "Info: 2: + IC(4.220 ns) + CELL(0.366 ns) = 5.405 ns; Loc. = LCCOMB_X19_Y17_N18; Fanout = 2; COMB Node = 'Equal10~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.586 ns" { LS Equal10~0 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.366 ns) 6.981 ns always0~4 3 COMB LCCOMB_X25_Y18_N24 2 " "Info: 3: + IC(1.210 ns) + CELL(0.366 ns) = 6.981 ns; Loc. = LCCOMB_X25_Y18_N24; Fanout = 2; COMB Node = 'always0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { Equal10~0 always0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.378 ns) 7.980 ns Nbuff~2 4 COMB LCCOMB_X26_Y17_N8 8 " "Info: 4: + IC(0.621 ns) + CELL(0.378 ns) = 7.980 ns; Loc. = LCCOMB_X26_Y17_N8; Fanout = 8; COMB Node = 'Nbuff~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { always0~4 Nbuff~2 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.154 ns) 8.368 ns always0~5DUPLICATE 5 COMB LCCOMB_X26_Y17_N14 26 " "Info: 5: + IC(0.234 ns) + CELL(0.154 ns) = 8.368 ns; Loc. = LCCOMB_X26_Y17_N14; Fanout = 26; COMB Node = 'always0~5DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.388 ns" { Nbuff~2 always0~5DUPLICATE } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.272 ns) 8.899 ns temp1\[0\]~2 6 COMB LCCOMB_X26_Y17_N20 4 " "Info: 6: + IC(0.259 ns) + CELL(0.272 ns) = 8.899 ns; Loc. = LCCOMB_X26_Y17_N20; Fanout = 4; COMB Node = 'temp1\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { always0~5DUPLICATE temp1[0]~2 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.746 ns) 10.154 ns temp3\[0\]~reg0 7 REG LCFF_X22_Y17_N1 16 " "Info: 7: + IC(0.509 ns) + CELL(0.746 ns) = 10.154 ns; Loc. = LCFF_X22_Y17_N1; Fanout = 16; REG Node = 'temp3\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { temp1[0]~2 temp3[0]~reg0 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.101 ns ( 30.54 % ) " "Info: Total cell delay = 3.101 ns ( 30.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.053 ns ( 69.46 % ) " "Info: Total interconnect delay = 7.053 ns ( 69.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.154 ns" { LS Equal10~0 always0~4 Nbuff~2 always0~5DUPLICATE temp1[0]~2 temp3[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.154 ns" { LS {} LS~combout {} Equal10~0 {} always0~4 {} Nbuff~2 {} always0~5DUPLICATE {} temp1[0]~2 {} temp3[0]~reg0 {} } { 0.000ns 0.000ns 4.220ns 1.210ns 0.621ns 0.234ns 0.259ns 0.509ns } { 0.000ns 0.819ns 0.366ns 0.366ns 0.378ns 0.154ns 0.272ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 34 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.471 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 75 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 75; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 2.471 ns temp3\[0\]~reg0 3 REG LCFF_X22_Y17_N1 16 " "Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X22_Y17_N1; Fanout = 16; REG Node = 'temp3\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clk~clkctrl temp3[0]~reg0 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl temp3[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} temp3[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.154 ns" { LS Equal10~0 always0~4 Nbuff~2 always0~5DUPLICATE temp1[0]~2 temp3[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.154 ns" { LS {} LS~combout {} Equal10~0 {} always0~4 {} Nbuff~2 {} always0~5DUPLICATE {} temp1[0]~2 {} temp3[0]~reg0 {} } { 0.000ns 0.000ns 4.220ns 1.210ns 0.621ns 0.234ns 0.259ns 0.509ns } { 0.000ns 0.819ns 0.366ns 0.366ns 0.378ns 0.154ns 0.272ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl temp3[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} temp3[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk acc\[7\] acc\[7\]~reg0 10.397 ns register " "Info: tco from clock \"clk\" to destination pin \"acc\[7\]\" through register \"acc\[7\]~reg0\" is 10.397 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.706 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.647 ns) + CELL(0.712 ns) 3.213 ns clk1~reg0 2 REG LCFF_X11_Y15_N9 4 " "Info: 2: + IC(1.647 ns) + CELL(0.712 ns) = 3.213 ns; Loc. = LCFF_X11_Y15_N9; Fanout = 4; REG Node = 'clk1~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { clk clk1~reg0 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.000 ns) 4.451 ns clk1~reg0clkctrl 3 COMB CLKCTRL_G0 23 " "Info: 3: + IC(1.238 ns) + CELL(0.000 ns) = 4.451 ns; Loc. = CLKCTRL_G0; Fanout = 23; COMB Node = 'clk1~reg0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { clk1~reg0 clk1~reg0clkctrl } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.618 ns) 5.706 ns acc\[7\]~reg0 4 REG LCFF_X13_Y15_N17 2 " "Info: 4: + IC(0.637 ns) + CELL(0.618 ns) = 5.706 ns; Loc. = LCFF_X13_Y15_N17; Fanout = 2; REG Node = 'acc\[7\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { clk1~reg0clkctrl acc[7]~reg0 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 166 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 38.28 % ) " "Info: Total cell delay = 2.184 ns ( 38.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.522 ns ( 61.72 % ) " "Info: Total interconnect delay = 3.522 ns ( 61.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.706 ns" { clk clk1~reg0 clk1~reg0clkctrl acc[7]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.706 ns" { clk {} clk~combout {} clk1~reg0 {} clk1~reg0clkctrl {} acc[7]~reg0 {} } { 0.000ns 0.000ns 1.647ns 1.238ns 0.637ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 166 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.597 ns + Longest register pin " "Info: + Longest register to pin delay is 4.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns acc\[7\]~reg0 1 REG LCFF_X13_Y15_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y15_N17; Fanout = 2; REG Node = 'acc\[7\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { acc[7]~reg0 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 166 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.453 ns) + CELL(2.144 ns) 4.597 ns acc\[7\] 2 PIN PIN_N1 0 " "Info: 2: + IC(2.453 ns) + CELL(2.144 ns) = 4.597 ns; Loc. = PIN_N1; Fanout = 0; PIN Node = 'acc\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.597 ns" { acc[7]~reg0 acc[7] } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 46.64 % ) " "Info: Total cell delay = 2.144 ns ( 46.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.453 ns ( 53.36 % ) " "Info: Total interconnect delay = 2.453 ns ( 53.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.597 ns" { acc[7]~reg0 acc[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.597 ns" { acc[7]~reg0 {} acc[7] {} } { 0.000ns 2.453ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.706 ns" { clk clk1~reg0 clk1~reg0clkctrl acc[7]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.706 ns" { clk {} clk~combout {} clk1~reg0 {} clk1~reg0clkctrl {} acc[7]~reg0 {} } { 0.000ns 0.000ns 1.647ns 1.238ns 0.637ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.597 ns" { acc[7]~reg0 acc[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.597 ns" { acc[7]~reg0 {} acc[7] {} } { 0.000ns 2.453ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "LS Pulse 9.487 ns Longest " "Info: Longest tpd from source pin \"LS\" to destination pin \"Pulse\" is 9.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns LS 1 PIN PIN_A13 69 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 69; PIN Node = 'LS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LS } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.608 ns) + CELL(0.225 ns) 5.652 ns Pulse~0 2 COMB LCCOMB_X11_Y15_N10 1 " "Info: 2: + IC(4.608 ns) + CELL(0.225 ns) = 5.652 ns; Loc. = LCCOMB_X11_Y15_N10; Fanout = 1; COMB Node = 'Pulse~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.833 ns" { LS Pulse~0 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.691 ns) + CELL(2.144 ns) 9.487 ns Pulse 3 PIN PIN_K1 0 " "Info: 3: + IC(1.691 ns) + CELL(2.144 ns) = 9.487 ns; Loc. = PIN_K1; Fanout = 0; PIN Node = 'Pulse'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.835 ns" { Pulse~0 Pulse } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.188 ns ( 33.60 % ) " "Info: Total cell delay = 3.188 ns ( 33.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.299 ns ( 66.40 % ) " "Info: Total interconnect delay = 6.299 ns ( 66.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.487 ns" { LS Pulse~0 Pulse } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.487 ns" { LS {} LS~combout {} Pulse~0 {} Pulse {} } { 0.000ns 0.000ns 4.608ns 1.691ns } { 0.000ns 0.819ns 0.225ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "acc\[7\]~reg0 N\[7\] clk 2.910 ns register " "Info: th for register \"acc\[7\]~reg0\" (data pin = \"N\[7\]\", clock pin = \"clk\") is 2.910 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.706 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.647 ns) + CELL(0.712 ns) 3.213 ns clk1~reg0 2 REG LCFF_X11_Y15_N9 4 " "Info: 2: + IC(1.647 ns) + CELL(0.712 ns) = 3.213 ns; Loc. = LCFF_X11_Y15_N9; Fanout = 4; REG Node = 'clk1~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { clk clk1~reg0 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.000 ns) 4.451 ns clk1~reg0clkctrl 3 COMB CLKCTRL_G0 23 " "Info: 3: + IC(1.238 ns) + CELL(0.000 ns) = 4.451 ns; Loc. = CLKCTRL_G0; Fanout = 23; COMB Node = 'clk1~reg0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { clk1~reg0 clk1~reg0clkctrl } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.618 ns) 5.706 ns acc\[7\]~reg0 4 REG LCFF_X13_Y15_N17 2 " "Info: 4: + IC(0.637 ns) + CELL(0.618 ns) = 5.706 ns; Loc. = LCFF_X13_Y15_N17; Fanout = 2; REG Node = 'acc\[7\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { clk1~reg0clkctrl acc[7]~reg0 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 166 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 38.28 % ) " "Info: Total cell delay = 2.184 ns ( 38.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.522 ns ( 61.72 % ) " "Info: Total interconnect delay = 3.522 ns ( 61.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.706 ns" { clk clk1~reg0 clk1~reg0clkctrl acc[7]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.706 ns" { clk {} clk~combout {} clk1~reg0 {} clk1~reg0clkctrl {} acc[7]~reg0 {} } { 0.000ns 0.000ns 1.647ns 1.238ns 0.637ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 166 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.945 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns N\[7\] 1 PIN PIN_L2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L2; Fanout = 4; PIN Node = 'N\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[7] } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.493 ns) + CELL(0.491 ns) 2.848 ns Add7~33 2 COMB LCCOMB_X13_Y15_N16 1 " "Info: 2: + IC(1.493 ns) + CELL(0.491 ns) = 2.848 ns; Loc. = LCCOMB_X13_Y15_N16; Fanout = 1; COMB Node = 'Add7~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.984 ns" { N[7] Add7~33 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 2.945 ns acc\[7\]~reg0 3 REG LCFF_X13_Y15_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 2.945 ns; Loc. = LCFF_X13_Y15_N17; Fanout = 2; REG Node = 'acc\[7\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { Add7~33 acc[7]~reg0 } "NODE_NAME" } } { "CNC_driver.v" "" { Text "C:/altera/91sp2/quartus/CNC driver/CNC_driver.v" 166 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.452 ns ( 49.30 % ) " "Info: Total cell delay = 1.452 ns ( 49.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.493 ns ( 50.70 % ) " "Info: Total interconnect delay = 1.493 ns ( 50.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.945 ns" { N[7] Add7~33 acc[7]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.945 ns" { N[7] {} N[7]~combout {} Add7~33 {} acc[7]~reg0 {} } { 0.000ns 0.000ns 1.493ns 0.000ns } { 0.000ns 0.864ns 0.491ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.706 ns" { clk clk1~reg0 clk1~reg0clkctrl acc[7]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.706 ns" { clk {} clk~combout {} clk1~reg0 {} clk1~reg0clkctrl {} acc[7]~reg0 {} } { 0.000ns 0.000ns 1.647ns 1.238ns 0.637ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.945 ns" { N[7] Add7~33 acc[7]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.945 ns" { N[7] {} N[7]~combout {} Add7~33 {} acc[7]~reg0 {} } { 0.000ns 0.000ns 1.493ns 0.000ns } { 0.000ns 0.864ns 0.491ns 0.097ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 04 07:58:24 2024 " "Info: Processing ended: Mon Nov 04 07:58:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
