{"vcs1":{"timestamp_begin":1681691840.852561597, "rt":0.70, "ut":0.24, "st":0.12}}
{"vcselab":{"timestamp_begin":1681691841.583282765, "rt":0.95, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681691842.554873483, "rt":0.64, "ut":0.07, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681691840.557299144}
{"VCS_COMP_START_TIME": 1681691840.557299144}
{"VCS_COMP_END_TIME": 1681691843.833454548}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340348}}
{"stitch_vcselab": {"peak_mem": 222680}}
