
Micromouse-Robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b838  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000212c  0800b9d8  0800b9d8  0000c9d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800db04  0800db04  0000f1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800db04  0800db04  0000eb04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800db0c  0800db0c  0000f1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800db0c  0800db0c  0000eb0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800db10  0800db10  0000eb10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800db14  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000013e8  200001dc  0800dcf0  0000f1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200015c4  0800dcf0  0000f5c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015fe6  00000000  00000000  0000f20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000364b  00000000  00000000  000251f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013d0  00000000  00000000  00028840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fbd  00000000  00000000  00029c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001aa79  00000000  00000000  0002abcd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000188b8  00000000  00000000  00045646  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009fdaf  00000000  00000000  0005defe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fdcad  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006314  00000000  00000000  000fdcf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00104004  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b9c0 	.word	0x0800b9c0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	0800b9c0 	.word	0x0800b9c0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <play_tone>:

/**
 * @brief Play a tone of specific frequency and duration
 */
void play_tone(uint16_t frequency, uint16_t duration_ms)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	460a      	mov	r2, r1
 8000eee:	80fb      	strh	r3, [r7, #6]
 8000ef0:	4613      	mov	r3, r2
 8000ef2:	80bb      	strh	r3, [r7, #4]
    if (frequency == 0) {
 8000ef4:	88fb      	ldrh	r3, [r7, #6]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d106      	bne.n	8000f08 <play_tone+0x24>
        speaker_off();
 8000efa:	f000 f837 	bl	8000f6c <speaker_off>
        HAL_Delay(duration_ms);
 8000efe:	88bb      	ldrh	r3, [r7, #4]
 8000f00:	4618      	mov	r0, r3
 8000f02:	f003 fbeb 	bl	80046dc <HAL_Delay>
        return;
 8000f06:	e02a      	b.n	8000f5e <play_tone+0x7a>
    }

    // Calculate period for desired frequency
    // Timer freq = 84MHz / (prescaler + 1) = 84MHz / 21 = 4MHz
    // Period = Timer_freq / desired_freq = 4000000 / frequency
    uint32_t period = 4000000 / frequency;
 8000f08:	88fb      	ldrh	r3, [r7, #6]
 8000f0a:	4a16      	ldr	r2, [pc, #88]	@ (8000f64 <play_tone+0x80>)
 8000f0c:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f10:	60fb      	str	r3, [r7, #12]
    if (period > 65535) period = 65535; // Clamp to 16-bit
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f18:	d302      	bcc.n	8000f20 <play_tone+0x3c>
 8000f1a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f1e:	60fb      	str	r3, [r7, #12]
    if (period < 20) period = 20;       // Minimum period
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	2b13      	cmp	r3, #19
 8000f24:	d801      	bhi.n	8000f2a <play_tone+0x46>
 8000f26:	2314      	movs	r3, #20
 8000f28:	60fb      	str	r3, [r7, #12]

    // Update timer period
    __HAL_TIM_SET_AUTORELOAD(&htim1, period - 1);
 8000f2a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f68 <play_tone+0x84>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	68fa      	ldr	r2, [r7, #12]
 8000f30:	3a01      	subs	r2, #1
 8000f32:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	3b01      	subs	r3, #1
 8000f38:	4a0b      	ldr	r2, [pc, #44]	@ (8000f68 <play_tone+0x84>)
 8000f3a:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, period / 2); // 50% duty cycle
 8000f3c:	4b0a      	ldr	r3, [pc, #40]	@ (8000f68 <play_tone+0x84>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	68fa      	ldr	r2, [r7, #12]
 8000f42:	0852      	lsrs	r2, r2, #1
 8000f44:	63da      	str	r2, [r3, #60]	@ 0x3c

    // Start PWM
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000f46:	2108      	movs	r1, #8
 8000f48:	4807      	ldr	r0, [pc, #28]	@ (8000f68 <play_tone+0x84>)
 8000f4a:	f005 fe23 	bl	8006b94 <HAL_TIM_PWM_Start>

    // Play for specified duration
    HAL_Delay(duration_ms);
 8000f4e:	88bb      	ldrh	r3, [r7, #4]
 8000f50:	4618      	mov	r0, r3
 8000f52:	f003 fbc3 	bl	80046dc <HAL_Delay>

    // Stop PWM
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8000f56:	2108      	movs	r1, #8
 8000f58:	4803      	ldr	r0, [pc, #12]	@ (8000f68 <play_tone+0x84>)
 8000f5a:	f005 fecb 	bl	8006cf4 <HAL_TIM_PWM_Stop>
}
 8000f5e:	3710      	adds	r7, #16
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	003d0900 	.word	0x003d0900
 8000f68:	2000029c 	.word	0x2000029c

08000f6c <speaker_off>:

/**
 * @brief Turn off speaker
 */
void speaker_off(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8000f70:	2108      	movs	r1, #8
 8000f72:	4802      	ldr	r0, [pc, #8]	@ (8000f7c <speaker_off+0x10>)
 8000f74:	f005 febe 	bl	8006cf4 <HAL_TIM_PWM_Stop>
}
 8000f78:	bf00      	nop
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	2000029c 	.word	0x2000029c

08000f80 <play_startup_tone>:

/**
 * @brief Play startup tone sequence
 */
void play_startup_tone(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
    play_tone(523, 200);  // C5
 8000f84:	21c8      	movs	r1, #200	@ 0xc8
 8000f86:	f240 200b 	movw	r0, #523	@ 0x20b
 8000f8a:	f7ff ffab 	bl	8000ee4 <play_tone>
    play_tone(0, 50);     // Pause
 8000f8e:	2132      	movs	r1, #50	@ 0x32
 8000f90:	2000      	movs	r0, #0
 8000f92:	f7ff ffa7 	bl	8000ee4 <play_tone>
    play_tone(659, 200);  // E5
 8000f96:	21c8      	movs	r1, #200	@ 0xc8
 8000f98:	f240 2093 	movw	r0, #659	@ 0x293
 8000f9c:	f7ff ffa2 	bl	8000ee4 <play_tone>
    play_tone(0, 50);     // Pause
 8000fa0:	2132      	movs	r1, #50	@ 0x32
 8000fa2:	2000      	movs	r0, #0
 8000fa4:	f7ff ff9e 	bl	8000ee4 <play_tone>
    play_tone(784, 300);  // G5
 8000fa8:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8000fac:	f44f 7044 	mov.w	r0, #784	@ 0x310
 8000fb0:	f7ff ff98 	bl	8000ee4 <play_tone>
}
 8000fb4:	bf00      	nop
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <play_confirmation_tone>:

/**
 * @brief Play confirmation tone
 */
void play_confirmation_tone(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
    play_tone(784, 150);  // G5
 8000fbc:	2196      	movs	r1, #150	@ 0x96
 8000fbe:	f44f 7044 	mov.w	r0, #784	@ 0x310
 8000fc2:	f7ff ff8f 	bl	8000ee4 <play_tone>
    play_tone(0, 50);     // Pause
 8000fc6:	2132      	movs	r1, #50	@ 0x32
 8000fc8:	2000      	movs	r0, #0
 8000fca:	f7ff ff8b 	bl	8000ee4 <play_tone>
    play_tone(1047, 200); // C6
 8000fce:	21c8      	movs	r1, #200	@ 0xc8
 8000fd0:	f240 4017 	movw	r0, #1047	@ 0x417
 8000fd4:	f7ff ff86 	bl	8000ee4 <play_tone>
}
 8000fd8:	bf00      	nop
 8000fda:	bd80      	pop	{r7, pc}

08000fdc <play_success_tone>:

/**
 * @brief Play success tone sequence
 */
void play_success_tone(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
    play_tone(523, 100);  // C5
 8000fe0:	2164      	movs	r1, #100	@ 0x64
 8000fe2:	f240 200b 	movw	r0, #523	@ 0x20b
 8000fe6:	f7ff ff7d 	bl	8000ee4 <play_tone>
    play_tone(659, 100);  // E5
 8000fea:	2164      	movs	r1, #100	@ 0x64
 8000fec:	f240 2093 	movw	r0, #659	@ 0x293
 8000ff0:	f7ff ff78 	bl	8000ee4 <play_tone>
    play_tone(784, 100);  // G5
 8000ff4:	2164      	movs	r1, #100	@ 0x64
 8000ff6:	f44f 7044 	mov.w	r0, #784	@ 0x310
 8000ffa:	f7ff ff73 	bl	8000ee4 <play_tone>
    play_tone(1047, 200); // C6
 8000ffe:	21c8      	movs	r1, #200	@ 0xc8
 8001000:	f240 4017 	movw	r0, #1047	@ 0x417
 8001004:	f7ff ff6e 	bl	8000ee4 <play_tone>
    play_tone(0, 100);    // Pause
 8001008:	2164      	movs	r1, #100	@ 0x64
 800100a:	2000      	movs	r0, #0
 800100c:	f7ff ff6a 	bl	8000ee4 <play_tone>
    play_tone(1047, 100); // C6
 8001010:	2164      	movs	r1, #100	@ 0x64
 8001012:	f240 4017 	movw	r0, #1047	@ 0x417
 8001016:	f7ff ff65 	bl	8000ee4 <play_tone>
    play_tone(784, 100);  // G5
 800101a:	2164      	movs	r1, #100	@ 0x64
 800101c:	f44f 7044 	mov.w	r0, #784	@ 0x310
 8001020:	f7ff ff60 	bl	8000ee4 <play_tone>
    play_tone(1047, 300); // C6
 8001024:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8001028:	f240 4017 	movw	r0, #1047	@ 0x417
 800102c:	f7ff ff5a 	bl	8000ee4 <play_tone>
}
 8001030:	bf00      	nop
 8001032:	bd80      	pop	{r7, pc}

08001034 <play_error_tone>:

/**
 * @brief Play error tone sequence
 */
void play_error_tone(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
    for (int i = 0; i < 3; i++) {
 800103a:	2300      	movs	r3, #0
 800103c:	607b      	str	r3, [r7, #4]
 800103e:	e00a      	b.n	8001056 <play_error_tone+0x22>
        play_tone(220, 200);  // A3
 8001040:	21c8      	movs	r1, #200	@ 0xc8
 8001042:	20dc      	movs	r0, #220	@ 0xdc
 8001044:	f7ff ff4e 	bl	8000ee4 <play_tone>
        play_tone(0, 100);    // Pause
 8001048:	2164      	movs	r1, #100	@ 0x64
 800104a:	2000      	movs	r0, #0
 800104c:	f7ff ff4a 	bl	8000ee4 <play_tone>
    for (int i = 0; i < 3; i++) {
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	3301      	adds	r3, #1
 8001054:	607b      	str	r3, [r7, #4]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2b02      	cmp	r3, #2
 800105a:	ddf1      	ble.n	8001040 <play_error_tone+0xc>
    }
}
 800105c:	bf00      	nop
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
	...

08001068 <calculate_optimal_path_from_explored_areas>:

/**
 * @brief Calculate optimal path using ONLY explored areas (MMS algorithm)
 */
void calculate_optimal_path_from_explored_areas(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	f5ad 6d03 	sub.w	sp, sp, #2096	@ 0x830
 800106e:	af00      	add	r7, sp, #0
    send_bluetooth_message("\r\n CALCULATING OPTIMAL PATH FROM EXPLORED AREAS...\r\n");
 8001070:	4863      	ldr	r0, [pc, #396]	@ (8001200 <calculate_optimal_path_from_explored_areas+0x198>)
 8001072:	f000 fc4d 	bl	8001910 <send_bluetooth_message>

    // Reset all distances
    for (int x = 0; x < MAZE_SIZE; x++) {
 8001076:	2300      	movs	r3, #0
 8001078:	f8c7 382c 	str.w	r3, [r7, #2092]	@ 0x82c
 800107c:	e01d      	b.n	80010ba <calculate_optimal_path_from_explored_areas+0x52>
        for (int y = 0; y < MAZE_SIZE; y++) {
 800107e:	2300      	movs	r3, #0
 8001080:	f8c7 3828 	str.w	r3, [r7, #2088]	@ 0x828
 8001084:	e010      	b.n	80010a8 <calculate_optimal_path_from_explored_areas+0x40>
            maze[x][y].distance = MAX_DISTANCE;
 8001086:	495f      	ldr	r1, [pc, #380]	@ (8001204 <calculate_optimal_path_from_explored_areas+0x19c>)
 8001088:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 800108c:	011a      	lsls	r2, r3, #4
 800108e:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 8001092:	4413      	add	r3, r2
 8001094:	011b      	lsls	r3, r3, #4
 8001096:	440b      	add	r3, r1
 8001098:	f242 720f 	movw	r2, #9999	@ 0x270f
 800109c:	601a      	str	r2, [r3, #0]
        for (int y = 0; y < MAZE_SIZE; y++) {
 800109e:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 80010a2:	3301      	adds	r3, #1
 80010a4:	f8c7 3828 	str.w	r3, [r7, #2088]	@ 0x828
 80010a8:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 80010ac:	2b0f      	cmp	r3, #15
 80010ae:	ddea      	ble.n	8001086 <calculate_optimal_path_from_explored_areas+0x1e>
    for (int x = 0; x < MAZE_SIZE; x++) {
 80010b0:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 80010b4:	3301      	adds	r3, #1
 80010b6:	f8c7 382c 	str.w	r3, [r7, #2092]	@ 0x82c
 80010ba:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 80010be:	2b0f      	cmp	r3, #15
 80010c0:	dddd      	ble.n	800107e <calculate_optimal_path_from_explored_areas+0x16>
        }
    }

    // Set goal distances to 0 ONLY if they were visited
    bool goal_found = false;
 80010c2:	2300      	movs	r3, #0
 80010c4:	f887 3827 	strb.w	r3, [r7, #2087]	@ 0x827

    if (maze[goal_x1][goal_y1].visited) {
 80010c8:	4b4f      	ldr	r3, [pc, #316]	@ (8001208 <calculate_optimal_path_from_explored_areas+0x1a0>)
 80010ca:	681a      	ldr	r2, [r3, #0]
 80010cc:	4b4f      	ldr	r3, [pc, #316]	@ (800120c <calculate_optimal_path_from_explored_areas+0x1a4>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	494c      	ldr	r1, [pc, #304]	@ (8001204 <calculate_optimal_path_from_explored_areas+0x19c>)
 80010d2:	0112      	lsls	r2, r2, #4
 80010d4:	4413      	add	r3, r2
 80010d6:	011b      	lsls	r3, r3, #4
 80010d8:	440b      	add	r3, r1
 80010da:	3304      	adds	r3, #4
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d015      	beq.n	800110e <calculate_optimal_path_from_explored_areas+0xa6>
        maze[goal_x1][goal_y1].distance = 0;
 80010e2:	4b49      	ldr	r3, [pc, #292]	@ (8001208 <calculate_optimal_path_from_explored_areas+0x1a0>)
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	4b49      	ldr	r3, [pc, #292]	@ (800120c <calculate_optimal_path_from_explored_areas+0x1a4>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4946      	ldr	r1, [pc, #280]	@ (8001204 <calculate_optimal_path_from_explored_areas+0x19c>)
 80010ec:	0112      	lsls	r2, r2, #4
 80010ee:	4413      	add	r3, r2
 80010f0:	011b      	lsls	r3, r3, #4
 80010f2:	440b      	add	r3, r1
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
        goal_found = true;
 80010f8:	2301      	movs	r3, #1
 80010fa:	f887 3827 	strb.w	r3, [r7, #2087]	@ 0x827
        send_bluetooth_printf("Goal cell (%d,%d) visited\r\n", goal_x1, goal_y1);
 80010fe:	4b42      	ldr	r3, [pc, #264]	@ (8001208 <calculate_optimal_path_from_explored_areas+0x1a0>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a42      	ldr	r2, [pc, #264]	@ (800120c <calculate_optimal_path_from_explored_areas+0x1a4>)
 8001104:	6812      	ldr	r2, [r2, #0]
 8001106:	4619      	mov	r1, r3
 8001108:	4841      	ldr	r0, [pc, #260]	@ (8001210 <calculate_optimal_path_from_explored_areas+0x1a8>)
 800110a:	f000 fc17 	bl	800193c <send_bluetooth_printf>
    }

    if (maze[goal_x2][goal_y1].visited) {
 800110e:	4b41      	ldr	r3, [pc, #260]	@ (8001214 <calculate_optimal_path_from_explored_areas+0x1ac>)
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	4b3e      	ldr	r3, [pc, #248]	@ (800120c <calculate_optimal_path_from_explored_areas+0x1a4>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	493b      	ldr	r1, [pc, #236]	@ (8001204 <calculate_optimal_path_from_explored_areas+0x19c>)
 8001118:	0112      	lsls	r2, r2, #4
 800111a:	4413      	add	r3, r2
 800111c:	011b      	lsls	r3, r3, #4
 800111e:	440b      	add	r3, r1
 8001120:	3304      	adds	r3, #4
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d015      	beq.n	8001154 <calculate_optimal_path_from_explored_areas+0xec>
        maze[goal_x2][goal_y1].distance = 0;
 8001128:	4b3a      	ldr	r3, [pc, #232]	@ (8001214 <calculate_optimal_path_from_explored_areas+0x1ac>)
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	4b37      	ldr	r3, [pc, #220]	@ (800120c <calculate_optimal_path_from_explored_areas+0x1a4>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4934      	ldr	r1, [pc, #208]	@ (8001204 <calculate_optimal_path_from_explored_areas+0x19c>)
 8001132:	0112      	lsls	r2, r2, #4
 8001134:	4413      	add	r3, r2
 8001136:	011b      	lsls	r3, r3, #4
 8001138:	440b      	add	r3, r1
 800113a:	2200      	movs	r2, #0
 800113c:	601a      	str	r2, [r3, #0]
        goal_found = true;
 800113e:	2301      	movs	r3, #1
 8001140:	f887 3827 	strb.w	r3, [r7, #2087]	@ 0x827
        send_bluetooth_printf("Goal cell (%d,%d) visited\r\n", goal_x2, goal_y1);
 8001144:	4b33      	ldr	r3, [pc, #204]	@ (8001214 <calculate_optimal_path_from_explored_areas+0x1ac>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a30      	ldr	r2, [pc, #192]	@ (800120c <calculate_optimal_path_from_explored_areas+0x1a4>)
 800114a:	6812      	ldr	r2, [r2, #0]
 800114c:	4619      	mov	r1, r3
 800114e:	4830      	ldr	r0, [pc, #192]	@ (8001210 <calculate_optimal_path_from_explored_areas+0x1a8>)
 8001150:	f000 fbf4 	bl	800193c <send_bluetooth_printf>
    }

    if (maze[goal_x1][goal_y2].visited) {
 8001154:	4b2c      	ldr	r3, [pc, #176]	@ (8001208 <calculate_optimal_path_from_explored_areas+0x1a0>)
 8001156:	681a      	ldr	r2, [r3, #0]
 8001158:	4b2f      	ldr	r3, [pc, #188]	@ (8001218 <calculate_optimal_path_from_explored_areas+0x1b0>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4929      	ldr	r1, [pc, #164]	@ (8001204 <calculate_optimal_path_from_explored_areas+0x19c>)
 800115e:	0112      	lsls	r2, r2, #4
 8001160:	4413      	add	r3, r2
 8001162:	011b      	lsls	r3, r3, #4
 8001164:	440b      	add	r3, r1
 8001166:	3304      	adds	r3, #4
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d015      	beq.n	800119a <calculate_optimal_path_from_explored_areas+0x132>
        maze[goal_x1][goal_y2].distance = 0;
 800116e:	4b26      	ldr	r3, [pc, #152]	@ (8001208 <calculate_optimal_path_from_explored_areas+0x1a0>)
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	4b29      	ldr	r3, [pc, #164]	@ (8001218 <calculate_optimal_path_from_explored_areas+0x1b0>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4923      	ldr	r1, [pc, #140]	@ (8001204 <calculate_optimal_path_from_explored_areas+0x19c>)
 8001178:	0112      	lsls	r2, r2, #4
 800117a:	4413      	add	r3, r2
 800117c:	011b      	lsls	r3, r3, #4
 800117e:	440b      	add	r3, r1
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
        goal_found = true;
 8001184:	2301      	movs	r3, #1
 8001186:	f887 3827 	strb.w	r3, [r7, #2087]	@ 0x827
        send_bluetooth_printf("Goal cell (%d,%d) visited\r\n", goal_x1, goal_y2);
 800118a:	4b1f      	ldr	r3, [pc, #124]	@ (8001208 <calculate_optimal_path_from_explored_areas+0x1a0>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4a22      	ldr	r2, [pc, #136]	@ (8001218 <calculate_optimal_path_from_explored_areas+0x1b0>)
 8001190:	6812      	ldr	r2, [r2, #0]
 8001192:	4619      	mov	r1, r3
 8001194:	481e      	ldr	r0, [pc, #120]	@ (8001210 <calculate_optimal_path_from_explored_areas+0x1a8>)
 8001196:	f000 fbd1 	bl	800193c <send_bluetooth_printf>
    }

    if (maze[goal_x2][goal_y2].visited) {
 800119a:	4b1e      	ldr	r3, [pc, #120]	@ (8001214 <calculate_optimal_path_from_explored_areas+0x1ac>)
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	4b1e      	ldr	r3, [pc, #120]	@ (8001218 <calculate_optimal_path_from_explored_areas+0x1b0>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4918      	ldr	r1, [pc, #96]	@ (8001204 <calculate_optimal_path_from_explored_areas+0x19c>)
 80011a4:	0112      	lsls	r2, r2, #4
 80011a6:	4413      	add	r3, r2
 80011a8:	011b      	lsls	r3, r3, #4
 80011aa:	440b      	add	r3, r1
 80011ac:	3304      	adds	r3, #4
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d015      	beq.n	80011e0 <calculate_optimal_path_from_explored_areas+0x178>
        maze[goal_x2][goal_y2].distance = 0;
 80011b4:	4b17      	ldr	r3, [pc, #92]	@ (8001214 <calculate_optimal_path_from_explored_areas+0x1ac>)
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	4b17      	ldr	r3, [pc, #92]	@ (8001218 <calculate_optimal_path_from_explored_areas+0x1b0>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4911      	ldr	r1, [pc, #68]	@ (8001204 <calculate_optimal_path_from_explored_areas+0x19c>)
 80011be:	0112      	lsls	r2, r2, #4
 80011c0:	4413      	add	r3, r2
 80011c2:	011b      	lsls	r3, r3, #4
 80011c4:	440b      	add	r3, r1
 80011c6:	2200      	movs	r2, #0
 80011c8:	601a      	str	r2, [r3, #0]
        goal_found = true;
 80011ca:	2301      	movs	r3, #1
 80011cc:	f887 3827 	strb.w	r3, [r7, #2087]	@ 0x827
        send_bluetooth_printf("Goal cell (%d,%d) visited\r\n", goal_x2, goal_y2);
 80011d0:	4b10      	ldr	r3, [pc, #64]	@ (8001214 <calculate_optimal_path_from_explored_areas+0x1ac>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4a10      	ldr	r2, [pc, #64]	@ (8001218 <calculate_optimal_path_from_explored_areas+0x1b0>)
 80011d6:	6812      	ldr	r2, [r2, #0]
 80011d8:	4619      	mov	r1, r3
 80011da:	480d      	ldr	r0, [pc, #52]	@ (8001210 <calculate_optimal_path_from_explored_areas+0x1a8>)
 80011dc:	f000 fbae 	bl	800193c <send_bluetooth_printf>
    }

    if (!goal_found) {
 80011e0:	f897 3827 	ldrb.w	r3, [r7, #2087]	@ 0x827
 80011e4:	f083 0301 	eor.w	r3, r3, #1
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d01a      	beq.n	8001224 <calculate_optimal_path_from_explored_areas+0x1bc>
        send_bluetooth_message(" ERROR: No goal cells were visited during exploration!\r\n");
 80011ee:	480b      	ldr	r0, [pc, #44]	@ (800121c <calculate_optimal_path_from_explored_areas+0x1b4>)
 80011f0:	f000 fb8e 	bl	8001910 <send_bluetooth_message>
        theoretical_minimum = MAX_DISTANCE;
 80011f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001220 <calculate_optimal_path_from_explored_areas+0x1b8>)
 80011f6:	f242 720f 	movw	r2, #9999	@ 0x270f
 80011fa:	601a      	str	r2, [r3, #0]
 80011fc:	e1ba      	b.n	8001574 <calculate_optimal_path_from_explored_areas+0x50c>
 80011fe:	bf00      	nop
 8001200:	0800b9d8 	.word	0x0800b9d8
 8001204:	20000404 	.word	0x20000404
 8001208:	0800d768 	.word	0x0800d768
 800120c:	0800d76c 	.word	0x0800d76c
 8001210:	0800ba14 	.word	0x0800ba14
 8001214:	0800d770 	.word	0x0800d770
 8001218:	0800d774 	.word	0x0800d774
 800121c:	0800ba30 	.word	0x0800ba30
 8001220:	20001454 	.word	0x20001454
        return;
    }

    // Queue implementation for flood fill
    int queue_x[256], queue_y[256];
    int queue_head = 0, queue_tail = 0;
 8001224:	2300      	movs	r3, #0
 8001226:	f8c7 3820 	str.w	r3, [r7, #2080]	@ 0x820
 800122a:	2300      	movs	r3, #0
 800122c:	f8c7 381c 	str.w	r3, [r7, #2076]	@ 0x81c

    // Add visited goal cells to queue
    if (maze[goal_x1][goal_y1].visited && maze[goal_x1][goal_y1].distance == 0) {
 8001230:	4bb8      	ldr	r3, [pc, #736]	@ (8001514 <calculate_optimal_path_from_explored_areas+0x4ac>)
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	4bb8      	ldr	r3, [pc, #736]	@ (8001518 <calculate_optimal_path_from_explored_areas+0x4b0>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	49b8      	ldr	r1, [pc, #736]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 800123a:	0112      	lsls	r2, r2, #4
 800123c:	4413      	add	r3, r2
 800123e:	011b      	lsls	r3, r3, #4
 8001240:	440b      	add	r3, r1
 8001242:	3304      	adds	r3, #4
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d022      	beq.n	8001290 <calculate_optimal_path_from_explored_areas+0x228>
 800124a:	4bb2      	ldr	r3, [pc, #712]	@ (8001514 <calculate_optimal_path_from_explored_areas+0x4ac>)
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	4bb2      	ldr	r3, [pc, #712]	@ (8001518 <calculate_optimal_path_from_explored_areas+0x4b0>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	49b2      	ldr	r1, [pc, #712]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 8001254:	0112      	lsls	r2, r2, #4
 8001256:	4413      	add	r3, r2
 8001258:	011b      	lsls	r3, r3, #4
 800125a:	440b      	add	r3, r1
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d116      	bne.n	8001290 <calculate_optimal_path_from_explored_areas+0x228>
        queue_x[queue_tail] = goal_x1; queue_y[queue_tail++] = goal_y1;
 8001262:	4bac      	ldr	r3, [pc, #688]	@ (8001514 <calculate_optimal_path_from_explored_areas+0x4ac>)
 8001264:	6819      	ldr	r1, [r3, #0]
 8001266:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 800126a:	f5a3 6386 	sub.w	r3, r3, #1072	@ 0x430
 800126e:	f8d7 281c 	ldr.w	r2, [r7, #2076]	@ 0x81c
 8001272:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8001276:	f8d7 381c 	ldr.w	r3, [r7, #2076]	@ 0x81c
 800127a:	1c5a      	adds	r2, r3, #1
 800127c:	f8c7 281c 	str.w	r2, [r7, #2076]	@ 0x81c
 8001280:	4aa5      	ldr	r2, [pc, #660]	@ (8001518 <calculate_optimal_path_from_explored_areas+0x4b0>)
 8001282:	6811      	ldr	r1, [r2, #0]
 8001284:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 8001288:	f5a2 6203 	sub.w	r2, r2, #2096	@ 0x830
 800128c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    }
    if (maze[goal_x2][goal_y1].visited && maze[goal_x2][goal_y1].distance == 0) {
 8001290:	4ba3      	ldr	r3, [pc, #652]	@ (8001520 <calculate_optimal_path_from_explored_areas+0x4b8>)
 8001292:	681a      	ldr	r2, [r3, #0]
 8001294:	4ba0      	ldr	r3, [pc, #640]	@ (8001518 <calculate_optimal_path_from_explored_areas+0x4b0>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	49a0      	ldr	r1, [pc, #640]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 800129a:	0112      	lsls	r2, r2, #4
 800129c:	4413      	add	r3, r2
 800129e:	011b      	lsls	r3, r3, #4
 80012a0:	440b      	add	r3, r1
 80012a2:	3304      	adds	r3, #4
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d022      	beq.n	80012f0 <calculate_optimal_path_from_explored_areas+0x288>
 80012aa:	4b9d      	ldr	r3, [pc, #628]	@ (8001520 <calculate_optimal_path_from_explored_areas+0x4b8>)
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	4b9a      	ldr	r3, [pc, #616]	@ (8001518 <calculate_optimal_path_from_explored_areas+0x4b0>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	499a      	ldr	r1, [pc, #616]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 80012b4:	0112      	lsls	r2, r2, #4
 80012b6:	4413      	add	r3, r2
 80012b8:	011b      	lsls	r3, r3, #4
 80012ba:	440b      	add	r3, r1
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d116      	bne.n	80012f0 <calculate_optimal_path_from_explored_areas+0x288>
        queue_x[queue_tail] = goal_x2; queue_y[queue_tail++] = goal_y1;
 80012c2:	4b97      	ldr	r3, [pc, #604]	@ (8001520 <calculate_optimal_path_from_explored_areas+0x4b8>)
 80012c4:	6819      	ldr	r1, [r3, #0]
 80012c6:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 80012ca:	f5a3 6386 	sub.w	r3, r3, #1072	@ 0x430
 80012ce:	f8d7 281c 	ldr.w	r2, [r7, #2076]	@ 0x81c
 80012d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80012d6:	f8d7 381c 	ldr.w	r3, [r7, #2076]	@ 0x81c
 80012da:	1c5a      	adds	r2, r3, #1
 80012dc:	f8c7 281c 	str.w	r2, [r7, #2076]	@ 0x81c
 80012e0:	4a8d      	ldr	r2, [pc, #564]	@ (8001518 <calculate_optimal_path_from_explored_areas+0x4b0>)
 80012e2:	6811      	ldr	r1, [r2, #0]
 80012e4:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 80012e8:	f5a2 6203 	sub.w	r2, r2, #2096	@ 0x830
 80012ec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    }
    if (maze[goal_x1][goal_y2].visited && maze[goal_x1][goal_y2].distance == 0) {
 80012f0:	4b88      	ldr	r3, [pc, #544]	@ (8001514 <calculate_optimal_path_from_explored_areas+0x4ac>)
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	4b8b      	ldr	r3, [pc, #556]	@ (8001524 <calculate_optimal_path_from_explored_areas+0x4bc>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4988      	ldr	r1, [pc, #544]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 80012fa:	0112      	lsls	r2, r2, #4
 80012fc:	4413      	add	r3, r2
 80012fe:	011b      	lsls	r3, r3, #4
 8001300:	440b      	add	r3, r1
 8001302:	3304      	adds	r3, #4
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d022      	beq.n	8001350 <calculate_optimal_path_from_explored_areas+0x2e8>
 800130a:	4b82      	ldr	r3, [pc, #520]	@ (8001514 <calculate_optimal_path_from_explored_areas+0x4ac>)
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	4b85      	ldr	r3, [pc, #532]	@ (8001524 <calculate_optimal_path_from_explored_areas+0x4bc>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4982      	ldr	r1, [pc, #520]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 8001314:	0112      	lsls	r2, r2, #4
 8001316:	4413      	add	r3, r2
 8001318:	011b      	lsls	r3, r3, #4
 800131a:	440b      	add	r3, r1
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d116      	bne.n	8001350 <calculate_optimal_path_from_explored_areas+0x2e8>
        queue_x[queue_tail] = goal_x1; queue_y[queue_tail++] = goal_y2;
 8001322:	4b7c      	ldr	r3, [pc, #496]	@ (8001514 <calculate_optimal_path_from_explored_areas+0x4ac>)
 8001324:	6819      	ldr	r1, [r3, #0]
 8001326:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 800132a:	f5a3 6386 	sub.w	r3, r3, #1072	@ 0x430
 800132e:	f8d7 281c 	ldr.w	r2, [r7, #2076]	@ 0x81c
 8001332:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8001336:	f8d7 381c 	ldr.w	r3, [r7, #2076]	@ 0x81c
 800133a:	1c5a      	adds	r2, r3, #1
 800133c:	f8c7 281c 	str.w	r2, [r7, #2076]	@ 0x81c
 8001340:	4a78      	ldr	r2, [pc, #480]	@ (8001524 <calculate_optimal_path_from_explored_areas+0x4bc>)
 8001342:	6811      	ldr	r1, [r2, #0]
 8001344:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 8001348:	f5a2 6203 	sub.w	r2, r2, #2096	@ 0x830
 800134c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    }
    if (maze[goal_x2][goal_y2].visited && maze[goal_x2][goal_y2].distance == 0) {
 8001350:	4b73      	ldr	r3, [pc, #460]	@ (8001520 <calculate_optimal_path_from_explored_areas+0x4b8>)
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	4b73      	ldr	r3, [pc, #460]	@ (8001524 <calculate_optimal_path_from_explored_areas+0x4bc>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4970      	ldr	r1, [pc, #448]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 800135a:	0112      	lsls	r2, r2, #4
 800135c:	4413      	add	r3, r2
 800135e:	011b      	lsls	r3, r3, #4
 8001360:	440b      	add	r3, r1
 8001362:	3304      	adds	r3, #4
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d022      	beq.n	80013b0 <calculate_optimal_path_from_explored_areas+0x348>
 800136a:	4b6d      	ldr	r3, [pc, #436]	@ (8001520 <calculate_optimal_path_from_explored_areas+0x4b8>)
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	4b6d      	ldr	r3, [pc, #436]	@ (8001524 <calculate_optimal_path_from_explored_areas+0x4bc>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	496a      	ldr	r1, [pc, #424]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 8001374:	0112      	lsls	r2, r2, #4
 8001376:	4413      	add	r3, r2
 8001378:	011b      	lsls	r3, r3, #4
 800137a:	440b      	add	r3, r1
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d116      	bne.n	80013b0 <calculate_optimal_path_from_explored_areas+0x348>
        queue_x[queue_tail] = goal_x2; queue_y[queue_tail++] = goal_y2;
 8001382:	4b67      	ldr	r3, [pc, #412]	@ (8001520 <calculate_optimal_path_from_explored_areas+0x4b8>)
 8001384:	6819      	ldr	r1, [r3, #0]
 8001386:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 800138a:	f5a3 6386 	sub.w	r3, r3, #1072	@ 0x430
 800138e:	f8d7 281c 	ldr.w	r2, [r7, #2076]	@ 0x81c
 8001392:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8001396:	f8d7 381c 	ldr.w	r3, [r7, #2076]	@ 0x81c
 800139a:	1c5a      	adds	r2, r3, #1
 800139c:	f8c7 281c 	str.w	r2, [r7, #2076]	@ 0x81c
 80013a0:	4a60      	ldr	r2, [pc, #384]	@ (8001524 <calculate_optimal_path_from_explored_areas+0x4bc>)
 80013a2:	6811      	ldr	r1, [r2, #0]
 80013a4:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 80013a8:	f5a2 6203 	sub.w	r2, r2, #2096	@ 0x830
 80013ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    }

    int updates = 0;
 80013b0:	2300      	movs	r3, #0
 80013b2:	f8c7 3818 	str.w	r3, [r7, #2072]	@ 0x818

    // Run flood fill ONLY through explored areas
    while (queue_head < queue_tail) {
 80013b6:	e0c7      	b.n	8001548 <calculate_optimal_path_from_explored_areas+0x4e0>
        int x = queue_x[queue_head];
 80013b8:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 80013bc:	f5a3 6386 	sub.w	r3, r3, #1072	@ 0x430
 80013c0:	f8d7 2820 	ldr.w	r2, [r7, #2080]	@ 0x820
 80013c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013c8:	f8c7 3810 	str.w	r3, [r7, #2064]	@ 0x810
        int y = queue_y[queue_head++];
 80013cc:	f8d7 3820 	ldr.w	r3, [r7, #2080]	@ 0x820
 80013d0:	1c5a      	adds	r2, r3, #1
 80013d2:	f8c7 2820 	str.w	r2, [r7, #2080]	@ 0x820
 80013d6:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 80013da:	f5a2 6203 	sub.w	r2, r2, #2096	@ 0x830
 80013de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013e2:	f8c7 380c 	str.w	r3, [r7, #2060]	@ 0x80c

        for (int dir = 0; dir < 4; dir++) {
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8c7 3814 	str.w	r3, [r7, #2068]	@ 0x814
 80013ec:	e0a7      	b.n	800153e <calculate_optimal_path_from_explored_areas+0x4d6>
            int nx = x + dx[dir];
 80013ee:	4a4e      	ldr	r2, [pc, #312]	@ (8001528 <calculate_optimal_path_from_explored_areas+0x4c0>)
 80013f0:	f8d7 3814 	ldr.w	r3, [r7, #2068]	@ 0x814
 80013f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013f8:	f8d7 2810 	ldr.w	r2, [r7, #2064]	@ 0x810
 80013fc:	4413      	add	r3, r2
 80013fe:	f8c7 3808 	str.w	r3, [r7, #2056]	@ 0x808
            int ny = y + dy[dir];
 8001402:	4a4a      	ldr	r2, [pc, #296]	@ (800152c <calculate_optimal_path_from_explored_areas+0x4c4>)
 8001404:	f8d7 3814 	ldr.w	r3, [r7, #2068]	@ 0x814
 8001408:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800140c:	f8d7 280c 	ldr.w	r2, [r7, #2060]	@ 0x80c
 8001410:	4413      	add	r3, r2
 8001412:	f8c7 3804 	str.w	r3, [r7, #2052]	@ 0x804

            // CRITICAL: Only process VISITED cells with no walls
            if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE &&
 8001416:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 800141a:	2b00      	cmp	r3, #0
 800141c:	f2c0 808a 	blt.w	8001534 <calculate_optimal_path_from_explored_areas+0x4cc>
 8001420:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 8001424:	2b0f      	cmp	r3, #15
 8001426:	f300 8085 	bgt.w	8001534 <calculate_optimal_path_from_explored_areas+0x4cc>
 800142a:	f8d7 3804 	ldr.w	r3, [r7, #2052]	@ 0x804
 800142e:	2b00      	cmp	r3, #0
 8001430:	f2c0 8080 	blt.w	8001534 <calculate_optimal_path_from_explored_areas+0x4cc>
 8001434:	f8d7 3804 	ldr.w	r3, [r7, #2052]	@ 0x804
 8001438:	2b0f      	cmp	r3, #15
 800143a:	dc7b      	bgt.n	8001534 <calculate_optimal_path_from_explored_areas+0x4cc>
                maze[nx][ny].visited &&  // Must be visited/explored
 800143c:	4937      	ldr	r1, [pc, #220]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 800143e:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 8001442:	011a      	lsls	r2, r3, #4
 8001444:	f8d7 3804 	ldr.w	r3, [r7, #2052]	@ 0x804
 8001448:	4413      	add	r3, r2
 800144a:	011b      	lsls	r3, r3, #4
 800144c:	440b      	add	r3, r1
 800144e:	3304      	adds	r3, #4
 8001450:	781b      	ldrb	r3, [r3, #0]
            if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE &&
 8001452:	2b00      	cmp	r3, #0
 8001454:	d06e      	beq.n	8001534 <calculate_optimal_path_from_explored_areas+0x4cc>
                !maze[x][y].walls[dir]) { // No wall between cells
 8001456:	4931      	ldr	r1, [pc, #196]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 8001458:	f8d7 3810 	ldr.w	r3, [r7, #2064]	@ 0x810
 800145c:	011a      	lsls	r2, r3, #4
 800145e:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 8001462:	4413      	add	r3, r2
 8001464:	011b      	lsls	r3, r3, #4
 8001466:	18ca      	adds	r2, r1, r3
 8001468:	f8d7 3814 	ldr.w	r3, [r7, #2068]	@ 0x814
 800146c:	4413      	add	r3, r2
 800146e:	3305      	adds	r3, #5
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	f083 0301 	eor.w	r3, r3, #1
 8001476:	b2db      	uxtb	r3, r3
                maze[nx][ny].visited &&  // Must be visited/explored
 8001478:	2b00      	cmp	r3, #0
 800147a:	d05b      	beq.n	8001534 <calculate_optimal_path_from_explored_areas+0x4cc>

                int new_dist = maze[x][y].distance + 1;
 800147c:	4927      	ldr	r1, [pc, #156]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 800147e:	f8d7 3810 	ldr.w	r3, [r7, #2064]	@ 0x810
 8001482:	011a      	lsls	r2, r3, #4
 8001484:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 8001488:	4413      	add	r3, r2
 800148a:	011b      	lsls	r3, r3, #4
 800148c:	440b      	add	r3, r1
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	3301      	adds	r3, #1
 8001492:	f8c7 3800 	str.w	r3, [r7, #2048]	@ 0x800
                if (new_dist < maze[nx][ny].distance) {
 8001496:	4921      	ldr	r1, [pc, #132]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 8001498:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 800149c:	011a      	lsls	r2, r3, #4
 800149e:	f8d7 3804 	ldr.w	r3, [r7, #2052]	@ 0x804
 80014a2:	4413      	add	r3, r2
 80014a4:	011b      	lsls	r3, r3, #4
 80014a6:	440b      	add	r3, r1
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f8d7 2800 	ldr.w	r2, [r7, #2048]	@ 0x800
 80014ae:	429a      	cmp	r2, r3
 80014b0:	da40      	bge.n	8001534 <calculate_optimal_path_from_explored_areas+0x4cc>
                    maze[nx][ny].distance = new_dist;
 80014b2:	491a      	ldr	r1, [pc, #104]	@ (800151c <calculate_optimal_path_from_explored_areas+0x4b4>)
 80014b4:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 80014b8:	011a      	lsls	r2, r3, #4
 80014ba:	f8d7 3804 	ldr.w	r3, [r7, #2052]	@ 0x804
 80014be:	4413      	add	r3, r2
 80014c0:	011b      	lsls	r3, r3, #4
 80014c2:	440b      	add	r3, r1
 80014c4:	f8d7 2800 	ldr.w	r2, [r7, #2048]	@ 0x800
 80014c8:	601a      	str	r2, [r3, #0]
                    if (queue_tail < 255) {
 80014ca:	f8d7 381c 	ldr.w	r3, [r7, #2076]	@ 0x81c
 80014ce:	2bfe      	cmp	r3, #254	@ 0xfe
 80014d0:	dc1c      	bgt.n	800150c <calculate_optimal_path_from_explored_areas+0x4a4>
                        queue_x[queue_tail] = nx;
 80014d2:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 80014d6:	f5a3 6386 	sub.w	r3, r3, #1072	@ 0x430
 80014da:	f8d7 281c 	ldr.w	r2, [r7, #2076]	@ 0x81c
 80014de:	f8d7 1808 	ldr.w	r1, [r7, #2056]	@ 0x808
 80014e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                        queue_y[queue_tail++] = ny;
 80014e6:	f8d7 381c 	ldr.w	r3, [r7, #2076]	@ 0x81c
 80014ea:	1c5a      	adds	r2, r3, #1
 80014ec:	f8c7 281c 	str.w	r2, [r7, #2076]	@ 0x81c
 80014f0:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 80014f4:	f5a2 6203 	sub.w	r2, r2, #2096	@ 0x830
 80014f8:	f8d7 1804 	ldr.w	r1, [r7, #2052]	@ 0x804
 80014fc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    } else {
                        send_bluetooth_message("Queue overflow!\r\n");
                        break;
                    }
                    updates++;
 8001500:	f8d7 3818 	ldr.w	r3, [r7, #2072]	@ 0x818
 8001504:	3301      	adds	r3, #1
 8001506:	f8c7 3818 	str.w	r3, [r7, #2072]	@ 0x818
 800150a:	e013      	b.n	8001534 <calculate_optimal_path_from_explored_areas+0x4cc>
                        send_bluetooth_message("Queue overflow!\r\n");
 800150c:	4808      	ldr	r0, [pc, #32]	@ (8001530 <calculate_optimal_path_from_explored_areas+0x4c8>)
 800150e:	f000 f9ff 	bl	8001910 <send_bluetooth_message>
                        break;
 8001512:	e019      	b.n	8001548 <calculate_optimal_path_from_explored_areas+0x4e0>
 8001514:	0800d768 	.word	0x0800d768
 8001518:	0800d76c 	.word	0x0800d76c
 800151c:	20000404 	.word	0x20000404
 8001520:	0800d770 	.word	0x0800d770
 8001524:	0800d774 	.word	0x0800d774
 8001528:	0800d748 	.word	0x0800d748
 800152c:	0800d758 	.word	0x0800d758
 8001530:	0800ba6c 	.word	0x0800ba6c
        for (int dir = 0; dir < 4; dir++) {
 8001534:	f8d7 3814 	ldr.w	r3, [r7, #2068]	@ 0x814
 8001538:	3301      	adds	r3, #1
 800153a:	f8c7 3814 	str.w	r3, [r7, #2068]	@ 0x814
 800153e:	f8d7 3814 	ldr.w	r3, [r7, #2068]	@ 0x814
 8001542:	2b03      	cmp	r3, #3
 8001544:	f77f af53 	ble.w	80013ee <calculate_optimal_path_from_explored_areas+0x386>
    while (queue_head < queue_tail) {
 8001548:	f8d7 2820 	ldr.w	r2, [r7, #2080]	@ 0x820
 800154c:	f8d7 381c 	ldr.w	r3, [r7, #2076]	@ 0x81c
 8001550:	429a      	cmp	r2, r3
 8001552:	f6ff af31 	blt.w	80013b8 <calculate_optimal_path_from_explored_areas+0x350>
            }
        }
    }

    // Get theoretical minimum from explored path
    theoretical_minimum = maze[0][0].distance;
 8001556:	4b09      	ldr	r3, [pc, #36]	@ (800157c <calculate_optimal_path_from_explored_areas+0x514>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4a09      	ldr	r2, [pc, #36]	@ (8001580 <calculate_optimal_path_from_explored_areas+0x518>)
 800155c:	6013      	str	r3, [r2, #0]

    send_bluetooth_printf("[PATH ANALYSIS] Optimal path through explored areas: %d steps\r\n", theoretical_minimum);
 800155e:	4b08      	ldr	r3, [pc, #32]	@ (8001580 <calculate_optimal_path_from_explored_areas+0x518>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4619      	mov	r1, r3
 8001564:	4807      	ldr	r0, [pc, #28]	@ (8001584 <calculate_optimal_path_from_explored_areas+0x51c>)
 8001566:	f000 f9e9 	bl	800193c <send_bluetooth_printf>
    send_bluetooth_printf("[PATH ANALYSIS] Flood fill updates: %d\r\n", updates);
 800156a:	f8d7 1818 	ldr.w	r1, [r7, #2072]	@ 0x818
 800156e:	4806      	ldr	r0, [pc, #24]	@ (8001588 <calculate_optimal_path_from_explored_areas+0x520>)
 8001570:	f000 f9e4 	bl	800193c <send_bluetooth_printf>
}
 8001574:	f507 6703 	add.w	r7, r7, #2096	@ 0x830
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	20000404 	.word	0x20000404
 8001580:	20001454 	.word	0x20001454
 8001584:	0800ba80 	.word	0x0800ba80
 8001588:	0800bac0 	.word	0x0800bac0

0800158c <analyze_championship_maze_performance>:

/**
 * @brief Comprehensive championship maze performance analysis (MMS style)
 */
void analyze_championship_maze_performance(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b086      	sub	sp, #24
 8001590:	af00      	add	r7, sp, #0
    send_bluetooth_message("\r\n=== CHAMPIONSHIP PERFORMANCE ANALYSIS ===\r\n");
 8001592:	4872      	ldr	r0, [pc, #456]	@ (800175c <analyze_championship_maze_performance+0x1d0>)
 8001594:	f000 f9bc 	bl	8001910 <send_bluetooth_message>

    // Calculate exploration efficiency
    int cells_visited = 0;
 8001598:	2300      	movs	r3, #0
 800159a:	617b      	str	r3, [r7, #20]
    int total_cells = MAZE_SIZE * MAZE_SIZE;
 800159c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015a0:	60bb      	str	r3, [r7, #8]

    for (int x = 0; x < MAZE_SIZE; x++) {
 80015a2:	2300      	movs	r3, #0
 80015a4:	613b      	str	r3, [r7, #16]
 80015a6:	e019      	b.n	80015dc <analyze_championship_maze_performance+0x50>
        for (int y = 0; y < MAZE_SIZE; y++) {
 80015a8:	2300      	movs	r3, #0
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	e010      	b.n	80015d0 <analyze_championship_maze_performance+0x44>
            if (maze[x][y].visited) {
 80015ae:	496c      	ldr	r1, [pc, #432]	@ (8001760 <analyze_championship_maze_performance+0x1d4>)
 80015b0:	693b      	ldr	r3, [r7, #16]
 80015b2:	011a      	lsls	r2, r3, #4
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	4413      	add	r3, r2
 80015b8:	011b      	lsls	r3, r3, #4
 80015ba:	440b      	add	r3, r1
 80015bc:	3304      	adds	r3, #4
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d002      	beq.n	80015ca <analyze_championship_maze_performance+0x3e>
                cells_visited++;
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	3301      	adds	r3, #1
 80015c8:	617b      	str	r3, [r7, #20]
        for (int y = 0; y < MAZE_SIZE; y++) {
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	3301      	adds	r3, #1
 80015ce:	60fb      	str	r3, [r7, #12]
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	2b0f      	cmp	r3, #15
 80015d4:	ddeb      	ble.n	80015ae <analyze_championship_maze_performance+0x22>
    for (int x = 0; x < MAZE_SIZE; x++) {
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	3301      	adds	r3, #1
 80015da:	613b      	str	r3, [r7, #16]
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	2b0f      	cmp	r3, #15
 80015e0:	dde2      	ble.n	80015a8 <analyze_championship_maze_performance+0x1c>
            }
        }
    }

    float exploration_efficiency = (float)cells_visited / total_cells * 100.0f;
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	ee07 3a90 	vmov	s15, r3
 80015e8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	ee07 3a90 	vmov	s15, r3
 80015f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015fa:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8001764 <analyze_championship_maze_performance+0x1d8>
 80015fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001602:	edc7 7a01 	vstr	s15, [r7, #4]

    send_bluetooth_message(" EXPLORATION METRICS:\r\n");
 8001606:	4858      	ldr	r0, [pc, #352]	@ (8001768 <analyze_championship_maze_performance+0x1dc>)
 8001608:	f000 f982 	bl	8001910 <send_bluetooth_message>
    send_bluetooth_printf(" Exploration Efficiency: %.1f%%\r\n", exploration_efficiency);
 800160c:	6878      	ldr	r0, [r7, #4]
 800160e:	f7fe ffa3 	bl	8000558 <__aeabi_f2d>
 8001612:	4602      	mov	r2, r0
 8001614:	460b      	mov	r3, r1
 8001616:	4855      	ldr	r0, [pc, #340]	@ (800176c <analyze_championship_maze_performance+0x1e0>)
 8001618:	f000 f990 	bl	800193c <send_bluetooth_printf>
    send_bluetooth_printf(" Cells Visited: %d/%d\r\n", cells_visited, total_cells);
 800161c:	68ba      	ldr	r2, [r7, #8]
 800161e:	6979      	ldr	r1, [r7, #20]
 8001620:	4853      	ldr	r0, [pc, #332]	@ (8001770 <analyze_championship_maze_performance+0x1e4>)
 8001622:	f000 f98b 	bl	800193c <send_bluetooth_printf>
    send_bluetooth_printf(" Total Exploration Steps: %d moves\r\n", exploration_steps);
 8001626:	4b53      	ldr	r3, [pc, #332]	@ (8001774 <analyze_championship_maze_performance+0x1e8>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4619      	mov	r1, r3
 800162c:	4852      	ldr	r0, [pc, #328]	@ (8001778 <analyze_championship_maze_performance+0x1ec>)
 800162e:	f000 f985 	bl	800193c <send_bluetooth_printf>

    send_bluetooth_message("\r\n OPTIMAL PATH ANALYSIS:\r\n");
 8001632:	4852      	ldr	r0, [pc, #328]	@ (800177c <analyze_championship_maze_performance+0x1f0>)
 8001634:	f000 f96c 	bl	8001910 <send_bluetooth_message>
    if (theoretical_minimum < MAX_DISTANCE) {
 8001638:	4b51      	ldr	r3, [pc, #324]	@ (8001780 <analyze_championship_maze_performance+0x1f4>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f242 720e 	movw	r2, #9998	@ 0x270e
 8001640:	4293      	cmp	r3, r2
 8001642:	dc0c      	bgt.n	800165e <analyze_championship_maze_performance+0xd2>
        send_bluetooth_printf(" Best Path Through Explored Areas: %d steps\r\n", theoretical_minimum);
 8001644:	4b4e      	ldr	r3, [pc, #312]	@ (8001780 <analyze_championship_maze_performance+0x1f4>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4619      	mov	r1, r3
 800164a:	484e      	ldr	r0, [pc, #312]	@ (8001784 <analyze_championship_maze_performance+0x1f8>)
 800164c:	f000 f976 	bl	800193c <send_bluetooth_printf>
        send_bluetooth_message(" Path Knowledge:  COMPLETE for explored regions\r\n");
 8001650:	484d      	ldr	r0, [pc, #308]	@ (8001788 <analyze_championship_maze_performance+0x1fc>)
 8001652:	f000 f95d 	bl	8001910 <send_bluetooth_message>
        send_bluetooth_message(" Algorithm Efficiency:  CHAMPIONSHIP LEVEL\r\n");
 8001656:	484d      	ldr	r0, [pc, #308]	@ (800178c <analyze_championship_maze_performance+0x200>)
 8001658:	f000 f95a 	bl	8001910 <send_bluetooth_message>
 800165c:	e005      	b.n	800166a <analyze_championship_maze_performance+0xde>
    } else {
        send_bluetooth_message("  No path found through explored areas!\r\n");
 800165e:	484c      	ldr	r0, [pc, #304]	@ (8001790 <analyze_championship_maze_performance+0x204>)
 8001660:	f000 f956 	bl	8001910 <send_bluetooth_message>
        send_bluetooth_message(" Check if center was reached and start is accessible\r\n");
 8001664:	484b      	ldr	r0, [pc, #300]	@ (8001794 <analyze_championship_maze_performance+0x208>)
 8001666:	f000 f953 	bl	8001910 <send_bluetooth_message>
    }

    // Performance rating based on exploration efficiency
    send_bluetooth_message("\r\n PERFORMANCE RATING:\r\n");
 800166a:	484b      	ldr	r0, [pc, #300]	@ (8001798 <analyze_championship_maze_performance+0x20c>)
 800166c:	f000 f950 	bl	8001910 <send_bluetooth_message>
    if (exploration_efficiency <= 50.0f && theoretical_minimum < MAX_DISTANCE) {
 8001670:	edd7 7a01 	vldr	s15, [r7, #4]
 8001674:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800179c <analyze_championship_maze_performance+0x210>
 8001678:	eef4 7ac7 	vcmpe.f32	s15, s14
 800167c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001680:	d80c      	bhi.n	800169c <analyze_championship_maze_performance+0x110>
 8001682:	4b3f      	ldr	r3, [pc, #252]	@ (8001780 <analyze_championship_maze_performance+0x1f4>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f242 720e 	movw	r2, #9998	@ 0x270e
 800168a:	4293      	cmp	r3, r2
 800168c:	dc06      	bgt.n	800169c <analyze_championship_maze_performance+0x110>
        send_bluetooth_message("  CHAMPIONSHIP LEVEL\r\n");
 800168e:	4844      	ldr	r0, [pc, #272]	@ (80017a0 <analyze_championship_maze_performance+0x214>)
 8001690:	f000 f93e 	bl	8001910 <send_bluetooth_message>
        send_bluetooth_message("  Efficient exploration with optimal path knowledge!\r\n");
 8001694:	4843      	ldr	r0, [pc, #268]	@ (80017a4 <analyze_championship_maze_performance+0x218>)
 8001696:	f000 f93b 	bl	8001910 <send_bluetooth_message>
 800169a:	e025      	b.n	80016e8 <analyze_championship_maze_performance+0x15c>
    } else if (exploration_efficiency <= 65.0f) {
 800169c:	edd7 7a01 	vldr	s15, [r7, #4]
 80016a0:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 80017a8 <analyze_championship_maze_performance+0x21c>
 80016a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ac:	d806      	bhi.n	80016bc <analyze_championship_maze_performance+0x130>
        send_bluetooth_message("  COMPETITION READY\r\n");
 80016ae:	483f      	ldr	r0, [pc, #252]	@ (80017ac <analyze_championship_maze_performance+0x220>)
 80016b0:	f000 f92e 	bl	8001910 <send_bluetooth_message>
        send_bluetooth_message("  Good exploration efficiency with complete maze knowledge\r\n");
 80016b4:	483e      	ldr	r0, [pc, #248]	@ (80017b0 <analyze_championship_maze_performance+0x224>)
 80016b6:	f000 f92b 	bl	8001910 <send_bluetooth_message>
 80016ba:	e015      	b.n	80016e8 <analyze_championship_maze_performance+0x15c>
    } else if (exploration_efficiency <= 80.0f) {
 80016bc:	edd7 7a01 	vldr	s15, [r7, #4]
 80016c0:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 80017b4 <analyze_championship_maze_performance+0x228>
 80016c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016cc:	d806      	bhi.n	80016dc <analyze_championship_maze_performance+0x150>
        send_bluetooth_message("  GOOD PERFORMANCE\r\n");
 80016ce:	483a      	ldr	r0, [pc, #232]	@ (80017b8 <analyze_championship_maze_performance+0x22c>)
 80016d0:	f000 f91e 	bl	8001910 <send_bluetooth_message>
        send_bluetooth_message("  Solid exploration, room for optimization\r\n");
 80016d4:	4839      	ldr	r0, [pc, #228]	@ (80017bc <analyze_championship_maze_performance+0x230>)
 80016d6:	f000 f91b 	bl	8001910 <send_bluetooth_message>
 80016da:	e005      	b.n	80016e8 <analyze_championship_maze_performance+0x15c>
    } else {
        send_bluetooth_message("  NEEDS OPTIMIZATION\r\n");
 80016dc:	4838      	ldr	r0, [pc, #224]	@ (80017c0 <analyze_championship_maze_performance+0x234>)
 80016de:	f000 f917 	bl	8001910 <send_bluetooth_message>
        send_bluetooth_message("  Over-exploration detected, improve search termination\r\n");
 80016e2:	4838      	ldr	r0, [pc, #224]	@ (80017c4 <analyze_championship_maze_performance+0x238>)
 80016e4:	f000 f914 	bl	8001910 <send_bluetooth_message>
    }

    // Championship recommendations
    send_bluetooth_message("\r\n CHAMPIONSHIP RECOMMENDATIONS:\r\n");
 80016e8:	4837      	ldr	r0, [pc, #220]	@ (80017c8 <analyze_championship_maze_performance+0x23c>)
 80016ea:	f000 f911 	bl	8001910 <send_bluetooth_message>
    if (exploration_efficiency <= 50.0f && theoretical_minimum < MAX_DISTANCE) {
 80016ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80016f2:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800179c <analyze_championship_maze_performance+0x210>
 80016f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016fe:	d80f      	bhi.n	8001720 <analyze_championship_maze_performance+0x194>
 8001700:	4b1f      	ldr	r3, [pc, #124]	@ (8001780 <analyze_championship_maze_performance+0x1f4>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f242 720e 	movw	r2, #9998	@ 0x270e
 8001708:	4293      	cmp	r3, r2
 800170a:	dc09      	bgt.n	8001720 <analyze_championship_maze_performance+0x194>
        send_bluetooth_message("  Excellent exploration efficiency! Championship ready!\r\n");
 800170c:	482f      	ldr	r0, [pc, #188]	@ (80017cc <analyze_championship_maze_performance+0x240>)
 800170e:	f000 f8ff 	bl	8001910 <send_bluetooth_message>
        send_bluetooth_message("  Optimal path knowledge complete!\r\n");
 8001712:	482f      	ldr	r0, [pc, #188]	@ (80017d0 <analyze_championship_maze_performance+0x244>)
 8001714:	f000 f8fc 	bl	8001910 <send_bluetooth_message>
        send_bluetooth_message("  Ready for IEEE Micromouse competition!\r\n");
 8001718:	482e      	ldr	r0, [pc, #184]	@ (80017d4 <analyze_championship_maze_performance+0x248>)
 800171a:	f000 f8f9 	bl	8001910 <send_bluetooth_message>
 800171e:	e015      	b.n	800174c <analyze_championship_maze_performance+0x1c0>
    } else if (exploration_efficiency > 75.0f) {
 8001720:	edd7 7a01 	vldr	s15, [r7, #4]
 8001724:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 80017d8 <analyze_championship_maze_performance+0x24c>
 8001728:	eef4 7ac7 	vcmpe.f32	s15, s14
 800172c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001730:	dd06      	ble.n	8001740 <analyze_championship_maze_performance+0x1b4>
        send_bluetooth_message("  Consider smarter search termination\r\n");
 8001732:	482a      	ldr	r0, [pc, #168]	@ (80017dc <analyze_championship_maze_performance+0x250>)
 8001734:	f000 f8ec 	bl	8001910 <send_bluetooth_message>
        send_bluetooth_message("  Implement early stopping when center is fully explored\r\n");
 8001738:	4829      	ldr	r0, [pc, #164]	@ (80017e0 <analyze_championship_maze_performance+0x254>)
 800173a:	f000 f8e9 	bl	8001910 <send_bluetooth_message>
 800173e:	e005      	b.n	800174c <analyze_championship_maze_performance+0x1c0>
    } else {
        send_bluetooth_message("  Good balance of exploration and efficiency\r\n");
 8001740:	4828      	ldr	r0, [pc, #160]	@ (80017e4 <analyze_championship_maze_performance+0x258>)
 8001742:	f000 f8e5 	bl	8001910 <send_bluetooth_message>
        send_bluetooth_message("  Path knowledge is complete for explored areas\r\n");
 8001746:	4828      	ldr	r0, [pc, #160]	@ (80017e8 <analyze_championship_maze_performance+0x25c>)
 8001748:	f000 f8e2 	bl	8001910 <send_bluetooth_message>
    }

    send_bluetooth_message("========================================\r\n");
 800174c:	4827      	ldr	r0, [pc, #156]	@ (80017ec <analyze_championship_maze_performance+0x260>)
 800174e:	f000 f8df 	bl	8001910 <send_bluetooth_message>
}
 8001752:	bf00      	nop
 8001754:	3718      	adds	r7, #24
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	0800baec 	.word	0x0800baec
 8001760:	20000404 	.word	0x20000404
 8001764:	42c80000 	.word	0x42c80000
 8001768:	0800bb1c 	.word	0x0800bb1c
 800176c:	0800bb38 	.word	0x0800bb38
 8001770:	0800bb5c 	.word	0x0800bb5c
 8001774:	20001450 	.word	0x20001450
 8001778:	0800bb74 	.word	0x0800bb74
 800177c:	0800bb9c 	.word	0x0800bb9c
 8001780:	20001454 	.word	0x20001454
 8001784:	0800bbbc 	.word	0x0800bbbc
 8001788:	0800bbec 	.word	0x0800bbec
 800178c:	0800bc24 	.word	0x0800bc24
 8001790:	0800bc54 	.word	0x0800bc54
 8001794:	0800bc84 	.word	0x0800bc84
 8001798:	0800bcbc 	.word	0x0800bcbc
 800179c:	42480000 	.word	0x42480000
 80017a0:	0800bcdc 	.word	0x0800bcdc
 80017a4:	0800bd04 	.word	0x0800bd04
 80017a8:	42820000 	.word	0x42820000
 80017ac:	0800bd40 	.word	0x0800bd40
 80017b0:	0800bd64 	.word	0x0800bd64
 80017b4:	42a00000 	.word	0x42a00000
 80017b8:	0800bda8 	.word	0x0800bda8
 80017bc:	0800bdc8 	.word	0x0800bdc8
 80017c0:	0800bdfc 	.word	0x0800bdfc
 80017c4:	0800be1c 	.word	0x0800be1c
 80017c8:	0800be5c 	.word	0x0800be5c
 80017cc:	0800be84 	.word	0x0800be84
 80017d0:	0800bec4 	.word	0x0800bec4
 80017d4:	0800beec 	.word	0x0800beec
 80017d8:	42960000 	.word	0x42960000
 80017dc:	0800bf1c 	.word	0x0800bf1c
 80017e0:	0800bf48 	.word	0x0800bf48
 80017e4:	0800bf88 	.word	0x0800bf88
 80017e8:	0800bfbc 	.word	0x0800bfbc
 80017ec:	0800bff4 	.word	0x0800bff4

080017f0 <print_championship_distance_map>:

/**
 * @brief Print detailed distance map for EXPLORED areas only (MMS style)
 */
void print_championship_distance_map(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0
    send_bluetooth_message("\r\n OPTIMAL DISTANCE MAP (explored areas only):\r\n");
 80017f6:	483a      	ldr	r0, [pc, #232]	@ (80018e0 <print_championship_distance_map+0xf0>)
 80017f8:	f000 f88a 	bl	8001910 <send_bluetooth_message>
    send_bluetooth_message("   ");
 80017fc:	4839      	ldr	r0, [pc, #228]	@ (80018e4 <print_championship_distance_map+0xf4>)
 80017fe:	f000 f887 	bl	8001910 <send_bluetooth_message>

    // Print column headers
    for (int x = 0; x < MAZE_SIZE; x++) {
 8001802:	2300      	movs	r3, #0
 8001804:	60fb      	str	r3, [r7, #12]
 8001806:	e006      	b.n	8001816 <print_championship_distance_map+0x26>
        send_bluetooth_printf("%3d", x);
 8001808:	68f9      	ldr	r1, [r7, #12]
 800180a:	4837      	ldr	r0, [pc, #220]	@ (80018e8 <print_championship_distance_map+0xf8>)
 800180c:	f000 f896 	bl	800193c <send_bluetooth_printf>
    for (int x = 0; x < MAZE_SIZE; x++) {
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	3301      	adds	r3, #1
 8001814:	60fb      	str	r3, [r7, #12]
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	2b0f      	cmp	r3, #15
 800181a:	ddf5      	ble.n	8001808 <print_championship_distance_map+0x18>
    }
    send_bluetooth_message("\r\n");
 800181c:	4833      	ldr	r0, [pc, #204]	@ (80018ec <print_championship_distance_map+0xfc>)
 800181e:	f000 f877 	bl	8001910 <send_bluetooth_message>

    // Print maze from top to bottom (MMS style)
    for (int y = MAZE_SIZE - 1; y >= 0; y--) {
 8001822:	230f      	movs	r3, #15
 8001824:	60bb      	str	r3, [r7, #8]
 8001826:	e040      	b.n	80018aa <print_championship_distance_map+0xba>
        send_bluetooth_printf("%2d ", y);
 8001828:	68b9      	ldr	r1, [r7, #8]
 800182a:	4831      	ldr	r0, [pc, #196]	@ (80018f0 <print_championship_distance_map+0x100>)
 800182c:	f000 f886 	bl	800193c <send_bluetooth_printf>

        for (int x = 0; x < MAZE_SIZE; x++) {
 8001830:	2300      	movs	r3, #0
 8001832:	607b      	str	r3, [r7, #4]
 8001834:	e030      	b.n	8001898 <print_championship_distance_map+0xa8>
            if (!maze[x][y].visited) {
 8001836:	492f      	ldr	r1, [pc, #188]	@ (80018f4 <print_championship_distance_map+0x104>)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	011a      	lsls	r2, r3, #4
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	4413      	add	r3, r2
 8001840:	011b      	lsls	r3, r3, #4
 8001842:	440b      	add	r3, r1
 8001844:	3304      	adds	r3, #4
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	f083 0301 	eor.w	r3, r3, #1
 800184c:	b2db      	uxtb	r3, r3
 800184e:	2b00      	cmp	r3, #0
 8001850:	d003      	beq.n	800185a <print_championship_distance_map+0x6a>
                send_bluetooth_message(" - "); // Not explored
 8001852:	4829      	ldr	r0, [pc, #164]	@ (80018f8 <print_championship_distance_map+0x108>)
 8001854:	f000 f85c 	bl	8001910 <send_bluetooth_message>
 8001858:	e01b      	b.n	8001892 <print_championship_distance_map+0xa2>
            } else if (maze[x][y].distance == MAX_DISTANCE) {
 800185a:	4926      	ldr	r1, [pc, #152]	@ (80018f4 <print_championship_distance_map+0x104>)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	011a      	lsls	r2, r3, #4
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	4413      	add	r3, r2
 8001864:	011b      	lsls	r3, r3, #4
 8001866:	440b      	add	r3, r1
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800186e:	4293      	cmp	r3, r2
 8001870:	d103      	bne.n	800187a <print_championship_distance_map+0x8a>
                send_bluetooth_message("  "); // Explored but unreachable
 8001872:	4822      	ldr	r0, [pc, #136]	@ (80018fc <print_championship_distance_map+0x10c>)
 8001874:	f000 f84c 	bl	8001910 <send_bluetooth_message>
 8001878:	e00b      	b.n	8001892 <print_championship_distance_map+0xa2>
            } else {
                send_bluetooth_printf("%3d", maze[x][y].distance);
 800187a:	491e      	ldr	r1, [pc, #120]	@ (80018f4 <print_championship_distance_map+0x104>)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	011a      	lsls	r2, r3, #4
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	4413      	add	r3, r2
 8001884:	011b      	lsls	r3, r3, #4
 8001886:	440b      	add	r3, r1
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4619      	mov	r1, r3
 800188c:	4816      	ldr	r0, [pc, #88]	@ (80018e8 <print_championship_distance_map+0xf8>)
 800188e:	f000 f855 	bl	800193c <send_bluetooth_printf>
        for (int x = 0; x < MAZE_SIZE; x++) {
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	3301      	adds	r3, #1
 8001896:	607b      	str	r3, [r7, #4]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2b0f      	cmp	r3, #15
 800189c:	ddcb      	ble.n	8001836 <print_championship_distance_map+0x46>
            }
        }
        send_bluetooth_message("\r\n");
 800189e:	4813      	ldr	r0, [pc, #76]	@ (80018ec <print_championship_distance_map+0xfc>)
 80018a0:	f000 f836 	bl	8001910 <send_bluetooth_message>
    for (int y = MAZE_SIZE - 1; y >= 0; y--) {
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	3b01      	subs	r3, #1
 80018a8:	60bb      	str	r3, [r7, #8]
 80018aa:	68bb      	ldr	r3, [r7, #8]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	dabb      	bge.n	8001828 <print_championship_distance_map+0x38>
    }

    if (theoretical_minimum < MAX_DISTANCE) {
 80018b0:	4b13      	ldr	r3, [pc, #76]	@ (8001900 <print_championship_distance_map+0x110>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f242 720e 	movw	r2, #9998	@ 0x270e
 80018b8:	4293      	cmp	r3, r2
 80018ba:	dc06      	bgt.n	80018ca <print_championship_distance_map+0xda>
        send_bluetooth_printf("\r\nOptimal path through explored areas: %d steps\r\n", theoretical_minimum);
 80018bc:	4b10      	ldr	r3, [pc, #64]	@ (8001900 <print_championship_distance_map+0x110>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4619      	mov	r1, r3
 80018c2:	4810      	ldr	r0, [pc, #64]	@ (8001904 <print_championship_distance_map+0x114>)
 80018c4:	f000 f83a 	bl	800193c <send_bluetooth_printf>
 80018c8:	e002      	b.n	80018d0 <print_championship_distance_map+0xe0>
    } else {
        send_bluetooth_message("\r\n No path found through explored areas\r\n");
 80018ca:	480f      	ldr	r0, [pc, #60]	@ (8001908 <print_championship_distance_map+0x118>)
 80018cc:	f000 f820 	bl	8001910 <send_bluetooth_message>
    }

    send_bluetooth_message("Legend: - = not explored,  = explored but unreachable\r\n");
 80018d0:	480e      	ldr	r0, [pc, #56]	@ (800190c <print_championship_distance_map+0x11c>)
 80018d2:	f000 f81d 	bl	8001910 <send_bluetooth_message>
}
 80018d6:	bf00      	nop
 80018d8:	3710      	adds	r7, #16
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	0800c020 	.word	0x0800c020
 80018e4:	0800c058 	.word	0x0800c058
 80018e8:	0800c05c 	.word	0x0800c05c
 80018ec:	0800c060 	.word	0x0800c060
 80018f0:	0800c064 	.word	0x0800c064
 80018f4:	20000404 	.word	0x20000404
 80018f8:	0800c06c 	.word	0x0800c06c
 80018fc:	0800c070 	.word	0x0800c070
 8001900:	20001454 	.word	0x20001454
 8001904:	0800c078 	.word	0x0800c078
 8001908:	0800c0ac 	.word	0x0800c0ac
 800190c:	0800c0dc 	.word	0x0800c0dc

08001910 <send_bluetooth_message>:
#include <string.h>
/**
 * @brief Send message via Bluetooth
 */
void send_bluetooth_message(const char* message)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart6, (uint8_t*)message, strlen(message), 1000);
 8001918:	6878      	ldr	r0, [r7, #4]
 800191a:	f7fe fcb1 	bl	8000280 <strlen>
 800191e:	4603      	mov	r3, r0
 8001920:	b29a      	uxth	r2, r3
 8001922:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001926:	6879      	ldr	r1, [r7, #4]
 8001928:	4803      	ldr	r0, [pc, #12]	@ (8001938 <send_bluetooth_message+0x28>)
 800192a:	f006 fa1d 	bl	8007d68 <HAL_UART_Transmit>
}
 800192e:	bf00      	nop
 8001930:	3708      	adds	r7, #8
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	200003bc 	.word	0x200003bc

0800193c <send_bluetooth_printf>:

/**
 * @brief Send formatted message via Bluetooth
 */
void send_bluetooth_printf(const char* format, ...)
{
 800193c:	b40f      	push	{r0, r1, r2, r3}
 800193e:	b580      	push	{r7, lr}
 8001940:	b0c2      	sub	sp, #264	@ 0x108
 8001942:	af00      	add	r7, sp, #0
    char buffer[256];
    va_list args;
    va_start(args, format);
 8001944:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8001948:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800194c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001950:	601a      	str	r2, [r3, #0]
    vsnprintf(buffer, sizeof(buffer), format, args);
 8001952:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001956:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800195a:	f107 0008 	add.w	r0, r7, #8
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8001964:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001968:	f007 ff50 	bl	800980c <vsniprintf>
    va_end(args);

    send_bluetooth_message(buffer);
 800196c:	f107 0308 	add.w	r3, r7, #8
 8001970:	4618      	mov	r0, r3
 8001972:	f7ff ffcd 	bl	8001910 <send_bluetooth_message>
}
 8001976:	bf00      	nop
 8001978:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800197c:	46bd      	mov	sp, r7
 800197e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001982:	b004      	add	sp, #16
 8001984:	4770      	bx	lr
	...

08001988 <send_battery_status>:

/**
 * @brief Send battery status
 */
void send_battery_status(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af02      	add	r7, sp, #8
    // Convert ADC reading to voltage (assuming 3.3V reference)
    float voltage = (sensors.battery * 3.3f) / 4096.0f;
 800198e:	4b16      	ldr	r3, [pc, #88]	@ (80019e8 <send_battery_status+0x60>)
 8001990:	881b      	ldrh	r3, [r3, #0]
 8001992:	ee07 3a90 	vmov	s15, r3
 8001996:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800199a:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80019ec <send_battery_status+0x64>
 800199e:	ee27 7a87 	vmul.f32	s14, s15, s14
 80019a2:	eddf 6a13 	vldr	s13, [pc, #76]	@ 80019f0 <send_battery_status+0x68>
 80019a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019aa:	edc7 7a01 	vstr	s15, [r7, #4]

    send_bluetooth_printf("Battery: %.2fV (ADC:%d)", voltage, sensors.battery);
 80019ae:	6878      	ldr	r0, [r7, #4]
 80019b0:	f7fe fdd2 	bl	8000558 <__aeabi_f2d>
 80019b4:	4602      	mov	r2, r0
 80019b6:	460b      	mov	r3, r1
 80019b8:	490b      	ldr	r1, [pc, #44]	@ (80019e8 <send_battery_status+0x60>)
 80019ba:	8809      	ldrh	r1, [r1, #0]
 80019bc:	9100      	str	r1, [sp, #0]
 80019be:	480d      	ldr	r0, [pc, #52]	@ (80019f4 <send_battery_status+0x6c>)
 80019c0:	f7ff ffbc 	bl	800193c <send_bluetooth_printf>

    if (sensors.battery < BATTERY_LOW_THRESHOLD) {
 80019c4:	4b08      	ldr	r3, [pc, #32]	@ (80019e8 <send_battery_status+0x60>)
 80019c6:	881b      	ldrh	r3, [r3, #0]
 80019c8:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d803      	bhi.n	80019d8 <send_battery_status+0x50>
        send_bluetooth_message(" - LOW BATTERY WARNING!\r\n");
 80019d0:	4809      	ldr	r0, [pc, #36]	@ (80019f8 <send_battery_status+0x70>)
 80019d2:	f7ff ff9d 	bl	8001910 <send_bluetooth_message>
    } else {
        send_bluetooth_message(" - OK\r\n");
    }
}
 80019d6:	e002      	b.n	80019de <send_battery_status+0x56>
        send_bluetooth_message(" - OK\r\n");
 80019d8:	4808      	ldr	r0, [pc, #32]	@ (80019fc <send_battery_status+0x74>)
 80019da:	f7ff ff99 	bl	8001910 <send_bluetooth_message>
}
 80019de:	bf00      	nop
 80019e0:	3708      	adds	r7, #8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	20001418 	.word	0x20001418
 80019ec:	40533333 	.word	0x40533333
 80019f0:	45800000 	.word	0x45800000
 80019f4:	0800c738 	.word	0x0800c738
 80019f8:	0800c750 	.word	0x0800c750
 80019fc:	0800c76c 	.word	0x0800c76c

08001a00 <send_championship_stats>:

/**
 * @brief Send championship statistics
 */
void send_championship_stats(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
    send_bluetooth_message("\r\n CHAMPIONSHIP STATISTICS \r\n");
 8001a04:	480b      	ldr	r0, [pc, #44]	@ (8001a34 <send_championship_stats+0x34>)
 8001a06:	f7ff ff83 	bl	8001910 <send_bluetooth_message>
    send_bluetooth_printf("Algorithm: Flood Fill + Championship Heuristics\r\n");
 8001a0a:	480b      	ldr	r0, [pc, #44]	@ (8001a38 <send_championship_stats+0x38>)
 8001a0c:	f7ff ff96 	bl	800193c <send_bluetooth_printf>
    send_bluetooth_printf("MCU: STM32F411CEU6 @ 84MHz\r\n");
 8001a10:	480a      	ldr	r0, [pc, #40]	@ (8001a3c <send_championship_stats+0x3c>)
 8001a12:	f7ff ff93 	bl	800193c <send_bluetooth_printf>
    send_bluetooth_printf("Sensors: 4x TEFT4300 IR + MPU9250 Gyro\r\n");
 8001a16:	480a      	ldr	r0, [pc, #40]	@ (8001a40 <send_championship_stats+0x40>)
 8001a18:	f7ff ff90 	bl	800193c <send_bluetooth_printf>
    send_bluetooth_printf("Motors: DRV8833 H-Bridge with Encoders\r\n");
 8001a1c:	4809      	ldr	r0, [pc, #36]	@ (8001a44 <send_championship_stats+0x44>)
 8001a1e:	f7ff ff8d 	bl	800193c <send_bluetooth_printf>
    send_bluetooth_printf("International Standard: IEEE Micromouse Compliant\r\n");
 8001a22:	4809      	ldr	r0, [pc, #36]	@ (8001a48 <send_championship_stats+0x48>)
 8001a24:	f7ff ff8a 	bl	800193c <send_bluetooth_printf>
    send_bluetooth_message("====================================\r\n");
 8001a28:	4808      	ldr	r0, [pc, #32]	@ (8001a4c <send_championship_stats+0x4c>)
 8001a2a:	f7ff ff71 	bl	8001910 <send_bluetooth_message>
}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	0800c774 	.word	0x0800c774
 8001a38:	0800c79c 	.word	0x0800c79c
 8001a3c:	0800c7d0 	.word	0x0800c7d0
 8001a40:	0800c7f0 	.word	0x0800c7f0
 8001a44:	0800c81c 	.word	0x0800c81c
 8001a48:	0800c848 	.word	0x0800c848
 8001a4c:	0800c87c 	.word	0x0800c87c

08001a50 <mpu9250_read_register>:

/**
 * @brief Read register from MPU9250
 */
uint8_t mpu9250_read_register(uint8_t reg)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b084      	sub	sp, #16
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	4603      	mov	r3, r0
 8001a58:	71fb      	strb	r3, [r7, #7]
    uint8_t tx_data = reg | 0x80; // Set read bit
 8001a5a:	79fb      	ldrb	r3, [r7, #7]
 8001a5c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	737b      	strb	r3, [r7, #13]
    uint8_t rx_data = 0;
 8001a64:	2300      	movs	r3, #0
 8001a66:	733b      	strb	r3, [r7, #12]

    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001a68:	2200      	movs	r2, #0
 8001a6a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a6e:	4817      	ldr	r0, [pc, #92]	@ (8001acc <mpu9250_read_register+0x7c>)
 8001a70:	f003 fd72 	bl	8005558 <HAL_GPIO_WritePin>

    // FIXED: Check SPI transmission status
    HAL_StatusTypeDef status1 = HAL_SPI_Transmit(&hspi2, &tx_data, 1, 100);
 8001a74:	f107 010d 	add.w	r1, r7, #13
 8001a78:	2364      	movs	r3, #100	@ 0x64
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	4814      	ldr	r0, [pc, #80]	@ (8001ad0 <mpu9250_read_register+0x80>)
 8001a7e:	f004 fa98 	bl	8005fb2 <HAL_SPI_Transmit>
 8001a82:	4603      	mov	r3, r0
 8001a84:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef status2 = HAL_SPI_Receive(&hspi2, &rx_data, 1, 100);
 8001a86:	f107 010c 	add.w	r1, r7, #12
 8001a8a:	2364      	movs	r3, #100	@ 0x64
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	4810      	ldr	r0, [pc, #64]	@ (8001ad0 <mpu9250_read_register+0x80>)
 8001a90:	f004 fbd3 	bl	800623a <HAL_SPI_Receive>
 8001a94:	4603      	mov	r3, r0
 8001a96:	73bb      	strb	r3, [r7, #14]

    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 8001a98:	2201      	movs	r2, #1
 8001a9a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a9e:	480b      	ldr	r0, [pc, #44]	@ (8001acc <mpu9250_read_register+0x7c>)
 8001aa0:	f003 fd5a 	bl	8005558 <HAL_GPIO_WritePin>

    // Check for SPI errors
    if (status1 != HAL_OK || status2 != HAL_OK) {
 8001aa4:	7bfb      	ldrb	r3, [r7, #15]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d102      	bne.n	8001ab0 <mpu9250_read_register+0x60>
 8001aaa:	7bbb      	ldrb	r3, [r7, #14]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d007      	beq.n	8001ac0 <mpu9250_read_register+0x70>
        send_bluetooth_message(" SPI error in register read\r\n");
 8001ab0:	4808      	ldr	r0, [pc, #32]	@ (8001ad4 <mpu9250_read_register+0x84>)
 8001ab2:	f7ff ff2d 	bl	8001910 <send_bluetooth_message>
        mpu9250_initialized = false; // Mark gyro as failed
 8001ab6:	4b08      	ldr	r3, [pc, #32]	@ (8001ad8 <mpu9250_read_register+0x88>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	701a      	strb	r2, [r3, #0]
        return 0xFF; // Invalid register value
 8001abc:	23ff      	movs	r3, #255	@ 0xff
 8001abe:	e000      	b.n	8001ac2 <mpu9250_read_register+0x72>
    }

    return rx_data;
 8001ac0:	7b3b      	ldrb	r3, [r7, #12]
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3710      	adds	r7, #16
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	40020400 	.word	0x40020400
 8001ad0:	20000244 	.word	0x20000244
 8001ad4:	0800c8a4 	.word	0x0800c8a4
 8001ad8:	200001f8 	.word	0x200001f8

08001adc <mpu9250_write_register>:

/**
 * @brief Write register to MPU9250
 */
void mpu9250_write_register(uint8_t reg, uint8_t data)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	460a      	mov	r2, r1
 8001ae6:	71fb      	strb	r3, [r7, #7]
 8001ae8:	4613      	mov	r3, r2
 8001aea:	71bb      	strb	r3, [r7, #6]
    uint8_t tx_data[2] = {reg, data};
 8001aec:	79fb      	ldrb	r3, [r7, #7]
 8001aee:	733b      	strb	r3, [r7, #12]
 8001af0:	79bb      	ldrb	r3, [r7, #6]
 8001af2:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001af4:	2200      	movs	r2, #0
 8001af6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001afa:	4811      	ldr	r0, [pc, #68]	@ (8001b40 <mpu9250_write_register+0x64>)
 8001afc:	f003 fd2c 	bl	8005558 <HAL_GPIO_WritePin>

    // FIXED: Check SPI transmission status
    HAL_StatusTypeDef status = HAL_SPI_Transmit(&hspi2, tx_data, 2, 100);
 8001b00:	f107 010c 	add.w	r1, r7, #12
 8001b04:	2364      	movs	r3, #100	@ 0x64
 8001b06:	2202      	movs	r2, #2
 8001b08:	480e      	ldr	r0, [pc, #56]	@ (8001b44 <mpu9250_write_register+0x68>)
 8001b0a:	f004 fa52 	bl	8005fb2 <HAL_SPI_Transmit>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	73fb      	strb	r3, [r7, #15]

    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 8001b12:	2201      	movs	r2, #1
 8001b14:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b18:	4809      	ldr	r0, [pc, #36]	@ (8001b40 <mpu9250_write_register+0x64>)
 8001b1a:	f003 fd1d 	bl	8005558 <HAL_GPIO_WritePin>

    if (status != HAL_OK) {
 8001b1e:	7bfb      	ldrb	r3, [r7, #15]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d005      	beq.n	8001b30 <mpu9250_write_register+0x54>
        send_bluetooth_message(" SPI error in register write\r\n");
 8001b24:	4808      	ldr	r0, [pc, #32]	@ (8001b48 <mpu9250_write_register+0x6c>)
 8001b26:	f7ff fef3 	bl	8001910 <send_bluetooth_message>
        mpu9250_initialized = false; // Mark gyro as failed
 8001b2a:	4b08      	ldr	r3, [pc, #32]	@ (8001b4c <mpu9250_write_register+0x70>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	701a      	strb	r2, [r3, #0]
    }

    HAL_Delay(1); // Small delay for register write
 8001b30:	2001      	movs	r0, #1
 8001b32:	f002 fdd3 	bl	80046dc <HAL_Delay>
}
 8001b36:	bf00      	nop
 8001b38:	3710      	adds	r7, #16
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	40020400 	.word	0x40020400
 8001b44:	20000244 	.word	0x20000244
 8001b48:	0800c8c8 	.word	0x0800c8c8
 8001b4c:	200001f8 	.word	0x200001f8

08001b50 <mpu9250_init>:

/**
 * @brief Initialize MPU9250 - FIXED VERSION with proper error handling and SPI setup
 */
bool mpu9250_init(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
    send_bluetooth_message("Initializing MPU9250...\r\n");
 8001b56:	4855      	ldr	r0, [pc, #340]	@ (8001cac <mpu9250_init+0x15c>)
 8001b58:	f7ff feda 	bl	8001910 <send_bluetooth_message>

    // FIXED: Check SPI speed - should be  1MHz for register operations
    // Note: SPI2 is configured with BAUDRATEPRESCALER_64 in main.c
    // This gives us: 84MHz / 64 = 1.3125MHz (slightly over 1MHz but should work)
    // For production, change to BAUDRATEPRESCALER_128 for safer 656kHz
    send_bluetooth_message("SPI speed: ~1.3MHz (register operations)\r\n");
 8001b5c:	4854      	ldr	r0, [pc, #336]	@ (8001cb0 <mpu9250_init+0x160>)
 8001b5e:	f7ff fed7 	bl	8001910 <send_bluetooth_message>

    // Wait for device to be ready
    HAL_Delay(100);
 8001b62:	2064      	movs	r0, #100	@ 0x64
 8001b64:	f002 fdba 	bl	80046dc <HAL_Delay>

    // Check WHO_AM_I register
    uint8_t who_am_i = mpu9250_read_register(MPU9250_WHO_AM_I);
 8001b68:	2075      	movs	r0, #117	@ 0x75
 8001b6a:	f7ff ff71 	bl	8001a50 <mpu9250_read_register>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	71fb      	strb	r3, [r7, #7]
    if (who_am_i == MPU9250_WHO_AM_I_RESPONSE) {
 8001b72:	79fb      	ldrb	r3, [r7, #7]
 8001b74:	2b70      	cmp	r3, #112	@ 0x70
 8001b76:	d125      	bne.n	8001bc4 <mpu9250_init+0x74>
        send_bluetooth_message("MPU9250 detected successfully\r\n");
 8001b78:	484e      	ldr	r0, [pc, #312]	@ (8001cb4 <mpu9250_init+0x164>)
 8001b7a:	f7ff fec9 	bl	8001910 <send_bluetooth_message>
        mpu9250_initialized = false;
        return false; // FIXED: Return boolean status instead of void
    }

    // Reset device
    mpu9250_write_register(MPU9250_PWR_MGMT_1, 0x80);
 8001b7e:	2180      	movs	r1, #128	@ 0x80
 8001b80:	206b      	movs	r0, #107	@ 0x6b
 8001b82:	f7ff ffab 	bl	8001adc <mpu9250_write_register>
    HAL_Delay(100);
 8001b86:	2064      	movs	r0, #100	@ 0x64
 8001b88:	f002 fda8 	bl	80046dc <HAL_Delay>

    // FIXED: Force SPI-only mode - disable I2C interface
    // Set USER_CTRL.I2C_IF_DIS (bit 4) to prevent slipping back to I2C
    uint8_t user_ctrl = mpu9250_read_register(MPU9250_USER_CTRL);
 8001b8c:	206a      	movs	r0, #106	@ 0x6a
 8001b8e:	f7ff ff5f 	bl	8001a50 <mpu9250_read_register>
 8001b92:	4603      	mov	r3, r0
 8001b94:	71bb      	strb	r3, [r7, #6]
    user_ctrl |= 0x10; // Set bit 4 (I2C_IF_DIS)
 8001b96:	79bb      	ldrb	r3, [r7, #6]
 8001b98:	f043 0310 	orr.w	r3, r3, #16
 8001b9c:	71bb      	strb	r3, [r7, #6]
    mpu9250_write_register(MPU9250_USER_CTRL, user_ctrl);
 8001b9e:	79bb      	ldrb	r3, [r7, #6]
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	206a      	movs	r0, #106	@ 0x6a
 8001ba4:	f7ff ff9a 	bl	8001adc <mpu9250_write_register>
    HAL_Delay(10);
 8001ba8:	200a      	movs	r0, #10
 8001baa:	f002 fd97 	bl	80046dc <HAL_Delay>

    // Verify I2C is disabled
    uint8_t user_ctrl_verify = mpu9250_read_register(MPU9250_USER_CTRL);
 8001bae:	206a      	movs	r0, #106	@ 0x6a
 8001bb0:	f7ff ff4e 	bl	8001a50 <mpu9250_read_register>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	717b      	strb	r3, [r7, #5]
    if (user_ctrl_verify & 0x10) {
 8001bb8:	797b      	ldrb	r3, [r7, #5]
 8001bba:	f003 0310 	and.w	r3, r3, #16
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d00f      	beq.n	8001be2 <mpu9250_init+0x92>
 8001bc2:	e00a      	b.n	8001bda <mpu9250_init+0x8a>
        send_bluetooth_printf("MPU9250 detection failed! Got 0x%02X, expected 0x%02X\r\n",
 8001bc4:	79fb      	ldrb	r3, [r7, #7]
 8001bc6:	2270      	movs	r2, #112	@ 0x70
 8001bc8:	4619      	mov	r1, r3
 8001bca:	483b      	ldr	r0, [pc, #236]	@ (8001cb8 <mpu9250_init+0x168>)
 8001bcc:	f7ff feb6 	bl	800193c <send_bluetooth_printf>
        mpu9250_initialized = false;
 8001bd0:	4b3a      	ldr	r3, [pc, #232]	@ (8001cbc <mpu9250_init+0x16c>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	701a      	strb	r2, [r3, #0]
        return false; // FIXED: Return boolean status instead of void
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	e064      	b.n	8001ca4 <mpu9250_init+0x154>
        send_bluetooth_message(" I2C interface disabled - SPI-only mode active\r\n");
 8001bda:	4839      	ldr	r0, [pc, #228]	@ (8001cc0 <mpu9250_init+0x170>)
 8001bdc:	f7ff fe98 	bl	8001910 <send_bluetooth_message>
 8001be0:	e002      	b.n	8001be8 <mpu9250_init+0x98>
    } else {
        send_bluetooth_message(" Warning: Failed to disable I2C interface\r\n");
 8001be2:	4838      	ldr	r0, [pc, #224]	@ (8001cc4 <mpu9250_init+0x174>)
 8001be4:	f7ff fe94 	bl	8001910 <send_bluetooth_message>
    }

    // Configure power management
    mpu9250_write_register(MPU9250_PWR_MGMT_1, 0x01); // Use PLL with X-axis gyro
 8001be8:	2101      	movs	r1, #1
 8001bea:	206b      	movs	r0, #107	@ 0x6b
 8001bec:	f7ff ff76 	bl	8001adc <mpu9250_write_register>
    HAL_Delay(10);
 8001bf0:	200a      	movs	r0, #10
 8001bf2:	f002 fd73 	bl	80046dc <HAL_Delay>
    mpu9250_write_register(MPU9250_PWR_MGMT_2, 0x00); // Enable all axes
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	206c      	movs	r0, #108	@ 0x6c
 8001bfa:	f7ff ff6f 	bl	8001adc <mpu9250_write_register>
    HAL_Delay(10);
 8001bfe:	200a      	movs	r0, #10
 8001c00:	f002 fd6c 	bl	80046dc <HAL_Delay>

    // Configure sample rate (1kHz / (1 + SMPLRT_DIV))
    mpu9250_write_register(MPU9250_SMPLRT_DIV, 0x07); // 125Hz sample rate
 8001c04:	2107      	movs	r1, #7
 8001c06:	2019      	movs	r0, #25
 8001c08:	f7ff ff68 	bl	8001adc <mpu9250_write_register>
    HAL_Delay(10);
 8001c0c:	200a      	movs	r0, #10
 8001c0e:	f002 fd65 	bl	80046dc <HAL_Delay>

    // Configure low-pass filter
    mpu9250_write_register(MPU9250_CONFIG, 0x03); // 41Hz bandwidth
 8001c12:	2103      	movs	r1, #3
 8001c14:	201a      	movs	r0, #26
 8001c16:	f7ff ff61 	bl	8001adc <mpu9250_write_register>
    HAL_Delay(10);
 8001c1a:	200a      	movs	r0, #10
 8001c1c:	f002 fd5e 	bl	80046dc <HAL_Delay>

    // Configure gyroscope (500 dps)
    mpu9250_write_register(MPU9250_GYRO_CONFIG, 0x08);
 8001c20:	2108      	movs	r1, #8
 8001c22:	201b      	movs	r0, #27
 8001c24:	f7ff ff5a 	bl	8001adc <mpu9250_write_register>
    HAL_Delay(10);
 8001c28:	200a      	movs	r0, #10
 8001c2a:	f002 fd57 	bl	80046dc <HAL_Delay>

    // Configure accelerometer (4g)
    mpu9250_write_register(MPU9250_ACCEL_CONFIG, 0x08);
 8001c2e:	2108      	movs	r1, #8
 8001c30:	201c      	movs	r0, #28
 8001c32:	f7ff ff53 	bl	8001adc <mpu9250_write_register>
    HAL_Delay(10);
 8001c36:	200a      	movs	r0, #10
 8001c38:	f002 fd50 	bl	80046dc <HAL_Delay>

    // Configure accelerometer low-pass filter
    mpu9250_write_register(MPU9250_ACCEL_CONFIG_2, 0x03);
 8001c3c:	2103      	movs	r1, #3
 8001c3e:	201d      	movs	r0, #29
 8001c40:	f7ff ff4c 	bl	8001adc <mpu9250_write_register>
    HAL_Delay(10);
 8001c44:	200a      	movs	r0, #10
 8001c46:	f002 fd49 	bl	80046dc <HAL_Delay>

    // FIXED: Verify configuration by reading back key registers
    uint8_t pwr_mgmt_1 = mpu9250_read_register(MPU9250_PWR_MGMT_1);
 8001c4a:	206b      	movs	r0, #107	@ 0x6b
 8001c4c:	f7ff ff00 	bl	8001a50 <mpu9250_read_register>
 8001c50:	4603      	mov	r3, r0
 8001c52:	713b      	strb	r3, [r7, #4]
    uint8_t gyro_config = mpu9250_read_register(MPU9250_GYRO_CONFIG);
 8001c54:	201b      	movs	r0, #27
 8001c56:	f7ff fefb 	bl	8001a50 <mpu9250_read_register>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	70fb      	strb	r3, [r7, #3]
    uint8_t accel_config = mpu9250_read_register(MPU9250_ACCEL_CONFIG);
 8001c5e:	201c      	movs	r0, #28
 8001c60:	f7ff fef6 	bl	8001a50 <mpu9250_read_register>
 8001c64:	4603      	mov	r3, r0
 8001c66:	70bb      	strb	r3, [r7, #2]

    send_bluetooth_printf("Configuration verify - PWR:0x%02X GYRO:0x%02X ACCEL:0x%02X\r\n",
 8001c68:	7939      	ldrb	r1, [r7, #4]
 8001c6a:	78fa      	ldrb	r2, [r7, #3]
 8001c6c:	78bb      	ldrb	r3, [r7, #2]
 8001c6e:	4816      	ldr	r0, [pc, #88]	@ (8001cc8 <mpu9250_init+0x178>)
 8001c70:	f7ff fe64 	bl	800193c <send_bluetooth_printf>
                         pwr_mgmt_1, gyro_config, accel_config);

    // Check if configuration is correct
    if (pwr_mgmt_1 == 0x01 && gyro_config == 0x08 && accel_config == 0x08) {
 8001c74:	793b      	ldrb	r3, [r7, #4]
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d10d      	bne.n	8001c96 <mpu9250_init+0x146>
 8001c7a:	78fb      	ldrb	r3, [r7, #3]
 8001c7c:	2b08      	cmp	r3, #8
 8001c7e:	d10a      	bne.n	8001c96 <mpu9250_init+0x146>
 8001c80:	78bb      	ldrb	r3, [r7, #2]
 8001c82:	2b08      	cmp	r3, #8
 8001c84:	d107      	bne.n	8001c96 <mpu9250_init+0x146>
        send_bluetooth_message(" MPU9250 initialized successfully\r\n");
 8001c86:	4811      	ldr	r0, [pc, #68]	@ (8001ccc <mpu9250_init+0x17c>)
 8001c88:	f7ff fe42 	bl	8001910 <send_bluetooth_message>
        mpu9250_initialized = true;
 8001c8c:	4b0b      	ldr	r3, [pc, #44]	@ (8001cbc <mpu9250_init+0x16c>)
 8001c8e:	2201      	movs	r2, #1
 8001c90:	701a      	strb	r2, [r3, #0]
        return true; // FIXED: Return success status
 8001c92:	2301      	movs	r3, #1
 8001c94:	e006      	b.n	8001ca4 <mpu9250_init+0x154>
    } else {
        send_bluetooth_message(" MPU9250 configuration verification failed\r\n");
 8001c96:	480e      	ldr	r0, [pc, #56]	@ (8001cd0 <mpu9250_init+0x180>)
 8001c98:	f7ff fe3a 	bl	8001910 <send_bluetooth_message>
        mpu9250_initialized = false;
 8001c9c:	4b07      	ldr	r3, [pc, #28]	@ (8001cbc <mpu9250_init+0x16c>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	701a      	strb	r2, [r3, #0]
        return false; // FIXED: Return failure status
 8001ca2:	2300      	movs	r3, #0
    }
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3708      	adds	r7, #8
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	0800c8f0 	.word	0x0800c8f0
 8001cb0:	0800c90c 	.word	0x0800c90c
 8001cb4:	0800c938 	.word	0x0800c938
 8001cb8:	0800c958 	.word	0x0800c958
 8001cbc:	200001f8 	.word	0x200001f8
 8001cc0:	0800c990 	.word	0x0800c990
 8001cc4:	0800c9c4 	.word	0x0800c9c4
 8001cc8:	0800c9f8 	.word	0x0800c9f8
 8001ccc:	0800ca38 	.word	0x0800ca38
 8001cd0:	0800ca60 	.word	0x0800ca60

08001cd4 <mpu9250_is_initialized>:

/**
 * @brief Check if MPU9250 is initialized - NEW FUNCTION
 */
bool mpu9250_is_initialized(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
    return mpu9250_initialized;
 8001cd8:	4b03      	ldr	r3, [pc, #12]	@ (8001ce8 <mpu9250_is_initialized+0x14>)
 8001cda:	781b      	ldrb	r3, [r3, #0]
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	200001f8 	.word	0x200001f8

08001cec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cf2:	f002 fc81 	bl	80045f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001cf6:	f000 f923 	bl	8001f40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001cfa:	f000 fc53 	bl	80025a4 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001cfe:	f000 f987 	bl	8002010 <MX_ADC1_Init>
  MX_SPI2_Init();
 8001d02:	f000 fa0f 	bl	8002124 <MX_SPI2_Init>
  MX_TIM1_Init();
 8001d06:	f000 fa43 	bl	8002190 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001d0a:	f000 fae1 	bl	80022d0 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001d0e:	f000 fbcb 	bl	80024a8 <MX_TIM4_Init>
  MX_USART6_UART_Init();
 8001d12:	f000 fc1d 	bl	8002550 <MX_USART6_UART_Init>
  MX_TIM3_Init();
 8001d16:	f000 fb2f 	bl	8002378 <MX_TIM3_Init>


  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);   // PA6  (MOTOR_IN1)
 8001d1a:	2100      	movs	r1, #0
 8001d1c:	4877      	ldr	r0, [pc, #476]	@ (8001efc <main+0x210>)
 8001d1e:	f004 ff39 	bl	8006b94 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);   // PA7  (MOTOR_IN2)
 8001d22:	2104      	movs	r1, #4
 8001d24:	4875      	ldr	r0, [pc, #468]	@ (8001efc <main+0x210>)
 8001d26:	f004 ff35 	bl	8006b94 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);   // PB0  (MOTOR_IN3)
 8001d2a:	2108      	movs	r1, #8
 8001d2c:	4873      	ldr	r0, [pc, #460]	@ (8001efc <main+0x210>)
 8001d2e:	f004 ff31 	bl	8006b94 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);   // PB1  (MOTOR_IN4)
 8001d32:	210c      	movs	r1, #12
 8001d34:	4871      	ldr	r0, [pc, #452]	@ (8001efc <main+0x210>)
 8001d36:	f004 ff2d 	bl	8006b94 <HAL_TIM_PWM_Start>
  HAL_GPIO_WritePin(MOTOR_STBY_GPIO_Port, MOTOR_STBY_Pin, GPIO_PIN_SET); // wake DRV8833
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d40:	486f      	ldr	r0, [pc, #444]	@ (8001f00 <main+0x214>)
 8001d42:	f003 fc09 	bl	8005558 <HAL_GPIO_WritePin>

  /* USER CODE BEGIN 2 */


  /* Initialize micromouse system */
  championship_micromouse_init();
 8001d46:	f000 fd23 	bl	8002790 <championship_micromouse_init>


  // Check gyro initialization
  if (!mpu9250_is_initialized()) {
 8001d4a:	f7ff ffc3 	bl	8001cd4 <mpu9250_is_initialized>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	f083 0301 	eor.w	r3, r3, #1
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d002      	beq.n	8001d60 <main+0x74>
      send_bluetooth_message(" CRITICAL: Gyroscope initialization failed!\r\n");
 8001d5a:	486a      	ldr	r0, [pc, #424]	@ (8001f04 <main+0x218>)
 8001d5c:	f7ff fdd8 	bl	8001910 <send_bluetooth_message>

  }

  // Test ADC functionality
  update_sensors();
 8001d60:	f001 ff96 	bl	8003c90 <update_sensors>
  if (sensors.battery == 0 && sensors.front_left == 0 &&
 8001d64:	4b68      	ldr	r3, [pc, #416]	@ (8001f08 <main+0x21c>)
 8001d66:	881b      	ldrh	r3, [r3, #0]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d112      	bne.n	8001d92 <main+0xa6>
 8001d6c:	4b66      	ldr	r3, [pc, #408]	@ (8001f08 <main+0x21c>)
 8001d6e:	891b      	ldrh	r3, [r3, #8]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d10e      	bne.n	8001d92 <main+0xa6>
      sensors.front_right == 0 && sensors.side_left == 0 && sensors.side_right == 0) {
 8001d74:	4b64      	ldr	r3, [pc, #400]	@ (8001f08 <main+0x21c>)
 8001d76:	885b      	ldrh	r3, [r3, #2]
  if (sensors.battery == 0 && sensors.front_left == 0 &&
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d10a      	bne.n	8001d92 <main+0xa6>
      sensors.front_right == 0 && sensors.side_left == 0 && sensors.side_right == 0) {
 8001d7c:	4b62      	ldr	r3, [pc, #392]	@ (8001f08 <main+0x21c>)
 8001d7e:	88db      	ldrh	r3, [r3, #6]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d106      	bne.n	8001d92 <main+0xa6>
 8001d84:	4b60      	ldr	r3, [pc, #384]	@ (8001f08 <main+0x21c>)
 8001d86:	889b      	ldrh	r3, [r3, #4]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d102      	bne.n	8001d92 <main+0xa6>
      send_bluetooth_message(" CRITICAL: All sensors reading zero - ADC failure!\r\n");
 8001d8c:	485f      	ldr	r0, [pc, #380]	@ (8001f0c <main+0x220>)
 8001d8e:	f7ff fdbf 	bl	8001910 <send_bluetooth_message>
  }

  // Test encoder functionality
  start_encoders();
 8001d92:	f001 fd47 	bl	8003824 <start_encoders>
  int32_t left_test = get_left_encoder_total();
 8001d96:	f001 fd31 	bl	80037fc <get_left_encoder_total>
 8001d9a:	6078      	str	r0, [r7, #4]
  int32_t right_test = get_right_encoder_total();
 8001d9c:	f001 fd38 	bl	8003810 <get_right_encoder_total>
 8001da0:	6038      	str	r0, [r7, #0]
  HAL_Delay(100);
 8001da2:	2064      	movs	r0, #100	@ 0x64
 8001da4:	f002 fc9a 	bl	80046dc <HAL_Delay>

  championship_move_forward();
 8001da8:	f001 fa00 	bl	80031ac <championship_move_forward>

//  debug_encoder_setup();
//  test_encoder_manual();
//  test_encoder_rotation();
  left_test = get_left_encoder_total();
 8001dac:	f001 fd26 	bl	80037fc <get_left_encoder_total>
 8001db0:	6078      	str	r0, [r7, #4]
  right_test = get_right_encoder_total();
 8001db2:	f001 fd2d 	bl	8003810 <get_right_encoder_total>
 8001db6:	6038      	str	r0, [r7, #0]

  if (left_test == 0 && right_test == 0) {
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d105      	bne.n	8001dca <main+0xde>
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d102      	bne.n	8001dca <main+0xde>
      send_bluetooth_message(" WARNING: Encoders may not be working\r\n");
 8001dc4:	4852      	ldr	r0, [pc, #328]	@ (8001f10 <main+0x224>)
 8001dc6:	f7ff fda3 	bl	8001910 <send_bluetooth_message>
      // Don't mark as critical failure - encoders might be stationary
  }


  /* Play startup tone */
  play_startup_tone();
 8001dca:	f7ff f8d9 	bl	8000f80 <play_startup_tone>

  /* Status LEDs test */
  HAL_GPIO_WritePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin, GPIO_PIN_SET);
 8001dce:	2201      	movs	r2, #1
 8001dd0:	2110      	movs	r1, #16
 8001dd2:	4850      	ldr	r0, [pc, #320]	@ (8001f14 <main+0x228>)
 8001dd4:	f003 fbc0 	bl	8005558 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin, GPIO_PIN_SET);
 8001dd8:	2201      	movs	r2, #1
 8001dda:	2120      	movs	r1, #32
 8001ddc:	484d      	ldr	r0, [pc, #308]	@ (8001f14 <main+0x228>)
 8001dde:	f003 fbbb 	bl	8005558 <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 8001de2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001de6:	f002 fc79 	bl	80046dc <HAL_Delay>
  HAL_GPIO_WritePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin, GPIO_PIN_RESET);
 8001dea:	2200      	movs	r2, #0
 8001dec:	2110      	movs	r1, #16
 8001dee:	4849      	ldr	r0, [pc, #292]	@ (8001f14 <main+0x228>)
 8001df0:	f003 fbb2 	bl	8005558 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin, GPIO_PIN_RESET);
 8001df4:	2200      	movs	r2, #0
 8001df6:	2120      	movs	r1, #32
 8001df8:	4846      	ldr	r0, [pc, #280]	@ (8001f14 <main+0x228>)
 8001dfa:	f003 fbad 	bl	8005558 <HAL_GPIO_WritePin>

  /* Send startup message via Bluetooth */
  send_bluetooth_message("Championship Micromouse Ready!\r\n");
 8001dfe:	4846      	ldr	r0, [pc, #280]	@ (8001f18 <main+0x22c>)
 8001e00:	f7ff fd86 	bl	8001910 <send_bluetooth_message>

  send_championship_stats();
 8001e04:	f7ff fdfc 	bl	8001a00 <send_championship_stats>

  /* Wait for start button */
  send_bluetooth_message("Press button to start exploration...\r\n");
 8001e08:	4844      	ldr	r0, [pc, #272]	@ (8001f1c <main+0x230>)
 8001e0a:	f7ff fd81 	bl	8001910 <send_bluetooth_message>
  while (!start_flag) {
 8001e0e:	e006      	b.n	8001e1e <main+0x132>
      HAL_Delay(10);
 8001e10:	200a      	movs	r0, #10
 8001e12:	f002 fc63 	bl	80046dc <HAL_Delay>
      // Blink LED to show ready state
      HAL_GPIO_TogglePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin);
 8001e16:	2110      	movs	r1, #16
 8001e18:	483e      	ldr	r0, [pc, #248]	@ (8001f14 <main+0x228>)
 8001e1a:	f003 fbb6 	bl	800558a <HAL_GPIO_TogglePin>
  while (!start_flag) {
 8001e1e:	4b40      	ldr	r3, [pc, #256]	@ (8001f20 <main+0x234>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d0f3      	beq.n	8001e10 <main+0x124>
  }

  /* Reset LEDs */
  HAL_GPIO_WritePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin, GPIO_PIN_RESET);
 8001e28:	2200      	movs	r2, #0
 8001e2a:	2110      	movs	r1, #16
 8001e2c:	4839      	ldr	r0, [pc, #228]	@ (8001f14 <main+0x228>)
 8001e2e:	f003 fb93 	bl	8005558 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin, GPIO_PIN_RESET);
 8001e32:	2200      	movs	r2, #0
 8001e34:	2120      	movs	r1, #32
 8001e36:	4837      	ldr	r0, [pc, #220]	@ (8001f14 <main+0x228>)
 8001e38:	f003 fb8e 	bl	8005558 <HAL_GPIO_WritePin>

  /* Start exploration after delay */
  play_confirmation_tone();
 8001e3c:	f7ff f8bc 	bl	8000fb8 <play_confirmation_tone>
  HAL_Delay(2000);
 8001e40:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001e44:	f002 fc4a 	bl	80046dc <HAL_Delay>

  /* Main micromouse algorithm */
  send_bluetooth_message("Starting maze exploration...\r\n");
 8001e48:	4836      	ldr	r0, [pc, #216]	@ (8001f24 <main+0x238>)
 8001e4a:	f7ff fd61 	bl	8001910 <send_bluetooth_message>

  /* Initialize movement system */
  start_encoders();
 8001e4e:	f001 fce9 	bl	8003824 <start_encoders>
  calibrate_sensors();
 8001e52:	f001 ffdd 	bl	8003e10 <calibrate_sensors>

  /* Execute championship exploration */
  championship_exploration_with_analysis();
 8001e56:	f001 fa13 	bl	8003280 <championship_exploration_with_analysis>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  update_sensors();
 8001e5a:	f001 ff19 	bl	8003c90 <update_sensors>

	  if (button_pressed == 1) {
 8001e5e:	4b32      	ldr	r3, [pc, #200]	@ (8001f28 <main+0x23c>)
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d114      	bne.n	8001e92 <main+0x1a6>
		  button_pressed = 0;
 8001e68:	4b2f      	ldr	r3, [pc, #188]	@ (8001f28 <main+0x23c>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	701a      	strb	r2, [r3, #0]
		  // Left button - start speed run or new exploration
		  if (robot.center_reached && robot.returned_to_start) {
 8001e6e:	4b2f      	ldr	r3, [pc, #188]	@ (8001f2c <main+0x240>)
 8001e70:	7b1b      	ldrb	r3, [r3, #12]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d006      	beq.n	8001e84 <main+0x198>
 8001e76:	4b2d      	ldr	r3, [pc, #180]	@ (8001f2c <main+0x240>)
 8001e78:	7b5b      	ldrb	r3, [r3, #13]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d002      	beq.n	8001e84 <main+0x198>
			  championship_speed_run(); // Championship speed run with MMS path
 8001e7e:	f001 fb7d 	bl	800357c <championship_speed_run>
 8001e82:	e006      	b.n	8001e92 <main+0x1a6>
		  } else {
			  send_bluetooth_message("Starting new championship exploration...\r\n");
 8001e84:	482a      	ldr	r0, [pc, #168]	@ (8001f30 <main+0x244>)
 8001e86:	f7ff fd43 	bl	8001910 <send_bluetooth_message>
			  reset_championship_micromouse();
 8001e8a:	f001 fb4b 	bl	8003524 <reset_championship_micromouse>
			  championship_exploration_with_analysis();
 8001e8e:	f001 f9f7 	bl	8003280 <championship_exploration_with_analysis>
		  }
	  }

	  if (button_pressed == 2) {
 8001e92:	4b25      	ldr	r3, [pc, #148]	@ (8001f28 <main+0x23c>)
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	2b02      	cmp	r3, #2
 8001e9a:	d107      	bne.n	8001eac <main+0x1c0>
		  button_pressed = 0;
 8001e9c:	4b22      	ldr	r3, [pc, #136]	@ (8001f28 <main+0x23c>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	701a      	strb	r2, [r3, #0]
		  // Right button - reset system
		  reset_championship_micromouse();
 8001ea2:	f001 fb3f 	bl	8003524 <reset_championship_micromouse>
		  send_bluetooth_message("Championship system reset\r\n");
 8001ea6:	4823      	ldr	r0, [pc, #140]	@ (8001f34 <main+0x248>)
 8001ea8:	f7ff fd32 	bl	8001910 <send_bluetooth_message>
	  }

	  // Send periodic status updates
	  static uint32_t last_status = 0;
	  if (HAL_GetTick() - last_status > 5000) {
 8001eac:	f002 fc0a 	bl	80046c4 <HAL_GetTick>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	4b21      	ldr	r3, [pc, #132]	@ (8001f38 <main+0x24c>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	1ad3      	subs	r3, r2, r3
 8001eb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d906      	bls.n	8001ece <main+0x1e2>
		  send_battery_status();
 8001ec0:	f7ff fd62 	bl	8001988 <send_battery_status>
		  last_status = HAL_GetTick();
 8001ec4:	f002 fbfe 	bl	80046c4 <HAL_GetTick>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	4a1b      	ldr	r2, [pc, #108]	@ (8001f38 <main+0x24c>)
 8001ecc:	6013      	str	r3, [r2, #0]
	  }

	  // Blink LED to show system is alive
	  static uint32_t last_blink = 0;
	  if (HAL_GetTick() - last_blink > 2000) {
 8001ece:	f002 fbf9 	bl	80046c4 <HAL_GetTick>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	4b19      	ldr	r3, [pc, #100]	@ (8001f3c <main+0x250>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001ede:	d908      	bls.n	8001ef2 <main+0x206>
		  HAL_GPIO_TogglePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin);
 8001ee0:	2110      	movs	r1, #16
 8001ee2:	480c      	ldr	r0, [pc, #48]	@ (8001f14 <main+0x228>)
 8001ee4:	f003 fb51 	bl	800558a <HAL_GPIO_TogglePin>
		  last_blink = HAL_GetTick();
 8001ee8:	f002 fbec 	bl	80046c4 <HAL_GetTick>
 8001eec:	4603      	mov	r3, r0
 8001eee:	4a13      	ldr	r2, [pc, #76]	@ (8001f3c <main+0x250>)
 8001ef0:	6013      	str	r3, [r2, #0]
	  }

	  HAL_Delay(100);
 8001ef2:	2064      	movs	r0, #100	@ 0x64
 8001ef4:	f002 fbf2 	bl	80046dc <HAL_Delay>
  {
 8001ef8:	e7af      	b.n	8001e5a <main+0x16e>
 8001efa:	bf00      	nop
 8001efc:	2000032c 	.word	0x2000032c
 8001f00:	40020800 	.word	0x40020800
 8001f04:	0800ccd4 	.word	0x0800ccd4
 8001f08:	20001418 	.word	0x20001418
 8001f0c:	0800cd08 	.word	0x0800cd08
 8001f10:	0800cd40 	.word	0x0800cd40
 8001f14:	40020400 	.word	0x40020400
 8001f18:	0800cd70 	.word	0x0800cd70
 8001f1c:	0800cd94 	.word	0x0800cd94
 8001f20:	2000144d 	.word	0x2000144d
 8001f24:	0800cdbc 	.word	0x0800cdbc
 8001f28:	2000144c 	.word	0x2000144c
 8001f2c:	20001404 	.word	0x20001404
 8001f30:	0800cddc 	.word	0x0800cddc
 8001f34:	0800ce08 	.word	0x0800ce08
 8001f38:	20001458 	.word	0x20001458
 8001f3c:	2000145c 	.word	0x2000145c

08001f40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b094      	sub	sp, #80	@ 0x50
 8001f44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f46:	f107 0320 	add.w	r3, r7, #32
 8001f4a:	2230      	movs	r2, #48	@ 0x30
 8001f4c:	2100      	movs	r1, #0
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f007 fc6a 	bl	8009828 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f54:	f107 030c 	add.w	r3, r7, #12
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]
 8001f5c:	605a      	str	r2, [r3, #4]
 8001f5e:	609a      	str	r2, [r3, #8]
 8001f60:	60da      	str	r2, [r3, #12]
 8001f62:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f64:	2300      	movs	r3, #0
 8001f66:	60bb      	str	r3, [r7, #8]
 8001f68:	4b27      	ldr	r3, [pc, #156]	@ (8002008 <SystemClock_Config+0xc8>)
 8001f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f6c:	4a26      	ldr	r2, [pc, #152]	@ (8002008 <SystemClock_Config+0xc8>)
 8001f6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f72:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f74:	4b24      	ldr	r3, [pc, #144]	@ (8002008 <SystemClock_Config+0xc8>)
 8001f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f7c:	60bb      	str	r3, [r7, #8]
 8001f7e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f80:	2300      	movs	r3, #0
 8001f82:	607b      	str	r3, [r7, #4]
 8001f84:	4b21      	ldr	r3, [pc, #132]	@ (800200c <SystemClock_Config+0xcc>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a20      	ldr	r2, [pc, #128]	@ (800200c <SystemClock_Config+0xcc>)
 8001f8a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001f8e:	6013      	str	r3, [r2, #0]
 8001f90:	4b1e      	ldr	r3, [pc, #120]	@ (800200c <SystemClock_Config+0xcc>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001f98:	607b      	str	r3, [r7, #4]
 8001f9a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f9c:	2302      	movs	r3, #2
 8001f9e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001fa4:	2310      	movs	r3, #16
 8001fa6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fa8:	2302      	movs	r3, #2
 8001faa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001fac:	2300      	movs	r3, #0
 8001fae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001fb0:	2310      	movs	r3, #16
 8001fb2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001fb4:	23a8      	movs	r3, #168	@ 0xa8
 8001fb6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001fb8:	2302      	movs	r3, #2
 8001fba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001fbc:	2304      	movs	r3, #4
 8001fbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fc0:	f107 0320 	add.w	r3, r7, #32
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f003 fb13 	bl	80055f0 <HAL_RCC_OscConfig>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d001      	beq.n	8001fd4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001fd0:	f000 fbca 	bl	8002768 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fd4:	230f      	movs	r3, #15
 8001fd6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fd8:	2302      	movs	r3, #2
 8001fda:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001fe0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fe4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001fea:	f107 030c 	add.w	r3, r7, #12
 8001fee:	2102      	movs	r1, #2
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f003 fd75 	bl	8005ae0 <HAL_RCC_ClockConfig>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d001      	beq.n	8002000 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001ffc:	f000 fbb4 	bl	8002768 <Error_Handler>
  }
}
 8002000:	bf00      	nop
 8002002:	3750      	adds	r7, #80	@ 0x50
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	40023800 	.word	0x40023800
 800200c:	40007000 	.word	0x40007000

08002010 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002016:	463b      	mov	r3, r7
 8002018:	2200      	movs	r2, #0
 800201a:	601a      	str	r2, [r3, #0]
 800201c:	605a      	str	r2, [r3, #4]
 800201e:	609a      	str	r2, [r3, #8]
 8002020:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002022:	4b3d      	ldr	r3, [pc, #244]	@ (8002118 <MX_ADC1_Init+0x108>)
 8002024:	4a3d      	ldr	r2, [pc, #244]	@ (800211c <MX_ADC1_Init+0x10c>)
 8002026:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002028:	4b3b      	ldr	r3, [pc, #236]	@ (8002118 <MX_ADC1_Init+0x108>)
 800202a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800202e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002030:	4b39      	ldr	r3, [pc, #228]	@ (8002118 <MX_ADC1_Init+0x108>)
 8002032:	2200      	movs	r2, #0
 8002034:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002036:	4b38      	ldr	r3, [pc, #224]	@ (8002118 <MX_ADC1_Init+0x108>)
 8002038:	2201      	movs	r2, #1
 800203a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800203c:	4b36      	ldr	r3, [pc, #216]	@ (8002118 <MX_ADC1_Init+0x108>)
 800203e:	2201      	movs	r2, #1
 8002040:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002042:	4b35      	ldr	r3, [pc, #212]	@ (8002118 <MX_ADC1_Init+0x108>)
 8002044:	2200      	movs	r2, #0
 8002046:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800204a:	4b33      	ldr	r3, [pc, #204]	@ (8002118 <MX_ADC1_Init+0x108>)
 800204c:	2200      	movs	r2, #0
 800204e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002050:	4b31      	ldr	r3, [pc, #196]	@ (8002118 <MX_ADC1_Init+0x108>)
 8002052:	4a33      	ldr	r2, [pc, #204]	@ (8002120 <MX_ADC1_Init+0x110>)
 8002054:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002056:	4b30      	ldr	r3, [pc, #192]	@ (8002118 <MX_ADC1_Init+0x108>)
 8002058:	2200      	movs	r2, #0
 800205a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 800205c:	4b2e      	ldr	r3, [pc, #184]	@ (8002118 <MX_ADC1_Init+0x108>)
 800205e:	2205      	movs	r2, #5
 8002060:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002062:	4b2d      	ldr	r3, [pc, #180]	@ (8002118 <MX_ADC1_Init+0x108>)
 8002064:	2200      	movs	r2, #0
 8002066:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800206a:	4b2b      	ldr	r3, [pc, #172]	@ (8002118 <MX_ADC1_Init+0x108>)
 800206c:	2201      	movs	r2, #1
 800206e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002070:	4829      	ldr	r0, [pc, #164]	@ (8002118 <MX_ADC1_Init+0x108>)
 8002072:	f002 fb57 	bl	8004724 <HAL_ADC_Init>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800207c:	f000 fb74 	bl	8002768 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002080:	2300      	movs	r3, #0
 8002082:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002084:	2301      	movs	r3, #1
 8002086:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002088:	2300      	movs	r3, #0
 800208a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800208c:	463b      	mov	r3, r7
 800208e:	4619      	mov	r1, r3
 8002090:	4821      	ldr	r0, [pc, #132]	@ (8002118 <MX_ADC1_Init+0x108>)
 8002092:	f002 fd0b 	bl	8004aac <HAL_ADC_ConfigChannel>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d001      	beq.n	80020a0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800209c:	f000 fb64 	bl	8002768 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80020a0:	2302      	movs	r3, #2
 80020a2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80020a4:	2302      	movs	r3, #2
 80020a6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020a8:	463b      	mov	r3, r7
 80020aa:	4619      	mov	r1, r3
 80020ac:	481a      	ldr	r0, [pc, #104]	@ (8002118 <MX_ADC1_Init+0x108>)
 80020ae:	f002 fcfd 	bl	8004aac <HAL_ADC_ConfigChannel>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d001      	beq.n	80020bc <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80020b8:	f000 fb56 	bl	8002768 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80020bc:	2303      	movs	r3, #3
 80020be:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80020c0:	2303      	movs	r3, #3
 80020c2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020c4:	463b      	mov	r3, r7
 80020c6:	4619      	mov	r1, r3
 80020c8:	4813      	ldr	r0, [pc, #76]	@ (8002118 <MX_ADC1_Init+0x108>)
 80020ca:	f002 fcef 	bl	8004aac <HAL_ADC_ConfigChannel>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d001      	beq.n	80020d8 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80020d4:	f000 fb48 	bl	8002768 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80020d8:	2304      	movs	r3, #4
 80020da:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80020dc:	2304      	movs	r3, #4
 80020de:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020e0:	463b      	mov	r3, r7
 80020e2:	4619      	mov	r1, r3
 80020e4:	480c      	ldr	r0, [pc, #48]	@ (8002118 <MX_ADC1_Init+0x108>)
 80020e6:	f002 fce1 	bl	8004aac <HAL_ADC_ConfigChannel>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80020f0:	f000 fb3a 	bl	8002768 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80020f4:	2305      	movs	r3, #5
 80020f6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80020f8:	2305      	movs	r3, #5
 80020fa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020fc:	463b      	mov	r3, r7
 80020fe:	4619      	mov	r1, r3
 8002100:	4805      	ldr	r0, [pc, #20]	@ (8002118 <MX_ADC1_Init+0x108>)
 8002102:	f002 fcd3 	bl	8004aac <HAL_ADC_ConfigChannel>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d001      	beq.n	8002110 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 800210c:	f000 fb2c 	bl	8002768 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002110:	bf00      	nop
 8002112:	3710      	adds	r7, #16
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	200001fc 	.word	0x200001fc
 800211c:	40012000 	.word	0x40012000
 8002120:	0f000001 	.word	0x0f000001

08002124 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002128:	4b17      	ldr	r3, [pc, #92]	@ (8002188 <MX_SPI2_Init+0x64>)
 800212a:	4a18      	ldr	r2, [pc, #96]	@ (800218c <MX_SPI2_Init+0x68>)
 800212c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800212e:	4b16      	ldr	r3, [pc, #88]	@ (8002188 <MX_SPI2_Init+0x64>)
 8002130:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002134:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002136:	4b14      	ldr	r3, [pc, #80]	@ (8002188 <MX_SPI2_Init+0x64>)
 8002138:	2200      	movs	r2, #0
 800213a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800213c:	4b12      	ldr	r3, [pc, #72]	@ (8002188 <MX_SPI2_Init+0x64>)
 800213e:	2200      	movs	r2, #0
 8002140:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002142:	4b11      	ldr	r3, [pc, #68]	@ (8002188 <MX_SPI2_Init+0x64>)
 8002144:	2200      	movs	r2, #0
 8002146:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002148:	4b0f      	ldr	r3, [pc, #60]	@ (8002188 <MX_SPI2_Init+0x64>)
 800214a:	2200      	movs	r2, #0
 800214c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800214e:	4b0e      	ldr	r3, [pc, #56]	@ (8002188 <MX_SPI2_Init+0x64>)
 8002150:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002154:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8002156:	4b0c      	ldr	r3, [pc, #48]	@ (8002188 <MX_SPI2_Init+0x64>)
 8002158:	2230      	movs	r2, #48	@ 0x30
 800215a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800215c:	4b0a      	ldr	r3, [pc, #40]	@ (8002188 <MX_SPI2_Init+0x64>)
 800215e:	2200      	movs	r2, #0
 8002160:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002162:	4b09      	ldr	r3, [pc, #36]	@ (8002188 <MX_SPI2_Init+0x64>)
 8002164:	2200      	movs	r2, #0
 8002166:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002168:	4b07      	ldr	r3, [pc, #28]	@ (8002188 <MX_SPI2_Init+0x64>)
 800216a:	2200      	movs	r2, #0
 800216c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800216e:	4b06      	ldr	r3, [pc, #24]	@ (8002188 <MX_SPI2_Init+0x64>)
 8002170:	220a      	movs	r2, #10
 8002172:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002174:	4804      	ldr	r0, [pc, #16]	@ (8002188 <MX_SPI2_Init+0x64>)
 8002176:	f003 fe93 	bl	8005ea0 <HAL_SPI_Init>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d001      	beq.n	8002184 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002180:	f000 faf2 	bl	8002768 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002184:	bf00      	nop
 8002186:	bd80      	pop	{r7, pc}
 8002188:	20000244 	.word	0x20000244
 800218c:	40003800 	.word	0x40003800

08002190 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b096      	sub	sp, #88	@ 0x58
 8002194:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002196:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800219a:	2200      	movs	r2, #0
 800219c:	601a      	str	r2, [r3, #0]
 800219e:	605a      	str	r2, [r3, #4]
 80021a0:	609a      	str	r2, [r3, #8]
 80021a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021a4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80021a8:	2200      	movs	r2, #0
 80021aa:	601a      	str	r2, [r3, #0]
 80021ac:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021b2:	2200      	movs	r2, #0
 80021b4:	601a      	str	r2, [r3, #0]
 80021b6:	605a      	str	r2, [r3, #4]
 80021b8:	609a      	str	r2, [r3, #8]
 80021ba:	60da      	str	r2, [r3, #12]
 80021bc:	611a      	str	r2, [r3, #16]
 80021be:	615a      	str	r2, [r3, #20]
 80021c0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80021c2:	1d3b      	adds	r3, r7, #4
 80021c4:	2220      	movs	r2, #32
 80021c6:	2100      	movs	r1, #0
 80021c8:	4618      	mov	r0, r3
 80021ca:	f007 fb2d 	bl	8009828 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80021ce:	4b3e      	ldr	r3, [pc, #248]	@ (80022c8 <MX_TIM1_Init+0x138>)
 80021d0:	4a3e      	ldr	r2, [pc, #248]	@ (80022cc <MX_TIM1_Init+0x13c>)
 80021d2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 20;
 80021d4:	4b3c      	ldr	r3, [pc, #240]	@ (80022c8 <MX_TIM1_Init+0x138>)
 80021d6:	2214      	movs	r2, #20
 80021d8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021da:	4b3b      	ldr	r3, [pc, #236]	@ (80022c8 <MX_TIM1_Init+0x138>)
 80021dc:	2200      	movs	r2, #0
 80021de:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 200;
 80021e0:	4b39      	ldr	r3, [pc, #228]	@ (80022c8 <MX_TIM1_Init+0x138>)
 80021e2:	22c8      	movs	r2, #200	@ 0xc8
 80021e4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021e6:	4b38      	ldr	r3, [pc, #224]	@ (80022c8 <MX_TIM1_Init+0x138>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80021ec:	4b36      	ldr	r3, [pc, #216]	@ (80022c8 <MX_TIM1_Init+0x138>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80021f2:	4b35      	ldr	r3, [pc, #212]	@ (80022c8 <MX_TIM1_Init+0x138>)
 80021f4:	2280      	movs	r2, #128	@ 0x80
 80021f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80021f8:	4833      	ldr	r0, [pc, #204]	@ (80022c8 <MX_TIM1_Init+0x138>)
 80021fa:	f004 fc23 	bl	8006a44 <HAL_TIM_Base_Init>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8002204:	f000 fab0 	bl	8002768 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002208:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800220c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800220e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002212:	4619      	mov	r1, r3
 8002214:	482c      	ldr	r0, [pc, #176]	@ (80022c8 <MX_TIM1_Init+0x138>)
 8002216:	f005 f8b7 	bl	8007388 <HAL_TIM_ConfigClockSource>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d001      	beq.n	8002224 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8002220:	f000 faa2 	bl	8002768 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002224:	4828      	ldr	r0, [pc, #160]	@ (80022c8 <MX_TIM1_Init+0x138>)
 8002226:	f004 fc5c 	bl	8006ae2 <HAL_TIM_PWM_Init>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8002230:	f000 fa9a 	bl	8002768 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002234:	2300      	movs	r3, #0
 8002236:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002238:	2300      	movs	r3, #0
 800223a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800223c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002240:	4619      	mov	r1, r3
 8002242:	4821      	ldr	r0, [pc, #132]	@ (80022c8 <MX_TIM1_Init+0x138>)
 8002244:	f005 fc6c 	bl	8007b20 <HAL_TIMEx_MasterConfigSynchronization>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d001      	beq.n	8002252 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 800224e:	f000 fa8b 	bl	8002768 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002252:	2360      	movs	r3, #96	@ 0x60
 8002254:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 100;
 8002256:	2364      	movs	r3, #100	@ 0x64
 8002258:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800225a:	2300      	movs	r3, #0
 800225c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800225e:	2300      	movs	r3, #0
 8002260:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002262:	2300      	movs	r3, #0
 8002264:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002266:	2300      	movs	r3, #0
 8002268:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800226a:	2300      	movs	r3, #0
 800226c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800226e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002272:	2208      	movs	r2, #8
 8002274:	4619      	mov	r1, r3
 8002276:	4814      	ldr	r0, [pc, #80]	@ (80022c8 <MX_TIM1_Init+0x138>)
 8002278:	f004 ffc4 	bl	8007204 <HAL_TIM_PWM_ConfigChannel>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8002282:	f000 fa71 	bl	8002768 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002286:	2300      	movs	r3, #0
 8002288:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800228a:	2300      	movs	r3, #0
 800228c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800228e:	2300      	movs	r3, #0
 8002290:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002292:	2300      	movs	r3, #0
 8002294:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002296:	2300      	movs	r3, #0
 8002298:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800229a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800229e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80022a0:	2300      	movs	r3, #0
 80022a2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80022a4:	1d3b      	adds	r3, r7, #4
 80022a6:	4619      	mov	r1, r3
 80022a8:	4807      	ldr	r0, [pc, #28]	@ (80022c8 <MX_TIM1_Init+0x138>)
 80022aa:	f005 fca7 	bl	8007bfc <HAL_TIMEx_ConfigBreakDeadTime>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80022b4:	f000 fa58 	bl	8002768 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80022b8:	4803      	ldr	r0, [pc, #12]	@ (80022c8 <MX_TIM1_Init+0x138>)
 80022ba:	f001 ff55 	bl	8004168 <HAL_TIM_MspPostInit>

}
 80022be:	bf00      	nop
 80022c0:	3758      	adds	r7, #88	@ 0x58
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	2000029c 	.word	0x2000029c
 80022cc:	40010000 	.word	0x40010000

080022d0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b08c      	sub	sp, #48	@ 0x30
 80022d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80022d6:	f107 030c 	add.w	r3, r7, #12
 80022da:	2224      	movs	r2, #36	@ 0x24
 80022dc:	2100      	movs	r1, #0
 80022de:	4618      	mov	r0, r3
 80022e0:	f007 faa2 	bl	8009828 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022e4:	1d3b      	adds	r3, r7, #4
 80022e6:	2200      	movs	r2, #0
 80022e8:	601a      	str	r2, [r3, #0]
 80022ea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80022ec:	4b21      	ldr	r3, [pc, #132]	@ (8002374 <MX_TIM2_Init+0xa4>)
 80022ee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80022f2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80022f4:	4b1f      	ldr	r3, [pc, #124]	@ (8002374 <MX_TIM2_Init+0xa4>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022fa:	4b1e      	ldr	r3, [pc, #120]	@ (8002374 <MX_TIM2_Init+0xa4>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002300:	4b1c      	ldr	r3, [pc, #112]	@ (8002374 <MX_TIM2_Init+0xa4>)
 8002302:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002306:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002308:	4b1a      	ldr	r3, [pc, #104]	@ (8002374 <MX_TIM2_Init+0xa4>)
 800230a:	2200      	movs	r2, #0
 800230c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800230e:	4b19      	ldr	r3, [pc, #100]	@ (8002374 <MX_TIM2_Init+0xa4>)
 8002310:	2280      	movs	r2, #128	@ 0x80
 8002312:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002314:	2303      	movs	r3, #3
 8002316:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002318:	2300      	movs	r3, #0
 800231a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800231c:	2301      	movs	r3, #1
 800231e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002320:	2300      	movs	r3, #0
 8002322:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002324:	2300      	movs	r3, #0
 8002326:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002328:	2300      	movs	r3, #0
 800232a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800232c:	2301      	movs	r3, #1
 800232e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002330:	2300      	movs	r3, #0
 8002332:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002334:	2300      	movs	r3, #0
 8002336:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002338:	f107 030c 	add.w	r3, r7, #12
 800233c:	4619      	mov	r1, r3
 800233e:	480d      	ldr	r0, [pc, #52]	@ (8002374 <MX_TIM2_Init+0xa4>)
 8002340:	f004 fd3c 	bl	8006dbc <HAL_TIM_Encoder_Init>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800234a:	f000 fa0d 	bl	8002768 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800234e:	2300      	movs	r3, #0
 8002350:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002352:	2300      	movs	r3, #0
 8002354:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002356:	1d3b      	adds	r3, r7, #4
 8002358:	4619      	mov	r1, r3
 800235a:	4806      	ldr	r0, [pc, #24]	@ (8002374 <MX_TIM2_Init+0xa4>)
 800235c:	f005 fbe0 	bl	8007b20 <HAL_TIMEx_MasterConfigSynchronization>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d001      	beq.n	800236a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002366:	f000 f9ff 	bl	8002768 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800236a:	bf00      	nop
 800236c:	3730      	adds	r7, #48	@ 0x30
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	200002e4 	.word	0x200002e4

08002378 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b08e      	sub	sp, #56	@ 0x38
 800237c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800237e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002382:	2200      	movs	r2, #0
 8002384:	601a      	str	r2, [r3, #0]
 8002386:	605a      	str	r2, [r3, #4]
 8002388:	609a      	str	r2, [r3, #8]
 800238a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800238c:	f107 0320 	add.w	r3, r7, #32
 8002390:	2200      	movs	r2, #0
 8002392:	601a      	str	r2, [r3, #0]
 8002394:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002396:	1d3b      	adds	r3, r7, #4
 8002398:	2200      	movs	r2, #0
 800239a:	601a      	str	r2, [r3, #0]
 800239c:	605a      	str	r2, [r3, #4]
 800239e:	609a      	str	r2, [r3, #8]
 80023a0:	60da      	str	r2, [r3, #12]
 80023a2:	611a      	str	r2, [r3, #16]
 80023a4:	615a      	str	r2, [r3, #20]
 80023a6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80023a8:	4b3d      	ldr	r3, [pc, #244]	@ (80024a0 <MX_TIM3_Init+0x128>)
 80023aa:	4a3e      	ldr	r2, [pc, #248]	@ (80024a4 <MX_TIM3_Init+0x12c>)
 80023ac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4;
 80023ae:	4b3c      	ldr	r3, [pc, #240]	@ (80024a0 <MX_TIM3_Init+0x128>)
 80023b0:	2204      	movs	r2, #4
 80023b2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023b4:	4b3a      	ldr	r3, [pc, #232]	@ (80024a0 <MX_TIM3_Init+0x128>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 838;
 80023ba:	4b39      	ldr	r3, [pc, #228]	@ (80024a0 <MX_TIM3_Init+0x128>)
 80023bc:	f240 3246 	movw	r2, #838	@ 0x346
 80023c0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023c2:	4b37      	ldr	r3, [pc, #220]	@ (80024a0 <MX_TIM3_Init+0x128>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80023c8:	4b35      	ldr	r3, [pc, #212]	@ (80024a0 <MX_TIM3_Init+0x128>)
 80023ca:	2280      	movs	r2, #128	@ 0x80
 80023cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80023ce:	4834      	ldr	r0, [pc, #208]	@ (80024a0 <MX_TIM3_Init+0x128>)
 80023d0:	f004 fb38 	bl	8006a44 <HAL_TIM_Base_Init>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d001      	beq.n	80023de <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80023da:	f000 f9c5 	bl	8002768 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023de:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80023e4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80023e8:	4619      	mov	r1, r3
 80023ea:	482d      	ldr	r0, [pc, #180]	@ (80024a0 <MX_TIM3_Init+0x128>)
 80023ec:	f004 ffcc 	bl	8007388 <HAL_TIM_ConfigClockSource>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d001      	beq.n	80023fa <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80023f6:	f000 f9b7 	bl	8002768 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80023fa:	4829      	ldr	r0, [pc, #164]	@ (80024a0 <MX_TIM3_Init+0x128>)
 80023fc:	f004 fb71 	bl	8006ae2 <HAL_TIM_PWM_Init>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002406:	f000 f9af 	bl	8002768 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800240a:	2300      	movs	r3, #0
 800240c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800240e:	2300      	movs	r3, #0
 8002410:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002412:	f107 0320 	add.w	r3, r7, #32
 8002416:	4619      	mov	r1, r3
 8002418:	4821      	ldr	r0, [pc, #132]	@ (80024a0 <MX_TIM3_Init+0x128>)
 800241a:	f005 fb81 	bl	8007b20 <HAL_TIMEx_MasterConfigSynchronization>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d001      	beq.n	8002428 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002424:	f000 f9a0 	bl	8002768 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002428:	2360      	movs	r3, #96	@ 0x60
 800242a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800242c:	2300      	movs	r3, #0
 800242e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002430:	2300      	movs	r3, #0
 8002432:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002434:	2300      	movs	r3, #0
 8002436:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002438:	1d3b      	adds	r3, r7, #4
 800243a:	2200      	movs	r2, #0
 800243c:	4619      	mov	r1, r3
 800243e:	4818      	ldr	r0, [pc, #96]	@ (80024a0 <MX_TIM3_Init+0x128>)
 8002440:	f004 fee0 	bl	8007204 <HAL_TIM_PWM_ConfigChannel>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800244a:	f000 f98d 	bl	8002768 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800244e:	1d3b      	adds	r3, r7, #4
 8002450:	2204      	movs	r2, #4
 8002452:	4619      	mov	r1, r3
 8002454:	4812      	ldr	r0, [pc, #72]	@ (80024a0 <MX_TIM3_Init+0x128>)
 8002456:	f004 fed5 	bl	8007204 <HAL_TIM_PWM_ConfigChannel>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d001      	beq.n	8002464 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8002460:	f000 f982 	bl	8002768 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002464:	1d3b      	adds	r3, r7, #4
 8002466:	2208      	movs	r2, #8
 8002468:	4619      	mov	r1, r3
 800246a:	480d      	ldr	r0, [pc, #52]	@ (80024a0 <MX_TIM3_Init+0x128>)
 800246c:	f004 feca 	bl	8007204 <HAL_TIM_PWM_ConfigChannel>
 8002470:	4603      	mov	r3, r0
 8002472:	2b00      	cmp	r3, #0
 8002474:	d001      	beq.n	800247a <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8002476:	f000 f977 	bl	8002768 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800247a:	1d3b      	adds	r3, r7, #4
 800247c:	220c      	movs	r2, #12
 800247e:	4619      	mov	r1, r3
 8002480:	4807      	ldr	r0, [pc, #28]	@ (80024a0 <MX_TIM3_Init+0x128>)
 8002482:	f004 febf 	bl	8007204 <HAL_TIM_PWM_ConfigChannel>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d001      	beq.n	8002490 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 800248c:	f000 f96c 	bl	8002768 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002490:	4803      	ldr	r0, [pc, #12]	@ (80024a0 <MX_TIM3_Init+0x128>)
 8002492:	f001 fe69 	bl	8004168 <HAL_TIM_MspPostInit>

}
 8002496:	bf00      	nop
 8002498:	3738      	adds	r7, #56	@ 0x38
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	2000032c 	.word	0x2000032c
 80024a4:	40000400 	.word	0x40000400

080024a8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b08c      	sub	sp, #48	@ 0x30
 80024ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80024ae:	f107 030c 	add.w	r3, r7, #12
 80024b2:	2224      	movs	r2, #36	@ 0x24
 80024b4:	2100      	movs	r1, #0
 80024b6:	4618      	mov	r0, r3
 80024b8:	f007 f9b6 	bl	8009828 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024bc:	1d3b      	adds	r3, r7, #4
 80024be:	2200      	movs	r2, #0
 80024c0:	601a      	str	r2, [r3, #0]
 80024c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80024c4:	4b20      	ldr	r3, [pc, #128]	@ (8002548 <MX_TIM4_Init+0xa0>)
 80024c6:	4a21      	ldr	r2, [pc, #132]	@ (800254c <MX_TIM4_Init+0xa4>)
 80024c8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80024ca:	4b1f      	ldr	r3, [pc, #124]	@ (8002548 <MX_TIM4_Init+0xa0>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024d0:	4b1d      	ldr	r3, [pc, #116]	@ (8002548 <MX_TIM4_Init+0xa0>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80024d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002548 <MX_TIM4_Init+0xa0>)
 80024d8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80024dc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024de:	4b1a      	ldr	r3, [pc, #104]	@ (8002548 <MX_TIM4_Init+0xa0>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80024e4:	4b18      	ldr	r3, [pc, #96]	@ (8002548 <MX_TIM4_Init+0xa0>)
 80024e6:	2280      	movs	r2, #128	@ 0x80
 80024e8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80024ea:	2303      	movs	r3, #3
 80024ec:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80024ee:	2300      	movs	r3, #0
 80024f0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80024f2:	2301      	movs	r3, #1
 80024f4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80024f6:	2300      	movs	r3, #0
 80024f8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80024fa:	2300      	movs	r3, #0
 80024fc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80024fe:	2300      	movs	r3, #0
 8002500:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002502:	2301      	movs	r3, #1
 8002504:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002506:	2300      	movs	r3, #0
 8002508:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800250a:	2300      	movs	r3, #0
 800250c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800250e:	f107 030c 	add.w	r3, r7, #12
 8002512:	4619      	mov	r1, r3
 8002514:	480c      	ldr	r0, [pc, #48]	@ (8002548 <MX_TIM4_Init+0xa0>)
 8002516:	f004 fc51 	bl	8006dbc <HAL_TIM_Encoder_Init>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d001      	beq.n	8002524 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002520:	f000 f922 	bl	8002768 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002524:	2300      	movs	r3, #0
 8002526:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002528:	2300      	movs	r3, #0
 800252a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800252c:	1d3b      	adds	r3, r7, #4
 800252e:	4619      	mov	r1, r3
 8002530:	4805      	ldr	r0, [pc, #20]	@ (8002548 <MX_TIM4_Init+0xa0>)
 8002532:	f005 faf5 	bl	8007b20 <HAL_TIMEx_MasterConfigSynchronization>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d001      	beq.n	8002540 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800253c:	f000 f914 	bl	8002768 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002540:	bf00      	nop
 8002542:	3730      	adds	r7, #48	@ 0x30
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}
 8002548:	20000374 	.word	0x20000374
 800254c:	40000800 	.word	0x40000800

08002550 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002554:	4b11      	ldr	r3, [pc, #68]	@ (800259c <MX_USART6_UART_Init+0x4c>)
 8002556:	4a12      	ldr	r2, [pc, #72]	@ (80025a0 <MX_USART6_UART_Init+0x50>)
 8002558:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800255a:	4b10      	ldr	r3, [pc, #64]	@ (800259c <MX_USART6_UART_Init+0x4c>)
 800255c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002560:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002562:	4b0e      	ldr	r3, [pc, #56]	@ (800259c <MX_USART6_UART_Init+0x4c>)
 8002564:	2200      	movs	r2, #0
 8002566:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002568:	4b0c      	ldr	r3, [pc, #48]	@ (800259c <MX_USART6_UART_Init+0x4c>)
 800256a:	2200      	movs	r2, #0
 800256c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800256e:	4b0b      	ldr	r3, [pc, #44]	@ (800259c <MX_USART6_UART_Init+0x4c>)
 8002570:	2200      	movs	r2, #0
 8002572:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002574:	4b09      	ldr	r3, [pc, #36]	@ (800259c <MX_USART6_UART_Init+0x4c>)
 8002576:	220c      	movs	r2, #12
 8002578:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800257a:	4b08      	ldr	r3, [pc, #32]	@ (800259c <MX_USART6_UART_Init+0x4c>)
 800257c:	2200      	movs	r2, #0
 800257e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002580:	4b06      	ldr	r3, [pc, #24]	@ (800259c <MX_USART6_UART_Init+0x4c>)
 8002582:	2200      	movs	r2, #0
 8002584:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002586:	4805      	ldr	r0, [pc, #20]	@ (800259c <MX_USART6_UART_Init+0x4c>)
 8002588:	f005 fb9e 	bl	8007cc8 <HAL_UART_Init>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d001      	beq.n	8002596 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002592:	f000 f8e9 	bl	8002768 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002596:	bf00      	nop
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	200003bc 	.word	0x200003bc
 80025a0:	40011400 	.word	0x40011400

080025a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b088      	sub	sp, #32
 80025a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025aa:	f107 030c 	add.w	r3, r7, #12
 80025ae:	2200      	movs	r2, #0
 80025b0:	601a      	str	r2, [r3, #0]
 80025b2:	605a      	str	r2, [r3, #4]
 80025b4:	609a      	str	r2, [r3, #8]
 80025b6:	60da      	str	r2, [r3, #12]
 80025b8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025ba:	2300      	movs	r3, #0
 80025bc:	60bb      	str	r3, [r7, #8]
 80025be:	4b4b      	ldr	r3, [pc, #300]	@ (80026ec <MX_GPIO_Init+0x148>)
 80025c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c2:	4a4a      	ldr	r2, [pc, #296]	@ (80026ec <MX_GPIO_Init+0x148>)
 80025c4:	f043 0304 	orr.w	r3, r3, #4
 80025c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ca:	4b48      	ldr	r3, [pc, #288]	@ (80026ec <MX_GPIO_Init+0x148>)
 80025cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ce:	f003 0304 	and.w	r3, r3, #4
 80025d2:	60bb      	str	r3, [r7, #8]
 80025d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025d6:	2300      	movs	r3, #0
 80025d8:	607b      	str	r3, [r7, #4]
 80025da:	4b44      	ldr	r3, [pc, #272]	@ (80026ec <MX_GPIO_Init+0x148>)
 80025dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025de:	4a43      	ldr	r2, [pc, #268]	@ (80026ec <MX_GPIO_Init+0x148>)
 80025e0:	f043 0301 	orr.w	r3, r3, #1
 80025e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80025e6:	4b41      	ldr	r3, [pc, #260]	@ (80026ec <MX_GPIO_Init+0x148>)
 80025e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ea:	f003 0301 	and.w	r3, r3, #1
 80025ee:	607b      	str	r3, [r7, #4]
 80025f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025f2:	2300      	movs	r3, #0
 80025f4:	603b      	str	r3, [r7, #0]
 80025f6:	4b3d      	ldr	r3, [pc, #244]	@ (80026ec <MX_GPIO_Init+0x148>)
 80025f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fa:	4a3c      	ldr	r2, [pc, #240]	@ (80026ec <MX_GPIO_Init+0x148>)
 80025fc:	f043 0302 	orr.w	r3, r3, #2
 8002600:	6313      	str	r3, [r2, #48]	@ 0x30
 8002602:	4b3a      	ldr	r3, [pc, #232]	@ (80026ec <MX_GPIO_Init+0x148>)
 8002604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002606:	f003 0302 	and.w	r3, r3, #2
 800260a:	603b      	str	r3, [r7, #0]
 800260c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_STBY_GPIO_Port, MOTOR_STBY_Pin, GPIO_PIN_RESET);
 800260e:	2200      	movs	r2, #0
 8002610:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002614:	4836      	ldr	r0, [pc, #216]	@ (80026f0 <MX_GPIO_Init+0x14c>)
 8002616:	f002 ff9f 	bl	8005558 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Chip_Select_Pin|LED_LEFT_Pin|LED_RIGHT_Pin|EMIT_SIDE_RIGHT_Pin
 800261a:	2200      	movs	r2, #0
 800261c:	f241 3130 	movw	r1, #4912	@ 0x1330
 8002620:	4834      	ldr	r0, [pc, #208]	@ (80026f4 <MX_GPIO_Init+0x150>)
 8002622:	f002 ff99 	bl	8005558 <HAL_GPIO_WritePin>
                          |EMIT_FRONT_RIGHT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EMIT_FRONT_LEFT_Pin|EMIT_SIDE_LEFT_Pin, GPIO_PIN_RESET);
 8002626:	2200      	movs	r2, #0
 8002628:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800262c:	4832      	ldr	r0, [pc, #200]	@ (80026f8 <MX_GPIO_Init+0x154>)
 800262e:	f002 ff93 	bl	8005558 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MOTOR_STBY_Pin */
  GPIO_InitStruct.Pin = MOTOR_STBY_Pin;
 8002632:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002636:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002638:	2301      	movs	r3, #1
 800263a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800263c:	2300      	movs	r3, #0
 800263e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002640:	2300      	movs	r3, #0
 8002642:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MOTOR_STBY_GPIO_Port, &GPIO_InitStruct);
 8002644:	f107 030c 	add.w	r3, r7, #12
 8002648:	4619      	mov	r1, r3
 800264a:	4829      	ldr	r0, [pc, #164]	@ (80026f0 <MX_GPIO_Init+0x14c>)
 800264c:	f002 fe00 	bl	8005250 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_LEFT_Pin */
  GPIO_InitStruct.Pin = BTN_LEFT_Pin;
 8002650:	2302      	movs	r3, #2
 8002652:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002654:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002658:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265a:	2300      	movs	r3, #0
 800265c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_LEFT_GPIO_Port, &GPIO_InitStruct);
 800265e:	f107 030c 	add.w	r3, r7, #12
 8002662:	4619      	mov	r1, r3
 8002664:	4824      	ldr	r0, [pc, #144]	@ (80026f8 <MX_GPIO_Init+0x154>)
 8002666:	f002 fdf3 	bl	8005250 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_RIGHT_Pin */
  GPIO_InitStruct.Pin = BTN_RIGHT_Pin;
 800266a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800266e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002670:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002674:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002676:	2300      	movs	r3, #0
 8002678:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_RIGHT_GPIO_Port, &GPIO_InitStruct);
 800267a:	f107 030c 	add.w	r3, r7, #12
 800267e:	4619      	mov	r1, r3
 8002680:	481c      	ldr	r0, [pc, #112]	@ (80026f4 <MX_GPIO_Init+0x150>)
 8002682:	f002 fde5 	bl	8005250 <HAL_GPIO_Init>

  /*Configure GPIO pins : Chip_Select_Pin LED_LEFT_Pin LED_RIGHT_Pin EMIT_SIDE_RIGHT_Pin
                           EMIT_FRONT_RIGHT_Pin */
  GPIO_InitStruct.Pin = Chip_Select_Pin|LED_LEFT_Pin|LED_RIGHT_Pin|EMIT_SIDE_RIGHT_Pin
 8002686:	f241 3330 	movw	r3, #4912	@ 0x1330
 800268a:	60fb      	str	r3, [r7, #12]
                          |EMIT_FRONT_RIGHT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800268c:	2301      	movs	r3, #1
 800268e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002690:	2300      	movs	r3, #0
 8002692:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002694:	2300      	movs	r3, #0
 8002696:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002698:	f107 030c 	add.w	r3, r7, #12
 800269c:	4619      	mov	r1, r3
 800269e:	4815      	ldr	r0, [pc, #84]	@ (80026f4 <MX_GPIO_Init+0x150>)
 80026a0:	f002 fdd6 	bl	8005250 <HAL_GPIO_Init>

  /*Configure GPIO pins : EMIT_FRONT_LEFT_Pin EMIT_SIDE_LEFT_Pin */
  GPIO_InitStruct.Pin = EMIT_FRONT_LEFT_Pin|EMIT_SIDE_LEFT_Pin;
 80026a4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80026a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026aa:	2301      	movs	r3, #1
 80026ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ae:	2300      	movs	r3, #0
 80026b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026b2:	2300      	movs	r3, #0
 80026b4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026b6:	f107 030c 	add.w	r3, r7, #12
 80026ba:	4619      	mov	r1, r3
 80026bc:	480e      	ldr	r0, [pc, #56]	@ (80026f8 <MX_GPIO_Init+0x154>)
 80026be:	f002 fdc7 	bl	8005250 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 80026c2:	2200      	movs	r2, #0
 80026c4:	2105      	movs	r1, #5
 80026c6:	2007      	movs	r0, #7
 80026c8:	f002 fcf9 	bl	80050be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80026cc:	2007      	movs	r0, #7
 80026ce:	f002 fd12 	bl	80050f6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80026d2:	2200      	movs	r2, #0
 80026d4:	2105      	movs	r1, #5
 80026d6:	2028      	movs	r0, #40	@ 0x28
 80026d8:	f002 fcf1 	bl	80050be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80026dc:	2028      	movs	r0, #40	@ 0x28
 80026de:	f002 fd0a 	bl	80050f6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80026e2:	bf00      	nop
 80026e4:	3720      	adds	r7, #32
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	40023800 	.word	0x40023800
 80026f0:	40020800 	.word	0x40020800
 80026f4:	40020400 	.word	0x40020400
 80026f8:	40020000 	.word	0x40020000

080026fc <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b084      	sub	sp, #16
 8002700:	af00      	add	r7, sp, #0
 8002702:	4603      	mov	r3, r0
 8002704:	80fb      	strh	r3, [r7, #6]
    static uint32_t last_press = 0;
    uint32_t current_time = HAL_GetTick();
 8002706:	f001 ffdd 	bl	80046c4 <HAL_GetTick>
 800270a:	60f8      	str	r0, [r7, #12]

    // Debounce - ignore presses within 200ms
    if ((current_time - last_press) > 200) {
 800270c:	4b11      	ldr	r3, [pc, #68]	@ (8002754 <HAL_GPIO_EXTI_Callback+0x58>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	68fa      	ldr	r2, [r7, #12]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	2bc8      	cmp	r3, #200	@ 0xc8
 8002716:	d919      	bls.n	800274c <HAL_GPIO_EXTI_Callback+0x50>
        if (GPIO_Pin == BTN_LEFT_Pin) {
 8002718:	88fb      	ldrh	r3, [r7, #6]
 800271a:	2b02      	cmp	r3, #2
 800271c:	d109      	bne.n	8002732 <HAL_GPIO_EXTI_Callback+0x36>
            button_pressed = 1;
 800271e:	4b0e      	ldr	r3, [pc, #56]	@ (8002758 <HAL_GPIO_EXTI_Callback+0x5c>)
 8002720:	2201      	movs	r2, #1
 8002722:	701a      	strb	r2, [r3, #0]
            start_flag = 1;  // Allow system to start
 8002724:	4b0d      	ldr	r3, [pc, #52]	@ (800275c <HAL_GPIO_EXTI_Callback+0x60>)
 8002726:	2201      	movs	r2, #1
 8002728:	701a      	strb	r2, [r3, #0]
            send_bluetooth_message("Left button pressed\r\n");
 800272a:	480d      	ldr	r0, [pc, #52]	@ (8002760 <HAL_GPIO_EXTI_Callback+0x64>)
 800272c:	f7ff f8f0 	bl	8001910 <send_bluetooth_message>
 8002730:	e009      	b.n	8002746 <HAL_GPIO_EXTI_Callback+0x4a>
        } else if (GPIO_Pin == BTN_RIGHT_Pin) {
 8002732:	88fb      	ldrh	r3, [r7, #6]
 8002734:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002738:	d105      	bne.n	8002746 <HAL_GPIO_EXTI_Callback+0x4a>
            button_pressed = 2;
 800273a:	4b07      	ldr	r3, [pc, #28]	@ (8002758 <HAL_GPIO_EXTI_Callback+0x5c>)
 800273c:	2202      	movs	r2, #2
 800273e:	701a      	strb	r2, [r3, #0]
            send_bluetooth_message("Right button pressed\r\n");
 8002740:	4808      	ldr	r0, [pc, #32]	@ (8002764 <HAL_GPIO_EXTI_Callback+0x68>)
 8002742:	f7ff f8e5 	bl	8001910 <send_bluetooth_message>
        }
        last_press = current_time;
 8002746:	4a03      	ldr	r2, [pc, #12]	@ (8002754 <HAL_GPIO_EXTI_Callback+0x58>)
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	6013      	str	r3, [r2, #0]
    }
}
 800274c:	bf00      	nop
 800274e:	3710      	adds	r7, #16
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}
 8002754:	20001460 	.word	0x20001460
 8002758:	2000144c 	.word	0x2000144c
 800275c:	2000144d 	.word	0x2000144d
 8002760:	0800ce24 	.word	0x0800ce24
 8002764:	0800ce3c 	.word	0x0800ce3c

08002768 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800276c:	b672      	cpsid	i
}
 800276e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
      HAL_GPIO_TogglePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin);
 8002770:	2110      	movs	r1, #16
 8002772:	4806      	ldr	r0, [pc, #24]	@ (800278c <Error_Handler+0x24>)
 8002774:	f002 ff09 	bl	800558a <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin);
 8002778:	2120      	movs	r1, #32
 800277a:	4804      	ldr	r0, [pc, #16]	@ (800278c <Error_Handler+0x24>)
 800277c:	f002 ff05 	bl	800558a <HAL_GPIO_TogglePin>
      HAL_Delay(100);
 8002780:	2064      	movs	r0, #100	@ 0x64
 8002782:	f001 ffab 	bl	80046dc <HAL_Delay>
      HAL_GPIO_TogglePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin);
 8002786:	bf00      	nop
 8002788:	e7f2      	b.n	8002770 <Error_Handler+0x8>
 800278a:	bf00      	nop
 800278c:	40020400 	.word	0x40020400

08002790 <championship_micromouse_init>:

/**
 * @brief Initialize championship micromouse system with MMS integration
 */
void championship_micromouse_init(void)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	af00      	add	r7, sp, #0
    // Initialize championship maze
    initialize_championship_maze();
 8002794:	f000 f842 	bl	800281c <initialize_championship_maze>

    // Initialize robot state
    robot.x = 0;
 8002798:	4b18      	ldr	r3, [pc, #96]	@ (80027fc <championship_micromouse_init+0x6c>)
 800279a:	2200      	movs	r2, #0
 800279c:	601a      	str	r2, [r3, #0]
    robot.y = 0;
 800279e:	4b17      	ldr	r3, [pc, #92]	@ (80027fc <championship_micromouse_init+0x6c>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	605a      	str	r2, [r3, #4]
    robot.direction = NORTH;
 80027a4:	4b15      	ldr	r3, [pc, #84]	@ (80027fc <championship_micromouse_init+0x6c>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	609a      	str	r2, [r3, #8]
    robot.center_reached = false;
 80027aa:	4b14      	ldr	r3, [pc, #80]	@ (80027fc <championship_micromouse_init+0x6c>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	731a      	strb	r2, [r3, #12]
    robot.returned_to_start = false;
 80027b0:	4b12      	ldr	r3, [pc, #72]	@ (80027fc <championship_micromouse_init+0x6c>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	735a      	strb	r2, [r3, #13]
    robot.exploration_steps = 0;
 80027b6:	4b11      	ldr	r3, [pc, #68]	@ (80027fc <championship_micromouse_init+0x6c>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	611a      	str	r2, [r3, #16]

    // Initialize sensors
    memset(&sensors, 0, sizeof(sensors));
 80027bc:	220e      	movs	r2, #14
 80027be:	2100      	movs	r1, #0
 80027c0:	480f      	ldr	r0, [pc, #60]	@ (8002800 <championship_micromouse_init+0x70>)
 80027c2:	f007 f831 	bl	8009828 <memset>
    memset(&gyro, 0, sizeof(gyro));
 80027c6:	2212      	movs	r2, #18
 80027c8:	2100      	movs	r1, #0
 80027ca:	480e      	ldr	r0, [pc, #56]	@ (8002804 <championship_micromouse_init+0x74>)
 80027cc:	f007 f82c 	bl	8009828 <memset>
    memset(&encoders, 0, sizeof(encoders));
 80027d0:	2210      	movs	r2, #16
 80027d2:	2100      	movs	r1, #0
 80027d4:	480c      	ldr	r0, [pc, #48]	@ (8002808 <championship_micromouse_init+0x78>)
 80027d6:	f007 f827 	bl	8009828 <memset>

    // Initialize championship path analysis
    exploration_steps = 0;
 80027da:	4b0c      	ldr	r3, [pc, #48]	@ (800280c <championship_micromouse_init+0x7c>)
 80027dc:	2200      	movs	r2, #0
 80027de:	601a      	str	r2, [r3, #0]
    theoretical_minimum = 0;
 80027e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002810 <championship_micromouse_init+0x80>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	601a      	str	r2, [r3, #0]

    // Initialize gyroscope
    mpu9250_init();
 80027e6:	f7ff f9b3 	bl	8001b50 <mpu9250_init>

    send_bluetooth_message("Championship micromouse system initialized\r\n");
 80027ea:	480a      	ldr	r0, [pc, #40]	@ (8002814 <championship_micromouse_init+0x84>)
 80027ec:	f7ff f890 	bl	8001910 <send_bluetooth_message>
    send_bluetooth_message("Based on MMS championship algorithms\r\n");
 80027f0:	4809      	ldr	r0, [pc, #36]	@ (8002818 <championship_micromouse_init+0x88>)
 80027f2:	f7ff f88d 	bl	8001910 <send_bluetooth_message>
}
 80027f6:	bf00      	nop
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	20001404 	.word	0x20001404
 8002800:	20001418 	.word	0x20001418
 8002804:	20001428 	.word	0x20001428
 8002808:	2000143c 	.word	0x2000143c
 800280c:	20001450 	.word	0x20001450
 8002810:	20001454 	.word	0x20001454
 8002814:	0800ce54 	.word	0x0800ce54
 8002818:	0800ce84 	.word	0x0800ce84

0800281c <initialize_championship_maze>:

/**
 * @brief Initialize maze with championship settings (MMS style)
 */
void initialize_championship_maze(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
    // Initialize all cells
    for (int x = 0; x < MAZE_SIZE; x++) {
 8002822:	2300      	movs	r3, #0
 8002824:	60fb      	str	r3, [r7, #12]
 8002826:	e03e      	b.n	80028a6 <initialize_championship_maze+0x8a>
        for (int y = 0; y < MAZE_SIZE; y++) {
 8002828:	2300      	movs	r3, #0
 800282a:	60bb      	str	r3, [r7, #8]
 800282c:	e035      	b.n	800289a <initialize_championship_maze+0x7e>
            maze[x][y].distance = MAX_DISTANCE;
 800282e:	4939      	ldr	r1, [pc, #228]	@ (8002914 <initialize_championship_maze+0xf8>)
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	011a      	lsls	r2, r3, #4
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	4413      	add	r3, r2
 8002838:	011b      	lsls	r3, r3, #4
 800283a:	440b      	add	r3, r1
 800283c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002840:	601a      	str	r2, [r3, #0]
            maze[x][y].visited = false;
 8002842:	4934      	ldr	r1, [pc, #208]	@ (8002914 <initialize_championship_maze+0xf8>)
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	011a      	lsls	r2, r3, #4
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	4413      	add	r3, r2
 800284c:	011b      	lsls	r3, r3, #4
 800284e:	440b      	add	r3, r1
 8002850:	3304      	adds	r3, #4
 8002852:	2200      	movs	r2, #0
 8002854:	701a      	strb	r2, [r3, #0]
            maze[x][y].visit_count = 0;
 8002856:	492f      	ldr	r1, [pc, #188]	@ (8002914 <initialize_championship_maze+0xf8>)
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	011a      	lsls	r2, r3, #4
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	4413      	add	r3, r2
 8002860:	011b      	lsls	r3, r3, #4
 8002862:	440b      	add	r3, r1
 8002864:	330c      	adds	r3, #12
 8002866:	2200      	movs	r2, #0
 8002868:	601a      	str	r2, [r3, #0]
            for (int i = 0; i < 4; i++) {
 800286a:	2300      	movs	r3, #0
 800286c:	607b      	str	r3, [r7, #4]
 800286e:	e00e      	b.n	800288e <initialize_championship_maze+0x72>
                maze[x][y].walls[i] = false;
 8002870:	4928      	ldr	r1, [pc, #160]	@ (8002914 <initialize_championship_maze+0xf8>)
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	011a      	lsls	r2, r3, #4
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	4413      	add	r3, r2
 800287a:	011b      	lsls	r3, r3, #4
 800287c:	18ca      	adds	r2, r1, r3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	4413      	add	r3, r2
 8002882:	3305      	adds	r3, #5
 8002884:	2200      	movs	r2, #0
 8002886:	701a      	strb	r2, [r3, #0]
            for (int i = 0; i < 4; i++) {
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	3301      	adds	r3, #1
 800288c:	607b      	str	r3, [r7, #4]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2b03      	cmp	r3, #3
 8002892:	dded      	ble.n	8002870 <initialize_championship_maze+0x54>
        for (int y = 0; y < MAZE_SIZE; y++) {
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	3301      	adds	r3, #1
 8002898:	60bb      	str	r3, [r7, #8]
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	2b0f      	cmp	r3, #15
 800289e:	ddc6      	ble.n	800282e <initialize_championship_maze+0x12>
    for (int x = 0; x < MAZE_SIZE; x++) {
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	3301      	adds	r3, #1
 80028a4:	60fb      	str	r3, [r7, #12]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2b0f      	cmp	r3, #15
 80028aa:	ddbd      	ble.n	8002828 <initialize_championship_maze+0xc>
            }
        }
    }

    // Set boundary walls
    for (int i = 0; i < MAZE_SIZE; i++) {
 80028ac:	2300      	movs	r3, #0
 80028ae:	603b      	str	r3, [r7, #0]
 80028b0:	e01f      	b.n	80028f2 <initialize_championship_maze+0xd6>
        maze[i][0].walls[SOUTH] = true;           // South boundary
 80028b2:	4a18      	ldr	r2, [pc, #96]	@ (8002914 <initialize_championship_maze+0xf8>)
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	021b      	lsls	r3, r3, #8
 80028b8:	4413      	add	r3, r2
 80028ba:	3307      	adds	r3, #7
 80028bc:	2201      	movs	r2, #1
 80028be:	701a      	strb	r2, [r3, #0]
        maze[i][MAZE_SIZE-1].walls[NORTH] = true; // North boundary
 80028c0:	4a14      	ldr	r2, [pc, #80]	@ (8002914 <initialize_championship_maze+0xf8>)
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	021b      	lsls	r3, r3, #8
 80028c6:	4413      	add	r3, r2
 80028c8:	33f5      	adds	r3, #245	@ 0xf5
 80028ca:	2201      	movs	r2, #1
 80028cc:	701a      	strb	r2, [r3, #0]
        maze[0][i].walls[WEST] = true;            // West boundary
 80028ce:	4a11      	ldr	r2, [pc, #68]	@ (8002914 <initialize_championship_maze+0xf8>)
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	011b      	lsls	r3, r3, #4
 80028d4:	4413      	add	r3, r2
 80028d6:	3308      	adds	r3, #8
 80028d8:	2201      	movs	r2, #1
 80028da:	701a      	strb	r2, [r3, #0]
        maze[MAZE_SIZE-1][i].walls[EAST] = true;  // East boundary
 80028dc:	4a0d      	ldr	r2, [pc, #52]	@ (8002914 <initialize_championship_maze+0xf8>)
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	011b      	lsls	r3, r3, #4
 80028e2:	4413      	add	r3, r2
 80028e4:	f603 7306 	addw	r3, r3, #3846	@ 0xf06
 80028e8:	2201      	movs	r2, #1
 80028ea:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < MAZE_SIZE; i++) {
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	3301      	adds	r3, #1
 80028f0:	603b      	str	r3, [r7, #0]
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	2b0f      	cmp	r3, #15
 80028f6:	dddc      	ble.n	80028b2 <initialize_championship_maze+0x96>
    }

    // Mark start position as visited
    maze[0][0].visited = true;
 80028f8:	4b06      	ldr	r3, [pc, #24]	@ (8002914 <initialize_championship_maze+0xf8>)
 80028fa:	2201      	movs	r2, #1
 80028fc:	711a      	strb	r2, [r3, #4]
    maze[0][0].visit_count = 1;
 80028fe:	4b05      	ldr	r3, [pc, #20]	@ (8002914 <initialize_championship_maze+0xf8>)
 8002900:	2201      	movs	r2, #1
 8002902:	60da      	str	r2, [r3, #12]

    send_bluetooth_message("Championship maze initialized with boundary walls\r\n");
 8002904:	4804      	ldr	r0, [pc, #16]	@ (8002918 <initialize_championship_maze+0xfc>)
 8002906:	f7ff f803 	bl	8001910 <send_bluetooth_message>
}
 800290a:	bf00      	nop
 800290c:	3710      	adds	r7, #16
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	20000404 	.word	0x20000404
 8002918:	0800ceac 	.word	0x0800ceac

0800291c <championship_flood_fill>:
/**
 * @brief Championship flood fill from GOAL position (MMS algorithm)
 * This is the key difference - we flood from destination, not robot
 */
void championship_flood_fill(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	f5ad 6d03 	sub.w	sp, sp, #2096	@ 0x830
 8002922:	af00      	add	r7, sp, #0
    // Reset all distances
    for (int x = 0; x < MAZE_SIZE; x++) {
 8002924:	2300      	movs	r3, #0
 8002926:	f8c7 382c 	str.w	r3, [r7, #2092]	@ 0x82c
 800292a:	e01d      	b.n	8002968 <championship_flood_fill+0x4c>
        for (int y = 0; y < MAZE_SIZE; y++) {
 800292c:	2300      	movs	r3, #0
 800292e:	f8c7 3828 	str.w	r3, [r7, #2088]	@ 0x828
 8002932:	e010      	b.n	8002956 <championship_flood_fill+0x3a>
            maze[x][y].distance = MAX_DISTANCE;
 8002934:	49c8      	ldr	r1, [pc, #800]	@ (8002c58 <championship_flood_fill+0x33c>)
 8002936:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 800293a:	011a      	lsls	r2, r3, #4
 800293c:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 8002940:	4413      	add	r3, r2
 8002942:	011b      	lsls	r3, r3, #4
 8002944:	440b      	add	r3, r1
 8002946:	f242 720f 	movw	r2, #9999	@ 0x270f
 800294a:	601a      	str	r2, [r3, #0]
        for (int y = 0; y < MAZE_SIZE; y++) {
 800294c:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 8002950:	3301      	adds	r3, #1
 8002952:	f8c7 3828 	str.w	r3, [r7, #2088]	@ 0x828
 8002956:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 800295a:	2b0f      	cmp	r3, #15
 800295c:	ddea      	ble.n	8002934 <championship_flood_fill+0x18>
    for (int x = 0; x < MAZE_SIZE; x++) {
 800295e:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 8002962:	3301      	adds	r3, #1
 8002964:	f8c7 382c 	str.w	r3, [r7, #2092]	@ 0x82c
 8002968:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 800296c:	2b0f      	cmp	r3, #15
 800296e:	dddd      	ble.n	800292c <championship_flood_fill+0x10>
        }
    }

    // Set goal distances to 0
    if (!robot.center_reached) {
 8002970:	4bba      	ldr	r3, [pc, #744]	@ (8002c5c <championship_flood_fill+0x340>)
 8002972:	7b1b      	ldrb	r3, [r3, #12]
 8002974:	f083 0301 	eor.w	r3, r3, #1
 8002978:	b2db      	uxtb	r3, r3
 800297a:	2b00      	cmp	r3, #0
 800297c:	d02c      	beq.n	80029d8 <championship_flood_fill+0xbc>
        // Exploring to center - flood from center
        maze[goal_x1][goal_y1].distance = 0;
 800297e:	4bb8      	ldr	r3, [pc, #736]	@ (8002c60 <championship_flood_fill+0x344>)
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	4bb8      	ldr	r3, [pc, #736]	@ (8002c64 <championship_flood_fill+0x348>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	49b4      	ldr	r1, [pc, #720]	@ (8002c58 <championship_flood_fill+0x33c>)
 8002988:	0112      	lsls	r2, r2, #4
 800298a:	4413      	add	r3, r2
 800298c:	011b      	lsls	r3, r3, #4
 800298e:	440b      	add	r3, r1
 8002990:	2200      	movs	r2, #0
 8002992:	601a      	str	r2, [r3, #0]
        maze[goal_x2][goal_y1].distance = 0;
 8002994:	4bb4      	ldr	r3, [pc, #720]	@ (8002c68 <championship_flood_fill+0x34c>)
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	4bb2      	ldr	r3, [pc, #712]	@ (8002c64 <championship_flood_fill+0x348>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	49ae      	ldr	r1, [pc, #696]	@ (8002c58 <championship_flood_fill+0x33c>)
 800299e:	0112      	lsls	r2, r2, #4
 80029a0:	4413      	add	r3, r2
 80029a2:	011b      	lsls	r3, r3, #4
 80029a4:	440b      	add	r3, r1
 80029a6:	2200      	movs	r2, #0
 80029a8:	601a      	str	r2, [r3, #0]
        maze[goal_x1][goal_y2].distance = 0;
 80029aa:	4bad      	ldr	r3, [pc, #692]	@ (8002c60 <championship_flood_fill+0x344>)
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	4baf      	ldr	r3, [pc, #700]	@ (8002c6c <championship_flood_fill+0x350>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	49a9      	ldr	r1, [pc, #676]	@ (8002c58 <championship_flood_fill+0x33c>)
 80029b4:	0112      	lsls	r2, r2, #4
 80029b6:	4413      	add	r3, r2
 80029b8:	011b      	lsls	r3, r3, #4
 80029ba:	440b      	add	r3, r1
 80029bc:	2200      	movs	r2, #0
 80029be:	601a      	str	r2, [r3, #0]
        maze[goal_x2][goal_y2].distance = 0;
 80029c0:	4ba9      	ldr	r3, [pc, #676]	@ (8002c68 <championship_flood_fill+0x34c>)
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	4ba9      	ldr	r3, [pc, #676]	@ (8002c6c <championship_flood_fill+0x350>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	49a3      	ldr	r1, [pc, #652]	@ (8002c58 <championship_flood_fill+0x33c>)
 80029ca:	0112      	lsls	r2, r2, #4
 80029cc:	4413      	add	r3, r2
 80029ce:	011b      	lsls	r3, r3, #4
 80029d0:	440b      	add	r3, r1
 80029d2:	2200      	movs	r2, #0
 80029d4:	601a      	str	r2, [r3, #0]
 80029d6:	e002      	b.n	80029de <championship_flood_fill+0xc2>
    } else {
        // Returning to start - flood from start
        maze[0][0].distance = 0;
 80029d8:	4b9f      	ldr	r3, [pc, #636]	@ (8002c58 <championship_flood_fill+0x33c>)
 80029da:	2200      	movs	r2, #0
 80029dc:	601a      	str	r2, [r3, #0]
    }

    // Queue implementation for BFS flood fill
    int queue_x[256], queue_y[256];
    int queue_head = 0, queue_tail = 0;
 80029de:	2300      	movs	r3, #0
 80029e0:	f8c7 3824 	str.w	r3, [r7, #2084]	@ 0x824
 80029e4:	2300      	movs	r3, #0
 80029e6:	f8c7 3820 	str.w	r3, [r7, #2080]	@ 0x820

    if (!robot.center_reached) {
 80029ea:	4b9c      	ldr	r3, [pc, #624]	@ (8002c5c <championship_flood_fill+0x340>)
 80029ec:	7b1b      	ldrb	r3, [r3, #12]
 80029ee:	f083 0301 	eor.w	r3, r3, #1
 80029f2:	b2db      	uxtb	r3, r3
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d05c      	beq.n	8002ab2 <championship_flood_fill+0x196>
        queue_x[queue_tail] = goal_x1; queue_y[queue_tail++] = goal_y1;
 80029f8:	4b99      	ldr	r3, [pc, #612]	@ (8002c60 <championship_flood_fill+0x344>)
 80029fa:	6819      	ldr	r1, [r3, #0]
 80029fc:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 8002a00:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 8002a04:	f8d7 2820 	ldr.w	r2, [r7, #2080]	@ 0x820
 8002a08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8002a0c:	f8d7 3820 	ldr.w	r3, [r7, #2080]	@ 0x820
 8002a10:	1c5a      	adds	r2, r3, #1
 8002a12:	f8c7 2820 	str.w	r2, [r7, #2080]	@ 0x820
 8002a16:	4a93      	ldr	r2, [pc, #588]	@ (8002c64 <championship_flood_fill+0x348>)
 8002a18:	6811      	ldr	r1, [r2, #0]
 8002a1a:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 8002a1e:	f6a2 022c 	subw	r2, r2, #2092	@ 0x82c
 8002a22:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        queue_x[queue_tail] = goal_x2; queue_y[queue_tail++] = goal_y1;
 8002a26:	4b90      	ldr	r3, [pc, #576]	@ (8002c68 <championship_flood_fill+0x34c>)
 8002a28:	6819      	ldr	r1, [r3, #0]
 8002a2a:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 8002a2e:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 8002a32:	f8d7 2820 	ldr.w	r2, [r7, #2080]	@ 0x820
 8002a36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8002a3a:	f8d7 3820 	ldr.w	r3, [r7, #2080]	@ 0x820
 8002a3e:	1c5a      	adds	r2, r3, #1
 8002a40:	f8c7 2820 	str.w	r2, [r7, #2080]	@ 0x820
 8002a44:	4a87      	ldr	r2, [pc, #540]	@ (8002c64 <championship_flood_fill+0x348>)
 8002a46:	6811      	ldr	r1, [r2, #0]
 8002a48:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 8002a4c:	f6a2 022c 	subw	r2, r2, #2092	@ 0x82c
 8002a50:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        queue_x[queue_tail] = goal_x1; queue_y[queue_tail++] = goal_y2;
 8002a54:	4b82      	ldr	r3, [pc, #520]	@ (8002c60 <championship_flood_fill+0x344>)
 8002a56:	6819      	ldr	r1, [r3, #0]
 8002a58:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 8002a5c:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 8002a60:	f8d7 2820 	ldr.w	r2, [r7, #2080]	@ 0x820
 8002a64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8002a68:	f8d7 3820 	ldr.w	r3, [r7, #2080]	@ 0x820
 8002a6c:	1c5a      	adds	r2, r3, #1
 8002a6e:	f8c7 2820 	str.w	r2, [r7, #2080]	@ 0x820
 8002a72:	4a7e      	ldr	r2, [pc, #504]	@ (8002c6c <championship_flood_fill+0x350>)
 8002a74:	6811      	ldr	r1, [r2, #0]
 8002a76:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 8002a7a:	f6a2 022c 	subw	r2, r2, #2092	@ 0x82c
 8002a7e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        queue_x[queue_tail] = goal_x2; queue_y[queue_tail++] = goal_y2;
 8002a82:	4b79      	ldr	r3, [pc, #484]	@ (8002c68 <championship_flood_fill+0x34c>)
 8002a84:	6819      	ldr	r1, [r3, #0]
 8002a86:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 8002a8a:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 8002a8e:	f8d7 2820 	ldr.w	r2, [r7, #2080]	@ 0x820
 8002a92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8002a96:	f8d7 3820 	ldr.w	r3, [r7, #2080]	@ 0x820
 8002a9a:	1c5a      	adds	r2, r3, #1
 8002a9c:	f8c7 2820 	str.w	r2, [r7, #2080]	@ 0x820
 8002aa0:	4a72      	ldr	r2, [pc, #456]	@ (8002c6c <championship_flood_fill+0x350>)
 8002aa2:	6811      	ldr	r1, [r2, #0]
 8002aa4:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 8002aa8:	f6a2 022c 	subw	r2, r2, #2092	@ 0x82c
 8002aac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8002ab0:	e014      	b.n	8002adc <championship_flood_fill+0x1c0>
    } else {
        queue_x[queue_tail] = 0; queue_y[queue_tail++] = 0;
 8002ab2:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 8002ab6:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 8002aba:	f8d7 2820 	ldr.w	r2, [r7, #2080]	@ 0x820
 8002abe:	2100      	movs	r1, #0
 8002ac0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8002ac4:	f8d7 3820 	ldr.w	r3, [r7, #2080]	@ 0x820
 8002ac8:	1c5a      	adds	r2, r3, #1
 8002aca:	f8c7 2820 	str.w	r2, [r7, #2080]	@ 0x820
 8002ace:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 8002ad2:	f6a2 022c 	subw	r2, r2, #2092	@ 0x82c
 8002ad6:	2100      	movs	r1, #0
 8002ad8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    }

    int updates = 0;
 8002adc:	2300      	movs	r3, #0
 8002ade:	f8c7 381c 	str.w	r3, [r7, #2076]	@ 0x81c

    // Championship flood fill algorithm
    while (queue_head < queue_tail) {
 8002ae2:	e0a7      	b.n	8002c34 <championship_flood_fill+0x318>
        int x = queue_x[queue_head];
 8002ae4:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 8002ae8:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 8002aec:	f8d7 2824 	ldr.w	r2, [r7, #2084]	@ 0x824
 8002af0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002af4:	f8c7 3814 	str.w	r3, [r7, #2068]	@ 0x814
        int y = queue_y[queue_head++];
 8002af8:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8002afc:	1c5a      	adds	r2, r3, #1
 8002afe:	f8c7 2824 	str.w	r2, [r7, #2084]	@ 0x824
 8002b02:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 8002b06:	f6a2 022c 	subw	r2, r2, #2092	@ 0x82c
 8002b0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b0e:	f8c7 3810 	str.w	r3, [r7, #2064]	@ 0x810

        // Check all four directions
        for (int dir = 0; dir < 4; dir++) {
 8002b12:	2300      	movs	r3, #0
 8002b14:	f8c7 3818 	str.w	r3, [r7, #2072]	@ 0x818
 8002b18:	e087      	b.n	8002c2a <championship_flood_fill+0x30e>
            int nx = x + dx[dir];
 8002b1a:	4a55      	ldr	r2, [pc, #340]	@ (8002c70 <championship_flood_fill+0x354>)
 8002b1c:	f8d7 3818 	ldr.w	r3, [r7, #2072]	@ 0x818
 8002b20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b24:	f8d7 2814 	ldr.w	r2, [r7, #2068]	@ 0x814
 8002b28:	4413      	add	r3, r2
 8002b2a:	f8c7 380c 	str.w	r3, [r7, #2060]	@ 0x80c
            int ny = y + dy[dir];
 8002b2e:	4a51      	ldr	r2, [pc, #324]	@ (8002c74 <championship_flood_fill+0x358>)
 8002b30:	f8d7 3818 	ldr.w	r3, [r7, #2072]	@ 0x818
 8002b34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b38:	f8d7 2810 	ldr.w	r2, [r7, #2064]	@ 0x810
 8002b3c:	4413      	add	r3, r2
 8002b3e:	f8c7 3808 	str.w	r3, [r7, #2056]	@ 0x808

            // Check bounds and walls
            if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE &&
 8002b42:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	db6a      	blt.n	8002c20 <championship_flood_fill+0x304>
 8002b4a:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 8002b4e:	2b0f      	cmp	r3, #15
 8002b50:	dc66      	bgt.n	8002c20 <championship_flood_fill+0x304>
 8002b52:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	db62      	blt.n	8002c20 <championship_flood_fill+0x304>
 8002b5a:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 8002b5e:	2b0f      	cmp	r3, #15
 8002b60:	dc5e      	bgt.n	8002c20 <championship_flood_fill+0x304>
                !maze[x][y].walls[dir]) {
 8002b62:	493d      	ldr	r1, [pc, #244]	@ (8002c58 <championship_flood_fill+0x33c>)
 8002b64:	f8d7 3814 	ldr.w	r3, [r7, #2068]	@ 0x814
 8002b68:	011a      	lsls	r2, r3, #4
 8002b6a:	f8d7 3810 	ldr.w	r3, [r7, #2064]	@ 0x810
 8002b6e:	4413      	add	r3, r2
 8002b70:	011b      	lsls	r3, r3, #4
 8002b72:	18ca      	adds	r2, r1, r3
 8002b74:	f8d7 3818 	ldr.w	r3, [r7, #2072]	@ 0x818
 8002b78:	4413      	add	r3, r2
 8002b7a:	3305      	adds	r3, #5
 8002b7c:	781b      	ldrb	r3, [r3, #0]
 8002b7e:	f083 0301 	eor.w	r3, r3, #1
 8002b82:	b2db      	uxtb	r3, r3
            if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE &&
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d04b      	beq.n	8002c20 <championship_flood_fill+0x304>

                int new_dist = maze[x][y].distance + 1;
 8002b88:	4933      	ldr	r1, [pc, #204]	@ (8002c58 <championship_flood_fill+0x33c>)
 8002b8a:	f8d7 3814 	ldr.w	r3, [r7, #2068]	@ 0x814
 8002b8e:	011a      	lsls	r2, r3, #4
 8002b90:	f8d7 3810 	ldr.w	r3, [r7, #2064]	@ 0x810
 8002b94:	4413      	add	r3, r2
 8002b96:	011b      	lsls	r3, r3, #4
 8002b98:	440b      	add	r3, r1
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	3301      	adds	r3, #1
 8002b9e:	f8c7 3804 	str.w	r3, [r7, #2052]	@ 0x804

                // Update if we found a shorter path
                if (new_dist < maze[nx][ny].distance) {
 8002ba2:	492d      	ldr	r1, [pc, #180]	@ (8002c58 <championship_flood_fill+0x33c>)
 8002ba4:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 8002ba8:	011a      	lsls	r2, r3, #4
 8002baa:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 8002bae:	4413      	add	r3, r2
 8002bb0:	011b      	lsls	r3, r3, #4
 8002bb2:	440b      	add	r3, r1
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f8d7 2804 	ldr.w	r2, [r7, #2052]	@ 0x804
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	da30      	bge.n	8002c20 <championship_flood_fill+0x304>
                    maze[nx][ny].distance = new_dist;
 8002bbe:	4926      	ldr	r1, [pc, #152]	@ (8002c58 <championship_flood_fill+0x33c>)
 8002bc0:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 8002bc4:	011a      	lsls	r2, r3, #4
 8002bc6:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 8002bca:	4413      	add	r3, r2
 8002bcc:	011b      	lsls	r3, r3, #4
 8002bce:	440b      	add	r3, r1
 8002bd0:	f8d7 2804 	ldr.w	r2, [r7, #2052]	@ 0x804
 8002bd4:	601a      	str	r2, [r3, #0]
                    if (queue_tail < 255) {
 8002bd6:	f8d7 3820 	ldr.w	r3, [r7, #2080]	@ 0x820
 8002bda:	2bfe      	cmp	r3, #254	@ 0xfe
 8002bdc:	dc1c      	bgt.n	8002c18 <championship_flood_fill+0x2fc>
                        queue_x[queue_tail] = nx;
 8002bde:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 8002be2:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 8002be6:	f8d7 2820 	ldr.w	r2, [r7, #2080]	@ 0x820
 8002bea:	f8d7 180c 	ldr.w	r1, [r7, #2060]	@ 0x80c
 8002bee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                        queue_y[queue_tail++] = ny;
 8002bf2:	f8d7 3820 	ldr.w	r3, [r7, #2080]	@ 0x820
 8002bf6:	1c5a      	adds	r2, r3, #1
 8002bf8:	f8c7 2820 	str.w	r2, [r7, #2080]	@ 0x820
 8002bfc:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 8002c00:	f6a2 022c 	subw	r2, r2, #2092	@ 0x82c
 8002c04:	f8d7 1808 	ldr.w	r1, [r7, #2056]	@ 0x808
 8002c08:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    } else {
                        send_bluetooth_message("Queue overflow!\r\n");
                        break;
                    }
                    updates++;
 8002c0c:	f8d7 381c 	ldr.w	r3, [r7, #2076]	@ 0x81c
 8002c10:	3301      	adds	r3, #1
 8002c12:	f8c7 381c 	str.w	r3, [r7, #2076]	@ 0x81c
 8002c16:	e003      	b.n	8002c20 <championship_flood_fill+0x304>
                        send_bluetooth_message("Queue overflow!\r\n");
 8002c18:	4817      	ldr	r0, [pc, #92]	@ (8002c78 <championship_flood_fill+0x35c>)
 8002c1a:	f7fe fe79 	bl	8001910 <send_bluetooth_message>
                        break;
 8002c1e:	e009      	b.n	8002c34 <championship_flood_fill+0x318>
        for (int dir = 0; dir < 4; dir++) {
 8002c20:	f8d7 3818 	ldr.w	r3, [r7, #2072]	@ 0x818
 8002c24:	3301      	adds	r3, #1
 8002c26:	f8c7 3818 	str.w	r3, [r7, #2072]	@ 0x818
 8002c2a:	f8d7 3818 	ldr.w	r3, [r7, #2072]	@ 0x818
 8002c2e:	2b03      	cmp	r3, #3
 8002c30:	f77f af73 	ble.w	8002b1a <championship_flood_fill+0x1fe>
    while (queue_head < queue_tail) {
 8002c34:	f8d7 2824 	ldr.w	r2, [r7, #2084]	@ 0x824
 8002c38:	f8d7 3820 	ldr.w	r3, [r7, #2080]	@ 0x820
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	f6ff af51 	blt.w	8002ae4 <championship_flood_fill+0x1c8>
            }
        }
    }

    // Debug output via Bluetooth
    send_bluetooth_printf("Championship flood fill: %d updates\r\n", updates);
 8002c42:	f8d7 181c 	ldr.w	r1, [r7, #2076]	@ 0x81c
 8002c46:	480d      	ldr	r0, [pc, #52]	@ (8002c7c <championship_flood_fill+0x360>)
 8002c48:	f7fe fe78 	bl	800193c <send_bluetooth_printf>
}
 8002c4c:	bf00      	nop
 8002c4e:	f507 6703 	add.w	r7, r7, #2096	@ 0x830
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	20000404 	.word	0x20000404
 8002c5c:	20001404 	.word	0x20001404
 8002c60:	0800d768 	.word	0x0800d768
 8002c64:	0800d76c 	.word	0x0800d76c
 8002c68:	0800d770 	.word	0x0800d770
 8002c6c:	0800d774 	.word	0x0800d774
 8002c70:	0800d748 	.word	0x0800d748
 8002c74:	0800d758 	.word	0x0800d758
 8002c78:	0800cee0 	.word	0x0800cee0
 8002c7c:	0800cef4 	.word	0x0800cef4

08002c80 <get_championship_direction>:

/**
 * @brief Championship direction selection - NEVER gets stuck (MMS algorithm)
 */
int get_championship_direction(void)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b093      	sub	sp, #76	@ 0x4c
 8002c84:	af00      	add	r7, sp, #0
    int best_dir = robot.direction; // Default to current direction
 8002c86:	4b88      	ldr	r3, [pc, #544]	@ (8002ea8 <get_championship_direction+0x228>)
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	647b      	str	r3, [r7, #68]	@ 0x44
    int min_distance = MAX_DISTANCE;
 8002c8c:	f242 730f 	movw	r3, #9999	@ 0x270f
 8002c90:	643b      	str	r3, [r7, #64]	@ 0x40
    int min_visits = 999;
 8002c92:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8002c96:	63fb      	str	r3, [r7, #60]	@ 0x3c
    bool found_unvisited = false;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

    // Priority order: straight, right, left, back
    int priority_dirs[4];
    priority_dirs[0] = robot.direction;
 8002c9e:	4b82      	ldr	r3, [pc, #520]	@ (8002ea8 <get_championship_direction+0x228>)
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	603b      	str	r3, [r7, #0]
    priority_dirs[1] = (robot.direction + 1) % 4;
 8002ca4:	4b80      	ldr	r3, [pc, #512]	@ (8002ea8 <get_championship_direction+0x228>)
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	3301      	adds	r3, #1
 8002caa:	425a      	negs	r2, r3
 8002cac:	f003 0303 	and.w	r3, r3, #3
 8002cb0:	f002 0203 	and.w	r2, r2, #3
 8002cb4:	bf58      	it	pl
 8002cb6:	4253      	negpl	r3, r2
 8002cb8:	607b      	str	r3, [r7, #4]
    priority_dirs[2] = (robot.direction + 3) % 4;
 8002cba:	4b7b      	ldr	r3, [pc, #492]	@ (8002ea8 <get_championship_direction+0x228>)
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	3303      	adds	r3, #3
 8002cc0:	425a      	negs	r2, r3
 8002cc2:	f003 0303 	and.w	r3, r3, #3
 8002cc6:	f002 0203 	and.w	r2, r2, #3
 8002cca:	bf58      	it	pl
 8002ccc:	4253      	negpl	r3, r2
 8002cce:	60bb      	str	r3, [r7, #8]
    priority_dirs[3] = (robot.direction + 2) % 4;
 8002cd0:	4b75      	ldr	r3, [pc, #468]	@ (8002ea8 <get_championship_direction+0x228>)
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	3302      	adds	r3, #2
 8002cd6:	425a      	negs	r2, r3
 8002cd8:	f003 0303 	and.w	r3, r3, #3
 8002cdc:	f002 0203 	and.w	r2, r2, #3
 8002ce0:	bf58      	it	pl
 8002ce2:	4253      	negpl	r3, r2
 8002ce4:	60fb      	str	r3, [r7, #12]

    // First pass: look for unvisited cells
    for (int p = 0; p < 4; p++) {
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	637b      	str	r3, [r7, #52]	@ 0x34
 8002cea:	e05b      	b.n	8002da4 <get_championship_direction+0x124>
        int dir = priority_dirs[p];
 8002cec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cee:	009b      	lsls	r3, r3, #2
 8002cf0:	3348      	adds	r3, #72	@ 0x48
 8002cf2:	443b      	add	r3, r7
 8002cf4:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8002cf8:	61bb      	str	r3, [r7, #24]
        int nx = robot.x + dx[dir];
 8002cfa:	4b6b      	ldr	r3, [pc, #428]	@ (8002ea8 <get_championship_direction+0x228>)
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	496b      	ldr	r1, [pc, #428]	@ (8002eac <get_championship_direction+0x22c>)
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002d06:	4413      	add	r3, r2
 8002d08:	617b      	str	r3, [r7, #20]
        int ny = robot.y + dy[dir];
 8002d0a:	4b67      	ldr	r3, [pc, #412]	@ (8002ea8 <get_championship_direction+0x228>)
 8002d0c:	685a      	ldr	r2, [r3, #4]
 8002d0e:	4968      	ldr	r1, [pc, #416]	@ (8002eb0 <get_championship_direction+0x230>)
 8002d10:	69bb      	ldr	r3, [r7, #24]
 8002d12:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002d16:	4413      	add	r3, r2
 8002d18:	613b      	str	r3, [r7, #16]

        if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE &&
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	db3e      	blt.n	8002d9e <get_championship_direction+0x11e>
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	2b0f      	cmp	r3, #15
 8002d24:	dc3b      	bgt.n	8002d9e <get_championship_direction+0x11e>
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	db38      	blt.n	8002d9e <get_championship_direction+0x11e>
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	2b0f      	cmp	r3, #15
 8002d30:	dc35      	bgt.n	8002d9e <get_championship_direction+0x11e>
            !maze[robot.x][robot.y].walls[dir]) {
 8002d32:	4b5d      	ldr	r3, [pc, #372]	@ (8002ea8 <get_championship_direction+0x228>)
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	4b5c      	ldr	r3, [pc, #368]	@ (8002ea8 <get_championship_direction+0x228>)
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	495e      	ldr	r1, [pc, #376]	@ (8002eb4 <get_championship_direction+0x234>)
 8002d3c:	0112      	lsls	r2, r2, #4
 8002d3e:	4413      	add	r3, r2
 8002d40:	011b      	lsls	r3, r3, #4
 8002d42:	18ca      	adds	r2, r1, r3
 8002d44:	69bb      	ldr	r3, [r7, #24]
 8002d46:	4413      	add	r3, r2
 8002d48:	3305      	adds	r3, #5
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	f083 0301 	eor.w	r3, r3, #1
 8002d50:	b2db      	uxtb	r3, r3
        if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE &&
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d023      	beq.n	8002d9e <get_championship_direction+0x11e>

            // Prefer unvisited cells
            if (maze[nx][ny].visit_count == 0) {
 8002d56:	4957      	ldr	r1, [pc, #348]	@ (8002eb4 <get_championship_direction+0x234>)
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	011a      	lsls	r2, r3, #4
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	4413      	add	r3, r2
 8002d60:	011b      	lsls	r3, r3, #4
 8002d62:	440b      	add	r3, r1
 8002d64:	330c      	adds	r3, #12
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d118      	bne.n	8002d9e <get_championship_direction+0x11e>
                found_unvisited = true;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
                if (maze[nx][ny].distance < min_distance) {
 8002d72:	4950      	ldr	r1, [pc, #320]	@ (8002eb4 <get_championship_direction+0x234>)
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	011a      	lsls	r2, r3, #4
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	4413      	add	r3, r2
 8002d7c:	011b      	lsls	r3, r3, #4
 8002d7e:	440b      	add	r3, r1
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002d84:	429a      	cmp	r2, r3
 8002d86:	dd0a      	ble.n	8002d9e <get_championship_direction+0x11e>
                    min_distance = maze[nx][ny].distance;
 8002d88:	494a      	ldr	r1, [pc, #296]	@ (8002eb4 <get_championship_direction+0x234>)
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	011a      	lsls	r2, r3, #4
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	4413      	add	r3, r2
 8002d92:	011b      	lsls	r3, r3, #4
 8002d94:	440b      	add	r3, r1
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	643b      	str	r3, [r7, #64]	@ 0x40
                    best_dir = dir;
 8002d9a:	69bb      	ldr	r3, [r7, #24]
 8002d9c:	647b      	str	r3, [r7, #68]	@ 0x44
    for (int p = 0; p < 4; p++) {
 8002d9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002da0:	3301      	adds	r3, #1
 8002da2:	637b      	str	r3, [r7, #52]	@ 0x34
 8002da4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002da6:	2b03      	cmp	r3, #3
 8002da8:	dda0      	ble.n	8002cec <get_championship_direction+0x6c>
            }
        }
    }

    // Second pass: if no unvisited, find least visited with lowest distance
    if (!found_unvisited) {
 8002daa:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002dae:	f083 0301 	eor.w	r3, r3, #1
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d06f      	beq.n	8002e98 <get_championship_direction+0x218>
        for (int p = 0; p < 4; p++) {
 8002db8:	2300      	movs	r3, #0
 8002dba:	633b      	str	r3, [r7, #48]	@ 0x30
 8002dbc:	e069      	b.n	8002e92 <get_championship_direction+0x212>
            int dir = priority_dirs[p];
 8002dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	3348      	adds	r3, #72	@ 0x48
 8002dc4:	443b      	add	r3, r7
 8002dc6:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8002dca:	62fb      	str	r3, [r7, #44]	@ 0x2c
            int nx = robot.x + dx[dir];
 8002dcc:	4b36      	ldr	r3, [pc, #216]	@ (8002ea8 <get_championship_direction+0x228>)
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	4936      	ldr	r1, [pc, #216]	@ (8002eac <get_championship_direction+0x22c>)
 8002dd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dd4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002dd8:	4413      	add	r3, r2
 8002dda:	62bb      	str	r3, [r7, #40]	@ 0x28
            int ny = robot.y + dy[dir];
 8002ddc:	4b32      	ldr	r3, [pc, #200]	@ (8002ea8 <get_championship_direction+0x228>)
 8002dde:	685a      	ldr	r2, [r3, #4]
 8002de0:	4933      	ldr	r1, [pc, #204]	@ (8002eb0 <get_championship_direction+0x230>)
 8002de2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002de4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002de8:	4413      	add	r3, r2
 8002dea:	627b      	str	r3, [r7, #36]	@ 0x24

            if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE &&
 8002dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	db4c      	blt.n	8002e8c <get_championship_direction+0x20c>
 8002df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002df4:	2b0f      	cmp	r3, #15
 8002df6:	dc49      	bgt.n	8002e8c <get_championship_direction+0x20c>
 8002df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	db46      	blt.n	8002e8c <get_championship_direction+0x20c>
 8002dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e00:	2b0f      	cmp	r3, #15
 8002e02:	dc43      	bgt.n	8002e8c <get_championship_direction+0x20c>
                !maze[robot.x][robot.y].walls[dir]) {
 8002e04:	4b28      	ldr	r3, [pc, #160]	@ (8002ea8 <get_championship_direction+0x228>)
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	4b27      	ldr	r3, [pc, #156]	@ (8002ea8 <get_championship_direction+0x228>)
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	4929      	ldr	r1, [pc, #164]	@ (8002eb4 <get_championship_direction+0x234>)
 8002e0e:	0112      	lsls	r2, r2, #4
 8002e10:	4413      	add	r3, r2
 8002e12:	011b      	lsls	r3, r3, #4
 8002e14:	18ca      	adds	r2, r1, r3
 8002e16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e18:	4413      	add	r3, r2
 8002e1a:	3305      	adds	r3, #5
 8002e1c:	781b      	ldrb	r3, [r3, #0]
 8002e1e:	f083 0301 	eor.w	r3, r3, #1
 8002e22:	b2db      	uxtb	r3, r3
            if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE &&
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d031      	beq.n	8002e8c <get_championship_direction+0x20c>

                int neighbor_dist = maze[nx][ny].distance;
 8002e28:	4922      	ldr	r1, [pc, #136]	@ (8002eb4 <get_championship_direction+0x234>)
 8002e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e2c:	011a      	lsls	r2, r3, #4
 8002e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e30:	4413      	add	r3, r2
 8002e32:	011b      	lsls	r3, r3, #4
 8002e34:	440b      	add	r3, r1
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	623b      	str	r3, [r7, #32]
                int neighbor_visits = maze[nx][ny].visit_count;
 8002e3a:	491e      	ldr	r1, [pc, #120]	@ (8002eb4 <get_championship_direction+0x234>)
 8002e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e3e:	011a      	lsls	r2, r3, #4
 8002e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e42:	4413      	add	r3, r2
 8002e44:	011b      	lsls	r3, r3, #4
 8002e46:	440b      	add	r3, r1
 8002e48:	330c      	adds	r3, #12
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	61fb      	str	r3, [r7, #28]

                // Choose based on distance first, then visit count
                if (neighbor_dist < min_distance ||
 8002e4e:	6a3a      	ldr	r2, [r7, #32]
 8002e50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e52:	429a      	cmp	r2, r3
 8002e54:	db14      	blt.n	8002e80 <get_championship_direction+0x200>
 8002e56:	6a3a      	ldr	r2, [r7, #32]
 8002e58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d103      	bne.n	8002e66 <get_championship_direction+0x1e6>
                    (neighbor_dist == min_distance && neighbor_visits < min_visits) ||
 8002e5e:	69fa      	ldr	r2, [r7, #28]
 8002e60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e62:	429a      	cmp	r2, r3
 8002e64:	db0c      	blt.n	8002e80 <get_championship_direction+0x200>
 8002e66:	6a3a      	ldr	r2, [r7, #32]
 8002e68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	d10e      	bne.n	8002e8c <get_championship_direction+0x20c>
                    (neighbor_dist == min_distance && neighbor_visits == min_visits && dir == robot.direction)) {
 8002e6e:	69fa      	ldr	r2, [r7, #28]
 8002e70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d10a      	bne.n	8002e8c <get_championship_direction+0x20c>
 8002e76:	4b0c      	ldr	r3, [pc, #48]	@ (8002ea8 <get_championship_direction+0x228>)
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d105      	bne.n	8002e8c <get_championship_direction+0x20c>
                    min_distance = neighbor_dist;
 8002e80:	6a3b      	ldr	r3, [r7, #32]
 8002e82:	643b      	str	r3, [r7, #64]	@ 0x40
                    min_visits = neighbor_visits;
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    best_dir = dir;
 8002e88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e8a:	647b      	str	r3, [r7, #68]	@ 0x44
        for (int p = 0; p < 4; p++) {
 8002e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e8e:	3301      	adds	r3, #1
 8002e90:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e94:	2b03      	cmp	r3, #3
 8002e96:	dd92      	ble.n	8002dbe <get_championship_direction+0x13e>
                }
            }
        }
    }

    return best_dir;
 8002e98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	374c      	adds	r7, #76	@ 0x4c
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	20001404 	.word	0x20001404
 8002eac:	0800d748 	.word	0x0800d748
 8002eb0:	0800d758 	.word	0x0800d758
 8002eb4:	20000404 	.word	0x20000404

08002eb8 <championship_update_walls>:

/**
 * @brief Update walls based on sensor readings (MMS style)
 */
void championship_update_walls(void)
{
 8002eb8:	b590      	push	{r4, r7, lr}
 8002eba:	b08b      	sub	sp, #44	@ 0x2c
 8002ebc:	af02      	add	r7, sp, #8
    // Update sensors first
    update_sensors();
 8002ebe:	f000 fee7 	bl	8003c90 <update_sensors>

    // Update walls based on current direction
    if (sensors.wall_front) {
 8002ec2:	4b8a      	ldr	r3, [pc, #552]	@ (80030ec <championship_update_walls+0x234>)
 8002ec4:	7a9b      	ldrb	r3, [r3, #10]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d041      	beq.n	8002f4e <championship_update_walls+0x96>
        maze[robot.x][robot.y].walls[robot.direction] = true;
 8002eca:	4b89      	ldr	r3, [pc, #548]	@ (80030f0 <championship_update_walls+0x238>)
 8002ecc:	6819      	ldr	r1, [r3, #0]
 8002ece:	4b88      	ldr	r3, [pc, #544]	@ (80030f0 <championship_update_walls+0x238>)
 8002ed0:	685a      	ldr	r2, [r3, #4]
 8002ed2:	4b87      	ldr	r3, [pc, #540]	@ (80030f0 <championship_update_walls+0x238>)
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	4887      	ldr	r0, [pc, #540]	@ (80030f4 <championship_update_walls+0x23c>)
 8002ed8:	0109      	lsls	r1, r1, #4
 8002eda:	440a      	add	r2, r1
 8002edc:	0112      	lsls	r2, r2, #4
 8002ede:	4402      	add	r2, r0
 8002ee0:	4413      	add	r3, r2
 8002ee2:	3305      	adds	r3, #5
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	701a      	strb	r2, [r3, #0]
        // Update opposite wall in neighbor cell
        int nx = robot.x + dx[robot.direction];
 8002ee8:	4b81      	ldr	r3, [pc, #516]	@ (80030f0 <championship_update_walls+0x238>)
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	4b80      	ldr	r3, [pc, #512]	@ (80030f0 <championship_update_walls+0x238>)
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	4981      	ldr	r1, [pc, #516]	@ (80030f8 <championship_update_walls+0x240>)
 8002ef2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002ef6:	4413      	add	r3, r2
 8002ef8:	61fb      	str	r3, [r7, #28]
        int ny = robot.y + dy[robot.direction];
 8002efa:	4b7d      	ldr	r3, [pc, #500]	@ (80030f0 <championship_update_walls+0x238>)
 8002efc:	685a      	ldr	r2, [r3, #4]
 8002efe:	4b7c      	ldr	r3, [pc, #496]	@ (80030f0 <championship_update_walls+0x238>)
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	497e      	ldr	r1, [pc, #504]	@ (80030fc <championship_update_walls+0x244>)
 8002f04:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002f08:	4413      	add	r3, r2
 8002f0a:	61bb      	str	r3, [r7, #24]
        if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE) {
 8002f0c:	69fb      	ldr	r3, [r7, #28]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	db1d      	blt.n	8002f4e <championship_update_walls+0x96>
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	2b0f      	cmp	r3, #15
 8002f16:	dc1a      	bgt.n	8002f4e <championship_update_walls+0x96>
 8002f18:	69bb      	ldr	r3, [r7, #24]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	db17      	blt.n	8002f4e <championship_update_walls+0x96>
 8002f1e:	69bb      	ldr	r3, [r7, #24]
 8002f20:	2b0f      	cmp	r3, #15
 8002f22:	dc14      	bgt.n	8002f4e <championship_update_walls+0x96>
            maze[nx][ny].walls[(robot.direction + 2) % 4] = true;
 8002f24:	4b72      	ldr	r3, [pc, #456]	@ (80030f0 <championship_update_walls+0x238>)
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	3302      	adds	r3, #2
 8002f2a:	425a      	negs	r2, r3
 8002f2c:	f003 0303 	and.w	r3, r3, #3
 8002f30:	f002 0203 	and.w	r2, r2, #3
 8002f34:	bf58      	it	pl
 8002f36:	4253      	negpl	r3, r2
 8002f38:	486e      	ldr	r0, [pc, #440]	@ (80030f4 <championship_update_walls+0x23c>)
 8002f3a:	69fa      	ldr	r2, [r7, #28]
 8002f3c:	0111      	lsls	r1, r2, #4
 8002f3e:	69ba      	ldr	r2, [r7, #24]
 8002f40:	440a      	add	r2, r1
 8002f42:	0112      	lsls	r2, r2, #4
 8002f44:	4402      	add	r2, r0
 8002f46:	4413      	add	r3, r2
 8002f48:	3305      	adds	r3, #5
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	701a      	strb	r2, [r3, #0]
        }
    }

    if (sensors.wall_left) {
 8002f4e:	4b67      	ldr	r3, [pc, #412]	@ (80030ec <championship_update_walls+0x234>)
 8002f50:	7adb      	ldrb	r3, [r3, #11]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d048      	beq.n	8002fe8 <championship_update_walls+0x130>
        int left_dir = (robot.direction + 3) % 4;
 8002f56:	4b66      	ldr	r3, [pc, #408]	@ (80030f0 <championship_update_walls+0x238>)
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	3303      	adds	r3, #3
 8002f5c:	425a      	negs	r2, r3
 8002f5e:	f003 0303 	and.w	r3, r3, #3
 8002f62:	f002 0203 	and.w	r2, r2, #3
 8002f66:	bf58      	it	pl
 8002f68:	4253      	negpl	r3, r2
 8002f6a:	617b      	str	r3, [r7, #20]
        maze[robot.x][robot.y].walls[left_dir] = true;
 8002f6c:	4b60      	ldr	r3, [pc, #384]	@ (80030f0 <championship_update_walls+0x238>)
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	4b5f      	ldr	r3, [pc, #380]	@ (80030f0 <championship_update_walls+0x238>)
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	495f      	ldr	r1, [pc, #380]	@ (80030f4 <championship_update_walls+0x23c>)
 8002f76:	0112      	lsls	r2, r2, #4
 8002f78:	4413      	add	r3, r2
 8002f7a:	011b      	lsls	r3, r3, #4
 8002f7c:	18ca      	adds	r2, r1, r3
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	4413      	add	r3, r2
 8002f82:	3305      	adds	r3, #5
 8002f84:	2201      	movs	r2, #1
 8002f86:	701a      	strb	r2, [r3, #0]
        int nx = robot.x + dx[left_dir];
 8002f88:	4b59      	ldr	r3, [pc, #356]	@ (80030f0 <championship_update_walls+0x238>)
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	495a      	ldr	r1, [pc, #360]	@ (80030f8 <championship_update_walls+0x240>)
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002f94:	4413      	add	r3, r2
 8002f96:	613b      	str	r3, [r7, #16]
        int ny = robot.y + dy[left_dir];
 8002f98:	4b55      	ldr	r3, [pc, #340]	@ (80030f0 <championship_update_walls+0x238>)
 8002f9a:	685a      	ldr	r2, [r3, #4]
 8002f9c:	4957      	ldr	r1, [pc, #348]	@ (80030fc <championship_update_walls+0x244>)
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002fa4:	4413      	add	r3, r2
 8002fa6:	60fb      	str	r3, [r7, #12]
        if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE) {
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	db1c      	blt.n	8002fe8 <championship_update_walls+0x130>
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	2b0f      	cmp	r3, #15
 8002fb2:	dc19      	bgt.n	8002fe8 <championship_update_walls+0x130>
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	db16      	blt.n	8002fe8 <championship_update_walls+0x130>
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2b0f      	cmp	r3, #15
 8002fbe:	dc13      	bgt.n	8002fe8 <championship_update_walls+0x130>
            maze[nx][ny].walls[(left_dir + 2) % 4] = true;
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	3302      	adds	r3, #2
 8002fc4:	425a      	negs	r2, r3
 8002fc6:	f003 0303 	and.w	r3, r3, #3
 8002fca:	f002 0203 	and.w	r2, r2, #3
 8002fce:	bf58      	it	pl
 8002fd0:	4253      	negpl	r3, r2
 8002fd2:	4848      	ldr	r0, [pc, #288]	@ (80030f4 <championship_update_walls+0x23c>)
 8002fd4:	693a      	ldr	r2, [r7, #16]
 8002fd6:	0111      	lsls	r1, r2, #4
 8002fd8:	68fa      	ldr	r2, [r7, #12]
 8002fda:	440a      	add	r2, r1
 8002fdc:	0112      	lsls	r2, r2, #4
 8002fde:	4402      	add	r2, r0
 8002fe0:	4413      	add	r3, r2
 8002fe2:	3305      	adds	r3, #5
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	701a      	strb	r2, [r3, #0]
        }
    }

    if (sensors.wall_right) {
 8002fe8:	4b40      	ldr	r3, [pc, #256]	@ (80030ec <championship_update_walls+0x234>)
 8002fea:	7b1b      	ldrb	r3, [r3, #12]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d048      	beq.n	8003082 <championship_update_walls+0x1ca>
        int right_dir = (robot.direction + 1) % 4;
 8002ff0:	4b3f      	ldr	r3, [pc, #252]	@ (80030f0 <championship_update_walls+0x238>)
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	3301      	adds	r3, #1
 8002ff6:	425a      	negs	r2, r3
 8002ff8:	f003 0303 	and.w	r3, r3, #3
 8002ffc:	f002 0203 	and.w	r2, r2, #3
 8003000:	bf58      	it	pl
 8003002:	4253      	negpl	r3, r2
 8003004:	60bb      	str	r3, [r7, #8]
        maze[robot.x][robot.y].walls[right_dir] = true;
 8003006:	4b3a      	ldr	r3, [pc, #232]	@ (80030f0 <championship_update_walls+0x238>)
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	4b39      	ldr	r3, [pc, #228]	@ (80030f0 <championship_update_walls+0x238>)
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	4939      	ldr	r1, [pc, #228]	@ (80030f4 <championship_update_walls+0x23c>)
 8003010:	0112      	lsls	r2, r2, #4
 8003012:	4413      	add	r3, r2
 8003014:	011b      	lsls	r3, r3, #4
 8003016:	18ca      	adds	r2, r1, r3
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	4413      	add	r3, r2
 800301c:	3305      	adds	r3, #5
 800301e:	2201      	movs	r2, #1
 8003020:	701a      	strb	r2, [r3, #0]
        int nx = robot.x + dx[right_dir];
 8003022:	4b33      	ldr	r3, [pc, #204]	@ (80030f0 <championship_update_walls+0x238>)
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	4934      	ldr	r1, [pc, #208]	@ (80030f8 <championship_update_walls+0x240>)
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800302e:	4413      	add	r3, r2
 8003030:	607b      	str	r3, [r7, #4]
        int ny = robot.y + dy[right_dir];
 8003032:	4b2f      	ldr	r3, [pc, #188]	@ (80030f0 <championship_update_walls+0x238>)
 8003034:	685a      	ldr	r2, [r3, #4]
 8003036:	4931      	ldr	r1, [pc, #196]	@ (80030fc <championship_update_walls+0x244>)
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800303e:	4413      	add	r3, r2
 8003040:	603b      	str	r3, [r7, #0]
        if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE) {
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2b00      	cmp	r3, #0
 8003046:	db1c      	blt.n	8003082 <championship_update_walls+0x1ca>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2b0f      	cmp	r3, #15
 800304c:	dc19      	bgt.n	8003082 <championship_update_walls+0x1ca>
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	2b00      	cmp	r3, #0
 8003052:	db16      	blt.n	8003082 <championship_update_walls+0x1ca>
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	2b0f      	cmp	r3, #15
 8003058:	dc13      	bgt.n	8003082 <championship_update_walls+0x1ca>
            maze[nx][ny].walls[(right_dir + 2) % 4] = true;
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	3302      	adds	r3, #2
 800305e:	425a      	negs	r2, r3
 8003060:	f003 0303 	and.w	r3, r3, #3
 8003064:	f002 0203 	and.w	r2, r2, #3
 8003068:	bf58      	it	pl
 800306a:	4253      	negpl	r3, r2
 800306c:	4821      	ldr	r0, [pc, #132]	@ (80030f4 <championship_update_walls+0x23c>)
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	0111      	lsls	r1, r2, #4
 8003072:	683a      	ldr	r2, [r7, #0]
 8003074:	440a      	add	r2, r1
 8003076:	0112      	lsls	r2, r2, #4
 8003078:	4402      	add	r2, r0
 800307a:	4413      	add	r3, r2
 800307c:	3305      	adds	r3, #5
 800307e:	2201      	movs	r2, #1
 8003080:	701a      	strb	r2, [r3, #0]
        }
    }

    // Mark current cell as visited
    maze[robot.x][robot.y].visited = true;
 8003082:	4b1b      	ldr	r3, [pc, #108]	@ (80030f0 <championship_update_walls+0x238>)
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	4b1a      	ldr	r3, [pc, #104]	@ (80030f0 <championship_update_walls+0x238>)
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	491a      	ldr	r1, [pc, #104]	@ (80030f4 <championship_update_walls+0x23c>)
 800308c:	0112      	lsls	r2, r2, #4
 800308e:	4413      	add	r3, r2
 8003090:	011b      	lsls	r3, r3, #4
 8003092:	440b      	add	r3, r1
 8003094:	3304      	adds	r3, #4
 8003096:	2201      	movs	r2, #1
 8003098:	701a      	strb	r2, [r3, #0]
    maze[robot.x][robot.y].visit_count++;
 800309a:	4b15      	ldr	r3, [pc, #84]	@ (80030f0 <championship_update_walls+0x238>)
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	4b14      	ldr	r3, [pc, #80]	@ (80030f0 <championship_update_walls+0x238>)
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	4814      	ldr	r0, [pc, #80]	@ (80030f4 <championship_update_walls+0x23c>)
 80030a4:	0111      	lsls	r1, r2, #4
 80030a6:	4419      	add	r1, r3
 80030a8:	0109      	lsls	r1, r1, #4
 80030aa:	4401      	add	r1, r0
 80030ac:	310c      	adds	r1, #12
 80030ae:	6809      	ldr	r1, [r1, #0]
 80030b0:	3101      	adds	r1, #1
 80030b2:	4810      	ldr	r0, [pc, #64]	@ (80030f4 <championship_update_walls+0x23c>)
 80030b4:	0112      	lsls	r2, r2, #4
 80030b6:	4413      	add	r3, r2
 80030b8:	011b      	lsls	r3, r3, #4
 80030ba:	4403      	add	r3, r0
 80030bc:	330c      	adds	r3, #12
 80030be:	6019      	str	r1, [r3, #0]

    // Debug output
    send_bluetooth_printf("Walls updated at (%d,%d) F:%d L:%d R:%d\r\n",
 80030c0:	4b0b      	ldr	r3, [pc, #44]	@ (80030f0 <championship_update_walls+0x238>)
 80030c2:	6819      	ldr	r1, [r3, #0]
 80030c4:	4b0a      	ldr	r3, [pc, #40]	@ (80030f0 <championship_update_walls+0x238>)
 80030c6:	685a      	ldr	r2, [r3, #4]
                         robot.x, robot.y, sensors.wall_front, sensors.wall_left, sensors.wall_right);
 80030c8:	4b08      	ldr	r3, [pc, #32]	@ (80030ec <championship_update_walls+0x234>)
 80030ca:	7a9b      	ldrb	r3, [r3, #10]
    send_bluetooth_printf("Walls updated at (%d,%d) F:%d L:%d R:%d\r\n",
 80030cc:	461c      	mov	r4, r3
                         robot.x, robot.y, sensors.wall_front, sensors.wall_left, sensors.wall_right);
 80030ce:	4b07      	ldr	r3, [pc, #28]	@ (80030ec <championship_update_walls+0x234>)
 80030d0:	7adb      	ldrb	r3, [r3, #11]
    send_bluetooth_printf("Walls updated at (%d,%d) F:%d L:%d R:%d\r\n",
 80030d2:	4618      	mov	r0, r3
                         robot.x, robot.y, sensors.wall_front, sensors.wall_left, sensors.wall_right);
 80030d4:	4b05      	ldr	r3, [pc, #20]	@ (80030ec <championship_update_walls+0x234>)
 80030d6:	7b1b      	ldrb	r3, [r3, #12]
    send_bluetooth_printf("Walls updated at (%d,%d) F:%d L:%d R:%d\r\n",
 80030d8:	9301      	str	r3, [sp, #4]
 80030da:	9000      	str	r0, [sp, #0]
 80030dc:	4623      	mov	r3, r4
 80030de:	4808      	ldr	r0, [pc, #32]	@ (8003100 <championship_update_walls+0x248>)
 80030e0:	f7fe fc2c 	bl	800193c <send_bluetooth_printf>
}
 80030e4:	bf00      	nop
 80030e6:	3724      	adds	r7, #36	@ 0x24
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd90      	pop	{r4, r7, pc}
 80030ec:	20001418 	.word	0x20001418
 80030f0:	20001404 	.word	0x20001404
 80030f4:	20000404 	.word	0x20000404
 80030f8:	0800d748 	.word	0x0800d748
 80030fc:	0800d758 	.word	0x0800d758
 8003100:	0800cf1c 	.word	0x0800cf1c

08003104 <turn_to_direction>:

/**
 * @brief Turn robot to face target direction (MMS style)
 */
void turn_to_direction(int target_dir)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b084      	sub	sp, #16
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
    while (robot.direction != target_dir) {
 800310c:	e041      	b.n	8003192 <turn_to_direction+0x8e>
        int turn_diff = (target_dir - robot.direction + 4) % 4;
 800310e:	4b26      	ldr	r3, [pc, #152]	@ (80031a8 <turn_to_direction+0xa4>)
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	687a      	ldr	r2, [r7, #4]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	3304      	adds	r3, #4
 8003118:	425a      	negs	r2, r3
 800311a:	f003 0303 	and.w	r3, r3, #3
 800311e:	f002 0203 	and.w	r2, r2, #3
 8003122:	bf58      	it	pl
 8003124:	4253      	negpl	r3, r2
 8003126:	60fb      	str	r3, [r7, #12]

        if (turn_diff == 1) {
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2b01      	cmp	r3, #1
 800312c:	d10e      	bne.n	800314c <turn_to_direction+0x48>
            turn_right();
 800312e:	f000 fc63 	bl	80039f8 <turn_right>
            robot.direction = (robot.direction + 1) % 4;
 8003132:	4b1d      	ldr	r3, [pc, #116]	@ (80031a8 <turn_to_direction+0xa4>)
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	3301      	adds	r3, #1
 8003138:	425a      	negs	r2, r3
 800313a:	f003 0303 	and.w	r3, r3, #3
 800313e:	f002 0203 	and.w	r2, r2, #3
 8003142:	bf58      	it	pl
 8003144:	4253      	negpl	r3, r2
 8003146:	4a18      	ldr	r2, [pc, #96]	@ (80031a8 <turn_to_direction+0xa4>)
 8003148:	6093      	str	r3, [r2, #8]
 800314a:	e022      	b.n	8003192 <turn_to_direction+0x8e>
        } else if (turn_diff == 3) {
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2b03      	cmp	r3, #3
 8003150:	d10e      	bne.n	8003170 <turn_to_direction+0x6c>
            turn_left();
 8003152:	f000 fc11 	bl	8003978 <turn_left>
            robot.direction = (robot.direction + 3) % 4;
 8003156:	4b14      	ldr	r3, [pc, #80]	@ (80031a8 <turn_to_direction+0xa4>)
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	3303      	adds	r3, #3
 800315c:	425a      	negs	r2, r3
 800315e:	f003 0303 	and.w	r3, r3, #3
 8003162:	f002 0203 	and.w	r2, r2, #3
 8003166:	bf58      	it	pl
 8003168:	4253      	negpl	r3, r2
 800316a:	4a0f      	ldr	r2, [pc, #60]	@ (80031a8 <turn_to_direction+0xa4>)
 800316c:	6093      	str	r3, [r2, #8]
 800316e:	e010      	b.n	8003192 <turn_to_direction+0x8e>
        } else if (turn_diff == 2) {
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2b02      	cmp	r3, #2
 8003174:	d10d      	bne.n	8003192 <turn_to_direction+0x8e>
            turn_around();
 8003176:	f000 fc7f 	bl	8003a78 <turn_around>
            robot.direction = (robot.direction + 2) % 4;
 800317a:	4b0b      	ldr	r3, [pc, #44]	@ (80031a8 <turn_to_direction+0xa4>)
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	3302      	adds	r3, #2
 8003180:	425a      	negs	r2, r3
 8003182:	f003 0303 	and.w	r3, r3, #3
 8003186:	f002 0203 	and.w	r2, r2, #3
 800318a:	bf58      	it	pl
 800318c:	4253      	negpl	r3, r2
 800318e:	4a06      	ldr	r2, [pc, #24]	@ (80031a8 <turn_to_direction+0xa4>)
 8003190:	6093      	str	r3, [r2, #8]
    while (robot.direction != target_dir) {
 8003192:	4b05      	ldr	r3, [pc, #20]	@ (80031a8 <turn_to_direction+0xa4>)
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	429a      	cmp	r2, r3
 800319a:	d1b8      	bne.n	800310e <turn_to_direction+0xa>
        }
    }
}
 800319c:	bf00      	nop
 800319e:	bf00      	nop
 80031a0:	3710      	adds	r7, #16
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	20001404 	.word	0x20001404

080031ac <championship_move_forward>:

/**
 * @brief Move robot forward one cell (MMS style)
 */
bool championship_move_forward(void)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	af00      	add	r7, sp, #0
    update_sensors();// neww
 80031b0:	f000 fd6e 	bl	8003c90 <update_sensors>
    // Check for wall before moving
    if (sensors.wall_front) {
 80031b4:	4b0b      	ldr	r3, [pc, #44]	@ (80031e4 <championship_move_forward+0x38>)
 80031b6:	7a9b      	ldrb	r3, [r3, #10]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d004      	beq.n	80031c6 <championship_move_forward+0x1a>
        send_bluetooth_message("Front wall detected, cannot move\r\n");
 80031bc:	480a      	ldr	r0, [pc, #40]	@ (80031e8 <championship_move_forward+0x3c>)
 80031be:	f7fe fba7 	bl	8001910 <send_bluetooth_message>
        return false;
 80031c2:	2300      	movs	r3, #0
 80031c4:	e00c      	b.n	80031e0 <championship_move_forward+0x34>
    }

    move_forward();  	//move_forward_cell_scurve();
 80031c6:	f000 fb69 	bl	800389c <move_forward>
    robot.exploration_steps++;
 80031ca:	4b08      	ldr	r3, [pc, #32]	@ (80031ec <championship_move_forward+0x40>)
 80031cc:	691b      	ldr	r3, [r3, #16]
 80031ce:	3301      	adds	r3, #1
 80031d0:	4a06      	ldr	r2, [pc, #24]	@ (80031ec <championship_move_forward+0x40>)
 80031d2:	6113      	str	r3, [r2, #16]
    exploration_steps++;
 80031d4:	4b06      	ldr	r3, [pc, #24]	@ (80031f0 <championship_move_forward+0x44>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	3301      	adds	r3, #1
 80031da:	4a05      	ldr	r2, [pc, #20]	@ (80031f0 <championship_move_forward+0x44>)
 80031dc:	6013      	str	r3, [r2, #0]

    return true;
 80031de:	2301      	movs	r3, #1
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	20001418 	.word	0x20001418
 80031e8:	0800cf48 	.word	0x0800cf48
 80031ec:	20001404 	.word	0x20001404
 80031f0:	20001450 	.word	0x20001450

080031f4 <is_at_goal>:

/**
 * @brief Check if robot is at goal (MMS style)
 */
bool is_at_goal(void)
{
 80031f4:	b480      	push	{r7}
 80031f6:	af00      	add	r7, sp, #0
    if (!robot.center_reached) {
 80031f8:	4b1c      	ldr	r3, [pc, #112]	@ (800326c <is_at_goal+0x78>)
 80031fa:	7b1b      	ldrb	r3, [r3, #12]
 80031fc:	f083 0301 	eor.w	r3, r3, #1
 8003200:	b2db      	uxtb	r3, r3
 8003202:	2b00      	cmp	r3, #0
 8003204:	d01e      	beq.n	8003244 <is_at_goal+0x50>
        return (robot.x == goal_x1 || robot.x == goal_x2) &&
 8003206:	4b19      	ldr	r3, [pc, #100]	@ (800326c <is_at_goal+0x78>)
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	4b19      	ldr	r3, [pc, #100]	@ (8003270 <is_at_goal+0x7c>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	429a      	cmp	r2, r3
 8003210:	d005      	beq.n	800321e <is_at_goal+0x2a>
 8003212:	4b16      	ldr	r3, [pc, #88]	@ (800326c <is_at_goal+0x78>)
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	4b17      	ldr	r3, [pc, #92]	@ (8003274 <is_at_goal+0x80>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	429a      	cmp	r2, r3
 800321c:	d10d      	bne.n	800323a <is_at_goal+0x46>
               (robot.y == goal_y1 || robot.y == goal_y2);
 800321e:	4b13      	ldr	r3, [pc, #76]	@ (800326c <is_at_goal+0x78>)
 8003220:	685a      	ldr	r2, [r3, #4]
 8003222:	4b15      	ldr	r3, [pc, #84]	@ (8003278 <is_at_goal+0x84>)
 8003224:	681b      	ldr	r3, [r3, #0]
        return (robot.x == goal_x1 || robot.x == goal_x2) &&
 8003226:	429a      	cmp	r2, r3
 8003228:	d005      	beq.n	8003236 <is_at_goal+0x42>
               (robot.y == goal_y1 || robot.y == goal_y2);
 800322a:	4b10      	ldr	r3, [pc, #64]	@ (800326c <is_at_goal+0x78>)
 800322c:	685a      	ldr	r2, [r3, #4]
 800322e:	4b13      	ldr	r3, [pc, #76]	@ (800327c <is_at_goal+0x88>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	429a      	cmp	r2, r3
 8003234:	d101      	bne.n	800323a <is_at_goal+0x46>
        return (robot.x == goal_x1 || robot.x == goal_x2) &&
 8003236:	2301      	movs	r3, #1
 8003238:	e000      	b.n	800323c <is_at_goal+0x48>
 800323a:	2300      	movs	r3, #0
 800323c:	f003 0301 	and.w	r3, r3, #1
 8003240:	b2db      	uxtb	r3, r3
 8003242:	e00d      	b.n	8003260 <is_at_goal+0x6c>
    } else {
        return robot.x == 0 && robot.y == 0;
 8003244:	4b09      	ldr	r3, [pc, #36]	@ (800326c <is_at_goal+0x78>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d105      	bne.n	8003258 <is_at_goal+0x64>
 800324c:	4b07      	ldr	r3, [pc, #28]	@ (800326c <is_at_goal+0x78>)
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d101      	bne.n	8003258 <is_at_goal+0x64>
 8003254:	2301      	movs	r3, #1
 8003256:	e000      	b.n	800325a <is_at_goal+0x66>
 8003258:	2300      	movs	r3, #0
 800325a:	f003 0301 	and.w	r3, r3, #1
 800325e:	b2db      	uxtb	r3, r3
    }
}
 8003260:	4618      	mov	r0, r3
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	20001404 	.word	0x20001404
 8003270:	0800d768 	.word	0x0800d768
 8003274:	0800d770 	.word	0x0800d770
 8003278:	0800d76c 	.word	0x0800d76c
 800327c:	0800d774 	.word	0x0800d774

08003280 <championship_exploration_with_analysis>:

/**
 * @brief Main championship exploration algorithm with MMS integration
 */
void championship_exploration_with_analysis(void)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b08a      	sub	sp, #40	@ 0x28
 8003284:	af00      	add	r7, sp, #0
    send_bluetooth_message("Starting championship exploration\r\n");
 8003286:	4881      	ldr	r0, [pc, #516]	@ (800348c <championship_exploration_with_analysis+0x20c>)
 8003288:	f7fe fb42 	bl	8001910 <send_bluetooth_message>

    int step_count = 0;
 800328c:	2300      	movs	r3, #0
 800328e:	627b      	str	r3, [r7, #36]	@ 0x24
    const int max_steps = 1000;
 8003290:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003294:	613b      	str	r3, [r7, #16]

    while (step_count < max_steps && (!robot.center_reached || !robot.returned_to_start)) {
 8003296:	e0c0      	b.n	800341a <championship_exploration_with_analysis+0x19a>
        send_bluetooth_printf("Step %d: Robot at (%d,%d)\r\n", step_count, robot.x, robot.y);
 8003298:	4b7d      	ldr	r3, [pc, #500]	@ (8003490 <championship_exploration_with_analysis+0x210>)
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	4b7c      	ldr	r3, [pc, #496]	@ (8003490 <championship_exploration_with_analysis+0x210>)
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80032a2:	487c      	ldr	r0, [pc, #496]	@ (8003494 <championship_exploration_with_analysis+0x214>)
 80032a4:	f7fe fb4a 	bl	800193c <send_bluetooth_printf>

        // Update walls and run championship flood fill
        championship_update_walls();
 80032a8:	f7ff fe06 	bl	8002eb8 <championship_update_walls>
        championship_flood_fill();
 80032ac:	f7ff fb36 	bl	800291c <championship_flood_fill>

        // Check if goal reached
        if (is_at_goal()) {
 80032b0:	f7ff ffa0 	bl	80031f4 <is_at_goal>
 80032b4:	4603      	mov	r3, r0
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d032      	beq.n	8003320 <championship_exploration_with_analysis+0xa0>
            if (!robot.center_reached) {
 80032ba:	4b75      	ldr	r3, [pc, #468]	@ (8003490 <championship_exploration_with_analysis+0x210>)
 80032bc:	7b1b      	ldrb	r3, [r3, #12]
 80032be:	f083 0301 	eor.w	r3, r3, #1
 80032c2:	b2db      	uxtb	r3, r3
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d024      	beq.n	8003312 <championship_exploration_with_analysis+0x92>
                send_bluetooth_message("CENTER REACHED! Switching to return mode\r\n");
 80032c8:	4873      	ldr	r0, [pc, #460]	@ (8003498 <championship_exploration_with_analysis+0x218>)
 80032ca:	f7fe fb21 	bl	8001910 <send_bluetooth_message>
                robot.center_reached = true;
 80032ce:	4b70      	ldr	r3, [pc, #448]	@ (8003490 <championship_exploration_with_analysis+0x210>)
 80032d0:	2201      	movs	r2, #1
 80032d2:	731a      	strb	r2, [r3, #12]
                play_confirmation_tone();
 80032d4:	f7fd fe70 	bl	8000fb8 <play_confirmation_tone>

                // Reset visit counts for return journey
                for (int x = 0; x < MAZE_SIZE; x++) {
 80032d8:	2300      	movs	r3, #0
 80032da:	623b      	str	r3, [r7, #32]
 80032dc:	e015      	b.n	800330a <championship_exploration_with_analysis+0x8a>
                    for (int y = 0; y < MAZE_SIZE; y++) {
 80032de:	2300      	movs	r3, #0
 80032e0:	61fb      	str	r3, [r7, #28]
 80032e2:	e00c      	b.n	80032fe <championship_exploration_with_analysis+0x7e>
                        maze[x][y].visit_count = 0;
 80032e4:	496d      	ldr	r1, [pc, #436]	@ (800349c <championship_exploration_with_analysis+0x21c>)
 80032e6:	6a3b      	ldr	r3, [r7, #32]
 80032e8:	011a      	lsls	r2, r3, #4
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	4413      	add	r3, r2
 80032ee:	011b      	lsls	r3, r3, #4
 80032f0:	440b      	add	r3, r1
 80032f2:	330c      	adds	r3, #12
 80032f4:	2200      	movs	r2, #0
 80032f6:	601a      	str	r2, [r3, #0]
                    for (int y = 0; y < MAZE_SIZE; y++) {
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	3301      	adds	r3, #1
 80032fc:	61fb      	str	r3, [r7, #28]
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	2b0f      	cmp	r3, #15
 8003302:	ddef      	ble.n	80032e4 <championship_exploration_with_analysis+0x64>
                for (int x = 0; x < MAZE_SIZE; x++) {
 8003304:	6a3b      	ldr	r3, [r7, #32]
 8003306:	3301      	adds	r3, #1
 8003308:	623b      	str	r3, [r7, #32]
 800330a:	6a3b      	ldr	r3, [r7, #32]
 800330c:	2b0f      	cmp	r3, #15
 800330e:	dde6      	ble.n	80032de <championship_exploration_with_analysis+0x5e>
 8003310:	e006      	b.n	8003320 <championship_exploration_with_analysis+0xa0>
                    }
                }
            } else {
                send_bluetooth_message("RETURNED TO START! Exploration complete!\r\n");
 8003312:	4863      	ldr	r0, [pc, #396]	@ (80034a0 <championship_exploration_with_analysis+0x220>)
 8003314:	f7fe fafc 	bl	8001910 <send_bluetooth_message>
                robot.returned_to_start = true;
 8003318:	4b5d      	ldr	r3, [pc, #372]	@ (8003490 <championship_exploration_with_analysis+0x210>)
 800331a:	2201      	movs	r2, #1
 800331c:	735a      	strb	r2, [r3, #13]
                break;
 800331e:	e090      	b.n	8003442 <championship_exploration_with_analysis+0x1c2>
            }
        }

        // Get championship direction
        int next_dir = get_championship_direction();
 8003320:	f7ff fcae 	bl	8002c80 <get_championship_direction>
 8003324:	60f8      	str	r0, [r7, #12]
        send_bluetooth_printf("Championship direction: %d\r\n", next_dir);
 8003326:	68f9      	ldr	r1, [r7, #12]
 8003328:	485e      	ldr	r0, [pc, #376]	@ (80034a4 <championship_exploration_with_analysis+0x224>)
 800332a:	f7fe fb07 	bl	800193c <send_bluetooth_printf>

        // Turn and move
        turn_to_direction(next_dir);
 800332e:	68f8      	ldr	r0, [r7, #12]
 8003330:	f7ff fee8 	bl	8003104 <turn_to_direction>

        if (championship_move_forward()) {
 8003334:	f7ff ff3a 	bl	80031ac <championship_move_forward>
 8003338:	4603      	mov	r3, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	d00d      	beq.n	800335a <championship_exploration_with_analysis+0xda>
            // Update LED status
            if (robot.center_reached) {
 800333e:	4b54      	ldr	r3, [pc, #336]	@ (8003490 <championship_exploration_with_analysis+0x210>)
 8003340:	7b1b      	ldrb	r3, [r3, #12]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d004      	beq.n	8003350 <championship_exploration_with_analysis+0xd0>
                led_status(0, 1); // Right LED for return journey
 8003346:	2101      	movs	r1, #1
 8003348:	2000      	movs	r0, #0
 800334a:	f001 f907 	bl	800455c <led_status>
 800334e:	e05e      	b.n	800340e <championship_exploration_with_analysis+0x18e>
            } else {
                led_status(1, 0); // Left LED for exploration
 8003350:	2100      	movs	r1, #0
 8003352:	2001      	movs	r0, #1
 8003354:	f001 f902 	bl	800455c <led_status>
 8003358:	e059      	b.n	800340e <championship_exploration_with_analysis+0x18e>
            }
        } else {
            send_bluetooth_message("Movement blocked - trying alternatives\r\n");
 800335a:	4853      	ldr	r0, [pc, #332]	@ (80034a8 <championship_exploration_with_analysis+0x228>)
 800335c:	f7fe fad8 	bl	8001910 <send_bluetooth_message>
            // Try other directions if blocked
            bool moved = false;
 8003360:	2300      	movs	r3, #0
 8003362:	76fb      	strb	r3, [r7, #27]
            for (int alt_dir = 0; alt_dir < 4 && !moved; alt_dir++) {
 8003364:	2300      	movs	r3, #0
 8003366:	617b      	str	r3, [r7, #20]
 8003368:	e03e      	b.n	80033e8 <championship_exploration_with_analysis+0x168>
                if (alt_dir != next_dir) {
 800336a:	697a      	ldr	r2, [r7, #20]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	429a      	cmp	r2, r3
 8003370:	d037      	beq.n	80033e2 <championship_exploration_with_analysis+0x162>
                    int nx = robot.x + dx[alt_dir];
 8003372:	4b47      	ldr	r3, [pc, #284]	@ (8003490 <championship_exploration_with_analysis+0x210>)
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	494d      	ldr	r1, [pc, #308]	@ (80034ac <championship_exploration_with_analysis+0x22c>)
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800337e:	4413      	add	r3, r2
 8003380:	60bb      	str	r3, [r7, #8]
                    int ny = robot.y + dy[alt_dir];
 8003382:	4b43      	ldr	r3, [pc, #268]	@ (8003490 <championship_exploration_with_analysis+0x210>)
 8003384:	685a      	ldr	r2, [r3, #4]
 8003386:	494a      	ldr	r1, [pc, #296]	@ (80034b0 <championship_exploration_with_analysis+0x230>)
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800338e:	4413      	add	r3, r2
 8003390:	607b      	str	r3, [r7, #4]
                    if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE &&
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	2b00      	cmp	r3, #0
 8003396:	db24      	blt.n	80033e2 <championship_exploration_with_analysis+0x162>
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	2b0f      	cmp	r3, #15
 800339c:	dc21      	bgt.n	80033e2 <championship_exploration_with_analysis+0x162>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	db1e      	blt.n	80033e2 <championship_exploration_with_analysis+0x162>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2b0f      	cmp	r3, #15
 80033a8:	dc1b      	bgt.n	80033e2 <championship_exploration_with_analysis+0x162>
                        !maze[robot.x][robot.y].walls[alt_dir]) {
 80033aa:	4b39      	ldr	r3, [pc, #228]	@ (8003490 <championship_exploration_with_analysis+0x210>)
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	4b38      	ldr	r3, [pc, #224]	@ (8003490 <championship_exploration_with_analysis+0x210>)
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	493a      	ldr	r1, [pc, #232]	@ (800349c <championship_exploration_with_analysis+0x21c>)
 80033b4:	0112      	lsls	r2, r2, #4
 80033b6:	4413      	add	r3, r2
 80033b8:	011b      	lsls	r3, r3, #4
 80033ba:	18ca      	adds	r2, r1, r3
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	4413      	add	r3, r2
 80033c0:	3305      	adds	r3, #5
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	f083 0301 	eor.w	r3, r3, #1
 80033c8:	b2db      	uxtb	r3, r3
                    if (nx >= 0 && nx < MAZE_SIZE && ny >= 0 && ny < MAZE_SIZE &&
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d009      	beq.n	80033e2 <championship_exploration_with_analysis+0x162>
                        turn_to_direction(alt_dir);
 80033ce:	6978      	ldr	r0, [r7, #20]
 80033d0:	f7ff fe98 	bl	8003104 <turn_to_direction>
                        if (championship_move_forward()) {
 80033d4:	f7ff feea 	bl	80031ac <championship_move_forward>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d001      	beq.n	80033e2 <championship_exploration_with_analysis+0x162>
                            moved = true;
 80033de:	2301      	movs	r3, #1
 80033e0:	76fb      	strb	r3, [r7, #27]
            for (int alt_dir = 0; alt_dir < 4 && !moved; alt_dir++) {
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	3301      	adds	r3, #1
 80033e6:	617b      	str	r3, [r7, #20]
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	2b03      	cmp	r3, #3
 80033ec:	dc05      	bgt.n	80033fa <championship_exploration_with_analysis+0x17a>
 80033ee:	7efb      	ldrb	r3, [r7, #27]
 80033f0:	f083 0301 	eor.w	r3, r3, #1
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d1b7      	bne.n	800336a <championship_exploration_with_analysis+0xea>
                        }
                    }
                }
            }

            if (!moved) {
 80033fa:	7efb      	ldrb	r3, [r7, #27]
 80033fc:	f083 0301 	eor.w	r3, r3, #1
 8003400:	b2db      	uxtb	r3, r3
 8003402:	2b00      	cmp	r3, #0
 8003404:	d003      	beq.n	800340e <championship_exploration_with_analysis+0x18e>
                send_bluetooth_message("All directions blocked!\r\n");
 8003406:	482b      	ldr	r0, [pc, #172]	@ (80034b4 <championship_exploration_with_analysis+0x234>)
 8003408:	f7fe fa82 	bl	8001910 <send_bluetooth_message>
                break;
 800340c:	e019      	b.n	8003442 <championship_exploration_with_analysis+0x1c2>
            }
        }

        step_count++;
 800340e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003410:	3301      	adds	r3, #1
 8003412:	627b      	str	r3, [r7, #36]	@ 0x24
        HAL_Delay(10); // Small delay for stability
 8003414:	200a      	movs	r0, #10
 8003416:	f001 f961 	bl	80046dc <HAL_Delay>
    while (step_count < max_steps && (!robot.center_reached || !robot.returned_to_start)) {
 800341a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	429a      	cmp	r2, r3
 8003420:	da0f      	bge.n	8003442 <championship_exploration_with_analysis+0x1c2>
 8003422:	4b1b      	ldr	r3, [pc, #108]	@ (8003490 <championship_exploration_with_analysis+0x210>)
 8003424:	7b1b      	ldrb	r3, [r3, #12]
 8003426:	f083 0301 	eor.w	r3, r3, #1
 800342a:	b2db      	uxtb	r3, r3
 800342c:	2b00      	cmp	r3, #0
 800342e:	f47f af33 	bne.w	8003298 <championship_exploration_with_analysis+0x18>
 8003432:	4b17      	ldr	r3, [pc, #92]	@ (8003490 <championship_exploration_with_analysis+0x210>)
 8003434:	7b5b      	ldrb	r3, [r3, #13]
 8003436:	f083 0301 	eor.w	r3, r3, #1
 800343a:	b2db      	uxtb	r3, r3
 800343c:	2b00      	cmp	r3, #0
 800343e:	f47f af2b 	bne.w	8003298 <championship_exploration_with_analysis+0x18>
    }

    // Final status
    led_status(0, 0);
 8003442:	2100      	movs	r1, #0
 8003444:	2000      	movs	r0, #0
 8003446:	f001 f889 	bl	800455c <led_status>
    send_bluetooth_printf("Exploration completed in %d moves\r\n", robot.exploration_steps);
 800344a:	4b11      	ldr	r3, [pc, #68]	@ (8003490 <championship_exploration_with_analysis+0x210>)
 800344c:	691b      	ldr	r3, [r3, #16]
 800344e:	4619      	mov	r1, r3
 8003450:	4819      	ldr	r0, [pc, #100]	@ (80034b8 <championship_exploration_with_analysis+0x238>)
 8003452:	f7fe fa73 	bl	800193c <send_bluetooth_printf>

    // Execute perfect path analysis if exploration successful
    if (robot.center_reached && robot.returned_to_start) {
 8003456:	4b0e      	ldr	r3, [pc, #56]	@ (8003490 <championship_exploration_with_analysis+0x210>)
 8003458:	7b1b      	ldrb	r3, [r3, #12]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d00b      	beq.n	8003476 <championship_exploration_with_analysis+0x1f6>
 800345e:	4b0c      	ldr	r3, [pc, #48]	@ (8003490 <championship_exploration_with_analysis+0x210>)
 8003460:	7b5b      	ldrb	r3, [r3, #13]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d007      	beq.n	8003476 <championship_exploration_with_analysis+0x1f6>
        send_bluetooth_message("\r\nExploration successful! Starting path analysis...\r\n");
 8003466:	4815      	ldr	r0, [pc, #84]	@ (80034bc <championship_exploration_with_analysis+0x23c>)
 8003468:	f7fe fa52 	bl	8001910 <send_bluetooth_message>
        execute_championship_path_analysis();
 800346c:	f000 f82a 	bl	80034c4 <execute_championship_path_analysis>
        play_success_tone();
 8003470:	f7fd fdb4 	bl	8000fdc <play_success_tone>
 8003474:	e005      	b.n	8003482 <championship_exploration_with_analysis+0x202>
    } else {
        send_bluetooth_message("Exploration incomplete - path analysis not available\r\n");
 8003476:	4812      	ldr	r0, [pc, #72]	@ (80034c0 <championship_exploration_with_analysis+0x240>)
 8003478:	f7fe fa4a 	bl	8001910 <send_bluetooth_message>
        play_error_tone();
 800347c:	f7fd fdda 	bl	8001034 <play_error_tone>
    }
}
 8003480:	bf00      	nop
 8003482:	bf00      	nop
 8003484:	3728      	adds	r7, #40	@ 0x28
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop
 800348c:	0800cf6c 	.word	0x0800cf6c
 8003490:	20001404 	.word	0x20001404
 8003494:	0800cf90 	.word	0x0800cf90
 8003498:	0800cfac 	.word	0x0800cfac
 800349c:	20000404 	.word	0x20000404
 80034a0:	0800cfd8 	.word	0x0800cfd8
 80034a4:	0800d004 	.word	0x0800d004
 80034a8:	0800d024 	.word	0x0800d024
 80034ac:	0800d748 	.word	0x0800d748
 80034b0:	0800d758 	.word	0x0800d758
 80034b4:	0800d050 	.word	0x0800d050
 80034b8:	0800d06c 	.word	0x0800d06c
 80034bc:	0800d090 	.word	0x0800d090
 80034c0:	0800d0c8 	.word	0x0800d0c8

080034c4 <execute_championship_path_analysis>:

/**
 * @brief Execute championship path analysis (MMS style)
 */
void execute_championship_path_analysis(void)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	af00      	add	r7, sp, #0
    send_bluetooth_message("\r\n=== CHAMPIONSHIP PATH ANALYSIS ===\r\n");
 80034c8:	4810      	ldr	r0, [pc, #64]	@ (800350c <execute_championship_path_analysis+0x48>)
 80034ca:	f7fe fa21 	bl	8001910 <send_bluetooth_message>

    // Calculate optimal path from explored areas
    calculate_optimal_path_from_explored_areas();
 80034ce:	f7fd fdcb 	bl	8001068 <calculate_optimal_path_from_explored_areas>

    // Comprehensive maze performance analysis
    analyze_championship_maze_performance();
 80034d2:	f7fe f85b 	bl	800158c <analyze_championship_maze_performance>

    // Print optimal distance map
    print_championship_distance_map();
 80034d6:	f7fe f98b 	bl	80017f0 <print_championship_distance_map>

    // Visualize optimal path (would work with MMS visualization)
    send_bluetooth_message("\r\n CHAMPIONSHIP ANALYSIS COMPLETE!\r\n");
 80034da:	480d      	ldr	r0, [pc, #52]	@ (8003510 <execute_championship_path_analysis+0x4c>)
 80034dc:	f7fe fa18 	bl	8001910 <send_bluetooth_message>

    if (theoretical_minimum < MAX_DISTANCE) {
 80034e0:	4b0c      	ldr	r3, [pc, #48]	@ (8003514 <execute_championship_path_analysis+0x50>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f242 720e 	movw	r2, #9998	@ 0x270e
 80034e8:	4293      	cmp	r3, r2
 80034ea:	dc09      	bgt.n	8003500 <execute_championship_path_analysis+0x3c>
        send_bluetooth_printf("Optimal path through explored areas: %d steps!\r\n", theoretical_minimum);
 80034ec:	4b09      	ldr	r3, [pc, #36]	@ (8003514 <execute_championship_path_analysis+0x50>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4619      	mov	r1, r3
 80034f2:	4809      	ldr	r0, [pc, #36]	@ (8003518 <execute_championship_path_analysis+0x54>)
 80034f4:	f7fe fa22 	bl	800193c <send_bluetooth_printf>
        send_bluetooth_message(" Ready for IEEE Micromouse competition!\r\n");
 80034f8:	4808      	ldr	r0, [pc, #32]	@ (800351c <execute_championship_path_analysis+0x58>)
 80034fa:	f7fe fa09 	bl	8001910 <send_bluetooth_message>
    } else {
        send_bluetooth_message(" No valid path found through explored areas\r\n");
    }
}
 80034fe:	e002      	b.n	8003506 <execute_championship_path_analysis+0x42>
        send_bluetooth_message(" No valid path found through explored areas\r\n");
 8003500:	4807      	ldr	r0, [pc, #28]	@ (8003520 <execute_championship_path_analysis+0x5c>)
 8003502:	f7fe fa05 	bl	8001910 <send_bluetooth_message>
}
 8003506:	bf00      	nop
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	0800d100 	.word	0x0800d100
 8003510:	0800d128 	.word	0x0800d128
 8003514:	20001454 	.word	0x20001454
 8003518:	0800d154 	.word	0x0800d154
 800351c:	0800d188 	.word	0x0800d188
 8003520:	0800d1b8 	.word	0x0800d1b8

08003524 <reset_championship_micromouse>:

/**
 * @brief Reset championship micromouse to initial state
 */
void reset_championship_micromouse(void)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	af00      	add	r7, sp, #0
    robot.x = 0;
 8003528:	4b10      	ldr	r3, [pc, #64]	@ (800356c <reset_championship_micromouse+0x48>)
 800352a:	2200      	movs	r2, #0
 800352c:	601a      	str	r2, [r3, #0]
    robot.y = 0;
 800352e:	4b0f      	ldr	r3, [pc, #60]	@ (800356c <reset_championship_micromouse+0x48>)
 8003530:	2200      	movs	r2, #0
 8003532:	605a      	str	r2, [r3, #4]
    robot.direction = NORTH;
 8003534:	4b0d      	ldr	r3, [pc, #52]	@ (800356c <reset_championship_micromouse+0x48>)
 8003536:	2200      	movs	r2, #0
 8003538:	609a      	str	r2, [r3, #8]
    robot.center_reached = false;
 800353a:	4b0c      	ldr	r3, [pc, #48]	@ (800356c <reset_championship_micromouse+0x48>)
 800353c:	2200      	movs	r2, #0
 800353e:	731a      	strb	r2, [r3, #12]
    robot.returned_to_start = false;
 8003540:	4b0a      	ldr	r3, [pc, #40]	@ (800356c <reset_championship_micromouse+0x48>)
 8003542:	2200      	movs	r2, #0
 8003544:	735a      	strb	r2, [r3, #13]
    robot.exploration_steps = 0;
 8003546:	4b09      	ldr	r3, [pc, #36]	@ (800356c <reset_championship_micromouse+0x48>)
 8003548:	2200      	movs	r2, #0
 800354a:	611a      	str	r2, [r3, #16]

    exploration_steps = 0;
 800354c:	4b08      	ldr	r3, [pc, #32]	@ (8003570 <reset_championship_micromouse+0x4c>)
 800354e:	2200      	movs	r2, #0
 8003550:	601a      	str	r2, [r3, #0]
    theoretical_minimum = 0;
 8003552:	4b08      	ldr	r3, [pc, #32]	@ (8003574 <reset_championship_micromouse+0x50>)
 8003554:	2200      	movs	r2, #0
 8003556:	601a      	str	r2, [r3, #0]

    initialize_championship_maze();
 8003558:	f7ff f960 	bl	800281c <initialize_championship_maze>
    send_bluetooth_message("Championship micromouse reset to initial state\r\n");
 800355c:	4806      	ldr	r0, [pc, #24]	@ (8003578 <reset_championship_micromouse+0x54>)
 800355e:	f7fe f9d7 	bl	8001910 <send_bluetooth_message>
    play_startup_tone();
 8003562:	f7fd fd0d 	bl	8000f80 <play_startup_tone>
}
 8003566:	bf00      	nop
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	20001404 	.word	0x20001404
 8003570:	20001450 	.word	0x20001450
 8003574:	20001454 	.word	0x20001454
 8003578:	0800d1ec 	.word	0x0800d1ec

0800357c <championship_speed_run>:

/**
 * @brief Championship speed run with MMS path analysis
 */
void championship_speed_run(void)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	af00      	add	r7, sp, #0
    send_bluetooth_message("\r\n CHAMPIONSHIP SPEED RUN MODE!\r\n");
 8003580:	4804      	ldr	r0, [pc, #16]	@ (8003594 <championship_speed_run+0x18>)
 8003582:	f7fe f9c5 	bl	8001910 <send_bluetooth_message>
    send_bluetooth_message("Using MMS optimal path analysis\r\n");
 8003586:	4804      	ldr	r0, [pc, #16]	@ (8003598 <championship_speed_run+0x1c>)
 8003588:	f7fe f9c2 	bl	8001910 <send_bluetooth_message>

    // Use the advanced speed run implementation
    speed_run();
 800358c:	f000 f806 	bl	800359c <speed_run>
}
 8003590:	bf00      	nop
 8003592:	bd80      	pop	{r7, pc}
 8003594:	0800d220 	.word	0x0800d220
 8003598:	0800d248 	.word	0x0800d248

0800359c <speed_run>:

/**
 * @brief Simple speed run implementation
 */
void speed_run(void)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b086      	sub	sp, #24
 80035a0:	af00      	add	r7, sp, #0
    send_bluetooth_message("\r\n SPEED RUN MODE ACTIVATED!\r\n");
 80035a2:	4864      	ldr	r0, [pc, #400]	@ (8003734 <speed_run+0x198>)
 80035a4:	f7fe f9b4 	bl	8001910 <send_bluetooth_message>

    // Check if exploration was completed
    if (!robot.center_reached || !robot.returned_to_start) {
 80035a8:	4b63      	ldr	r3, [pc, #396]	@ (8003738 <speed_run+0x19c>)
 80035aa:	7b1b      	ldrb	r3, [r3, #12]
 80035ac:	f083 0301 	eor.w	r3, r3, #1
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d106      	bne.n	80035c4 <speed_run+0x28>
 80035b6:	4b60      	ldr	r3, [pc, #384]	@ (8003738 <speed_run+0x19c>)
 80035b8:	7b5b      	ldrb	r3, [r3, #13]
 80035ba:	f083 0301 	eor.w	r3, r3, #1
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d003      	beq.n	80035cc <speed_run+0x30>
        send_bluetooth_message(" Speed run not available - exploration not complete\r\n");
 80035c4:	485d      	ldr	r0, [pc, #372]	@ (800373c <speed_run+0x1a0>)
 80035c6:	f7fe f9a3 	bl	8001910 <send_bluetooth_message>
        return;
 80035ca:	e0b0      	b.n	800372e <speed_run+0x192>
    }

    send_bluetooth_message("Using championship algorithms for optimal speed run\r\n");
 80035cc:	485c      	ldr	r0, [pc, #368]	@ (8003740 <speed_run+0x1a4>)
 80035ce:	f7fe f99f 	bl	8001910 <send_bluetooth_message>

    // Reset robot position
    robot.x = 0;
 80035d2:	4b59      	ldr	r3, [pc, #356]	@ (8003738 <speed_run+0x19c>)
 80035d4:	2200      	movs	r2, #0
 80035d6:	601a      	str	r2, [r3, #0]
    robot.y = 0;
 80035d8:	4b57      	ldr	r3, [pc, #348]	@ (8003738 <speed_run+0x19c>)
 80035da:	2200      	movs	r2, #0
 80035dc:	605a      	str	r2, [r3, #4]
    robot.direction = NORTH;
 80035de:	4b56      	ldr	r3, [pc, #344]	@ (8003738 <speed_run+0x19c>)
 80035e0:	2200      	movs	r2, #0
 80035e2:	609a      	str	r2, [r3, #8]

    // Status indication
    led_status(1, 1); // Both LEDs on
 80035e4:	2101      	movs	r1, #1
 80035e6:	2001      	movs	r0, #1
 80035e8:	f000 ffb8 	bl	800455c <led_status>
    play_confirmation_tone();
 80035ec:	f7fd fce4 	bl	8000fb8 <play_confirmation_tone>

    // Wait for confirmation
    send_bluetooth_message("Press RIGHT button to execute speed run...\r\n"); //later change to hand movement
 80035f0:	4854      	ldr	r0, [pc, #336]	@ (8003744 <speed_run+0x1a8>)
 80035f2:	f7fe f98d 	bl	8001910 <send_bluetooth_message>

    uint32_t start_time = HAL_GetTick();
 80035f6:	f001 f865 	bl	80046c4 <HAL_GetTick>
 80035fa:	60f8      	str	r0, [r7, #12]
    bool execute_run = false;
 80035fc:	2300      	movs	r3, #0
 80035fe:	75fb      	strb	r3, [r7, #23]

    while ((HAL_GetTick() - start_time) < 10000) { // 10 second timeout
 8003600:	e00d      	b.n	800361e <speed_run+0x82>
        if (button_pressed == 2) { // Right button
 8003602:	4b51      	ldr	r3, [pc, #324]	@ (8003748 <speed_run+0x1ac>)
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	b2db      	uxtb	r3, r3
 8003608:	2b02      	cmp	r3, #2
 800360a:	d105      	bne.n	8003618 <speed_run+0x7c>
            button_pressed = 0;
 800360c:	4b4e      	ldr	r3, [pc, #312]	@ (8003748 <speed_run+0x1ac>)
 800360e:	2200      	movs	r2, #0
 8003610:	701a      	strb	r2, [r3, #0]
            execute_run = true;
 8003612:	2301      	movs	r3, #1
 8003614:	75fb      	strb	r3, [r7, #23]
            break;
 8003616:	e00b      	b.n	8003630 <speed_run+0x94>
        }
        HAL_Delay(100);
 8003618:	2064      	movs	r0, #100	@ 0x64
 800361a:	f001 f85f 	bl	80046dc <HAL_Delay>
    while ((HAL_GetTick() - start_time) < 10000) { // 10 second timeout
 800361e:	f001 f851 	bl	80046c4 <HAL_GetTick>
 8003622:	4602      	mov	r2, r0
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	1ad3      	subs	r3, r2, r3
 8003628:	f242 720f 	movw	r2, #9999	@ 0x270f
 800362c:	4293      	cmp	r3, r2
 800362e:	d9e8      	bls.n	8003602 <speed_run+0x66>
    }

    if (!execute_run) {
 8003630:	7dfb      	ldrb	r3, [r7, #23]
 8003632:	f083 0301 	eor.w	r3, r3, #1
 8003636:	b2db      	uxtb	r3, r3
 8003638:	2b00      	cmp	r3, #0
 800363a:	d007      	beq.n	800364c <speed_run+0xb0>
        send_bluetooth_message(" Speed run cancelled - timeout\r\n");
 800363c:	4843      	ldr	r0, [pc, #268]	@ (800374c <speed_run+0x1b0>)
 800363e:	f7fe f967 	bl	8001910 <send_bluetooth_message>
        led_status(0, 0);
 8003642:	2100      	movs	r1, #0
 8003644:	2000      	movs	r0, #0
 8003646:	f000 ff89 	bl	800455c <led_status>
        return;
 800364a:	e070      	b.n	800372e <speed_run+0x192>
    }

    send_bluetooth_message(" EXECUTING SPEED RUN!\r\n");
 800364c:	4840      	ldr	r0, [pc, #256]	@ (8003750 <speed_run+0x1b4>)
 800364e:	f7fe f95f 	bl	8001910 <send_bluetooth_message>

    // Simple speed run - follow the shortest known path to center
    int moves = 0;
 8003652:	2300      	movs	r3, #0
 8003654:	613b      	str	r3, [r7, #16]
    const int max_moves = 50;
 8003656:	2332      	movs	r3, #50	@ 0x32
 8003658:	60bb      	str	r3, [r7, #8]

    while (!((robot.x == goal_x1 || robot.x == goal_x2) &&
 800365a:	e021      	b.n	80036a0 <speed_run+0x104>
             (robot.y == goal_y1 || robot.y == goal_y2)) &&
           moves < max_moves) {

        // Update sensor data
        update_sensors();
 800365c:	f000 fb18 	bl	8003c90 <update_sensors>

        // Use championship flood fill to get direction
        championship_flood_fill();
 8003660:	f7ff f95c 	bl	800291c <championship_flood_fill>
        int next_dir = get_championship_direction();
 8003664:	f7ff fb0c 	bl	8002c80 <get_championship_direction>
 8003668:	6078      	str	r0, [r7, #4]

        // Turn to target direction
        turn_to_direction(next_dir);
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f7ff fd4a 	bl	8003104 <turn_to_direction>

        // Move forward
        if (championship_move_forward()) {
 8003670:	f7ff fd9c 	bl	80031ac <championship_move_forward>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d00b      	beq.n	8003692 <speed_run+0xf6>
            moves++;
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	3301      	adds	r3, #1
 800367e:	613b      	str	r3, [r7, #16]
            send_bluetooth_printf("Speed run move %d to (%d,%d)\r\n", moves, robot.x, robot.y);
 8003680:	4b2d      	ldr	r3, [pc, #180]	@ (8003738 <speed_run+0x19c>)
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	4b2c      	ldr	r3, [pc, #176]	@ (8003738 <speed_run+0x19c>)
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	6939      	ldr	r1, [r7, #16]
 800368a:	4832      	ldr	r0, [pc, #200]	@ (8003754 <speed_run+0x1b8>)
 800368c:	f7fe f956 	bl	800193c <send_bluetooth_printf>
 8003690:	e003      	b.n	800369a <speed_run+0xfe>
        } else {
            send_bluetooth_message(" Speed run blocked!\r\n");
 8003692:	4831      	ldr	r0, [pc, #196]	@ (8003758 <speed_run+0x1bc>)
 8003694:	f7fe f93c 	bl	8001910 <send_bluetooth_message>
            break;
 8003698:	e01e      	b.n	80036d8 <speed_run+0x13c>
        }

        // Brief delay for stability
        HAL_Delay(50);
 800369a:	2032      	movs	r0, #50	@ 0x32
 800369c:	f001 f81e 	bl	80046dc <HAL_Delay>
    while (!((robot.x == goal_x1 || robot.x == goal_x2) &&
 80036a0:	4b25      	ldr	r3, [pc, #148]	@ (8003738 <speed_run+0x19c>)
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	4b2d      	ldr	r3, [pc, #180]	@ (800375c <speed_run+0x1c0>)
 80036a6:	681b      	ldr	r3, [r3, #0]
             (robot.y == goal_y1 || robot.y == goal_y2)) &&
 80036a8:	429a      	cmp	r2, r3
 80036aa:	d005      	beq.n	80036b8 <speed_run+0x11c>
    while (!((robot.x == goal_x1 || robot.x == goal_x2) &&
 80036ac:	4b22      	ldr	r3, [pc, #136]	@ (8003738 <speed_run+0x19c>)
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	4b2b      	ldr	r3, [pc, #172]	@ (8003760 <speed_run+0x1c4>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d10b      	bne.n	80036d0 <speed_run+0x134>
             (robot.y == goal_y1 || robot.y == goal_y2)) &&
 80036b8:	4b1f      	ldr	r3, [pc, #124]	@ (8003738 <speed_run+0x19c>)
 80036ba:	685a      	ldr	r2, [r3, #4]
 80036bc:	4b29      	ldr	r3, [pc, #164]	@ (8003764 <speed_run+0x1c8>)
 80036be:	681b      	ldr	r3, [r3, #0]
    while (!((robot.x == goal_x1 || robot.x == goal_x2) &&
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d009      	beq.n	80036d8 <speed_run+0x13c>
             (robot.y == goal_y1 || robot.y == goal_y2)) &&
 80036c4:	4b1c      	ldr	r3, [pc, #112]	@ (8003738 <speed_run+0x19c>)
 80036c6:	685a      	ldr	r2, [r3, #4]
 80036c8:	4b27      	ldr	r3, [pc, #156]	@ (8003768 <speed_run+0x1cc>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d003      	beq.n	80036d8 <speed_run+0x13c>
 80036d0:	693a      	ldr	r2, [r7, #16]
 80036d2:	68bb      	ldr	r3, [r7, #8]
 80036d4:	429a      	cmp	r2, r3
 80036d6:	dbc1      	blt.n	800365c <speed_run+0xc0>
    }

    // Speed run complete
    led_status(0, 0);
 80036d8:	2100      	movs	r1, #0
 80036da:	2000      	movs	r0, #0
 80036dc:	f000 ff3e 	bl	800455c <led_status>

    if ((robot.x == goal_x1 || robot.x == goal_x2) &&
 80036e0:	4b15      	ldr	r3, [pc, #84]	@ (8003738 <speed_run+0x19c>)
 80036e2:	681a      	ldr	r2, [r3, #0]
 80036e4:	4b1d      	ldr	r3, [pc, #116]	@ (800375c <speed_run+0x1c0>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d005      	beq.n	80036f8 <speed_run+0x15c>
 80036ec:	4b12      	ldr	r3, [pc, #72]	@ (8003738 <speed_run+0x19c>)
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	4b1b      	ldr	r3, [pc, #108]	@ (8003760 <speed_run+0x1c4>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d115      	bne.n	8003724 <speed_run+0x188>
        (robot.y == goal_y1 || robot.y == goal_y2)) {
 80036f8:	4b0f      	ldr	r3, [pc, #60]	@ (8003738 <speed_run+0x19c>)
 80036fa:	685a      	ldr	r2, [r3, #4]
 80036fc:	4b19      	ldr	r3, [pc, #100]	@ (8003764 <speed_run+0x1c8>)
 80036fe:	681b      	ldr	r3, [r3, #0]
    if ((robot.x == goal_x1 || robot.x == goal_x2) &&
 8003700:	429a      	cmp	r2, r3
 8003702:	d005      	beq.n	8003710 <speed_run+0x174>
        (robot.y == goal_y1 || robot.y == goal_y2)) {
 8003704:	4b0c      	ldr	r3, [pc, #48]	@ (8003738 <speed_run+0x19c>)
 8003706:	685a      	ldr	r2, [r3, #4]
 8003708:	4b17      	ldr	r3, [pc, #92]	@ (8003768 <speed_run+0x1cc>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	429a      	cmp	r2, r3
 800370e:	d109      	bne.n	8003724 <speed_run+0x188>
        send_bluetooth_message(" SPEED RUN SUCCESS!\r\n");
 8003710:	4816      	ldr	r0, [pc, #88]	@ (800376c <speed_run+0x1d0>)
 8003712:	f7fe f8fd 	bl	8001910 <send_bluetooth_message>
        send_bluetooth_printf("Completed in %d moves\r\n", moves);
 8003716:	6939      	ldr	r1, [r7, #16]
 8003718:	4815      	ldr	r0, [pc, #84]	@ (8003770 <speed_run+0x1d4>)
 800371a:	f7fe f90f 	bl	800193c <send_bluetooth_printf>
        play_success_tone();
 800371e:	f7fd fc5d 	bl	8000fdc <play_success_tone>
 8003722:	e004      	b.n	800372e <speed_run+0x192>
    } else {
        send_bluetooth_message(" Speed run incomplete\r\n");
 8003724:	4813      	ldr	r0, [pc, #76]	@ (8003774 <speed_run+0x1d8>)
 8003726:	f7fe f8f3 	bl	8001910 <send_bluetooth_message>
        play_error_tone();
 800372a:	f7fd fc83 	bl	8001034 <play_error_tone>
    }
}
 800372e:	3718      	adds	r7, #24
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}
 8003734:	0800d26c 	.word	0x0800d26c
 8003738:	20001404 	.word	0x20001404
 800373c:	0800d290 	.word	0x0800d290
 8003740:	0800d2cc 	.word	0x0800d2cc
 8003744:	0800d304 	.word	0x0800d304
 8003748:	2000144c 	.word	0x2000144c
 800374c:	0800d334 	.word	0x0800d334
 8003750:	0800d358 	.word	0x0800d358
 8003754:	0800d374 	.word	0x0800d374
 8003758:	0800d394 	.word	0x0800d394
 800375c:	0800d768 	.word	0x0800d768
 8003760:	0800d770 	.word	0x0800d770
 8003764:	0800d76c 	.word	0x0800d76c
 8003768:	0800d774 	.word	0x0800d774
 800376c:	0800d3b0 	.word	0x0800d3b0
 8003770:	0800d3cc 	.word	0x0800d3cc
 8003774:	0800d3e4 	.word	0x0800d3e4

08003778 <update_encoder_totals>:

/**
 * @brief Update encoder totals with proper overflow handling - NEW FUNCTION
 */
void update_encoder_totals(void)
{
 8003778:	b480      	push	{r7}
 800377a:	b083      	sub	sp, #12
 800377c:	af00      	add	r7, sp, #0
    uint16_t current_left_raw = __HAL_TIM_GET_COUNTER(&htim2);
 800377e:	4b19      	ldr	r3, [pc, #100]	@ (80037e4 <update_encoder_totals+0x6c>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003784:	80fb      	strh	r3, [r7, #6]
    uint16_t current_right_raw = __HAL_TIM_GET_COUNTER(&htim4);
 8003786:	4b18      	ldr	r3, [pc, #96]	@ (80037e8 <update_encoder_totals+0x70>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800378c:	80bb      	strh	r3, [r7, #4]

    // Calculate differences accounting for 16-bit overflow
    int16_t left_diff = current_left_raw - last_left_count;
 800378e:	4b17      	ldr	r3, [pc, #92]	@ (80037ec <update_encoder_totals+0x74>)
 8003790:	881b      	ldrh	r3, [r3, #0]
 8003792:	88fa      	ldrh	r2, [r7, #6]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	b29b      	uxth	r3, r3
 8003798:	807b      	strh	r3, [r7, #2]
    int16_t right_diff = current_right_raw - last_right_count;
 800379a:	4b15      	ldr	r3, [pc, #84]	@ (80037f0 <update_encoder_totals+0x78>)
 800379c:	881b      	ldrh	r3, [r3, #0]
 800379e:	88ba      	ldrh	r2, [r7, #4]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	b29b      	uxth	r3, r3
 80037a4:	803b      	strh	r3, [r7, #0]

    // FIXED: Invert left encoder to match right encoder direction
    left_diff = -left_diff;  // Make left encoder positive for forward movement
 80037a6:	887b      	ldrh	r3, [r7, #2]
 80037a8:	425b      	negs	r3, r3
 80037aa:	b29b      	uxth	r3, r3
 80037ac:	807b      	strh	r3, [r7, #2]

    // Update totals
    left_total += left_diff;
 80037ae:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80037b2:	4b10      	ldr	r3, [pc, #64]	@ (80037f4 <update_encoder_totals+0x7c>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4413      	add	r3, r2
 80037b8:	4a0e      	ldr	r2, [pc, #56]	@ (80037f4 <update_encoder_totals+0x7c>)
 80037ba:	6013      	str	r3, [r2, #0]
    right_total += right_diff;
 80037bc:	f9b7 2000 	ldrsh.w	r2, [r7]
 80037c0:	4b0d      	ldr	r3, [pc, #52]	@ (80037f8 <update_encoder_totals+0x80>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4413      	add	r3, r2
 80037c6:	4a0c      	ldr	r2, [pc, #48]	@ (80037f8 <update_encoder_totals+0x80>)
 80037c8:	6013      	str	r3, [r2, #0]

    // Update last counts
    last_left_count = current_left_raw;
 80037ca:	4a08      	ldr	r2, [pc, #32]	@ (80037ec <update_encoder_totals+0x74>)
 80037cc:	88fb      	ldrh	r3, [r7, #6]
 80037ce:	8013      	strh	r3, [r2, #0]
    last_right_count = current_right_raw;
 80037d0:	4a07      	ldr	r2, [pc, #28]	@ (80037f0 <update_encoder_totals+0x78>)
 80037d2:	88bb      	ldrh	r3, [r7, #4]
 80037d4:	8013      	strh	r3, [r2, #0]
}
 80037d6:	bf00      	nop
 80037d8:	370c      	adds	r7, #12
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr
 80037e2:	bf00      	nop
 80037e4:	200002e4 	.word	0x200002e4
 80037e8:	20000374 	.word	0x20000374
 80037ec:	20000000 	.word	0x20000000
 80037f0:	20000002 	.word	0x20000002
 80037f4:	20001464 	.word	0x20001464
 80037f8:	20001468 	.word	0x20001468

080037fc <get_left_encoder_total>:

/**
 * @brief Get safe left encoder total - NEW FUNCTION
 */
int32_t get_left_encoder_total(void) {
 80037fc:	b580      	push	{r7, lr}
 80037fe:	af00      	add	r7, sp, #0
    update_encoder_totals();
 8003800:	f7ff ffba 	bl	8003778 <update_encoder_totals>
    return left_total;
 8003804:	4b01      	ldr	r3, [pc, #4]	@ (800380c <get_left_encoder_total+0x10>)
 8003806:	681b      	ldr	r3, [r3, #0]
}
 8003808:	4618      	mov	r0, r3
 800380a:	bd80      	pop	{r7, pc}
 800380c:	20001464 	.word	0x20001464

08003810 <get_right_encoder_total>:

/**
 * @brief Get safe right encoder total - NEW FUNCTION
 */
int32_t get_right_encoder_total(void) {
 8003810:	b580      	push	{r7, lr}
 8003812:	af00      	add	r7, sp, #0
    update_encoder_totals();
 8003814:	f7ff ffb0 	bl	8003778 <update_encoder_totals>
    return right_total;
 8003818:	4b01      	ldr	r3, [pc, #4]	@ (8003820 <get_right_encoder_total+0x10>)
 800381a:	681b      	ldr	r3, [r3, #0]
}
 800381c:	4618      	mov	r0, r3
 800381e:	bd80      	pop	{r7, pc}
 8003820:	20001468 	.word	0x20001468

08003824 <start_encoders>:
}

/**
 * @brief Start encoder timers - FIXED VERSION
 */
void start_encoders(void) {
 8003824:	b580      	push	{r7, lr}
 8003826:	af00      	add	r7, sp, #0
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL); // Right encoder
 8003828:	213c      	movs	r1, #60	@ 0x3c
 800382a:	4815      	ldr	r0, [pc, #84]	@ (8003880 <start_encoders+0x5c>)
 800382c:	f003 fb6c 	bl	8006f08 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); // Left encoder
 8003830:	213c      	movs	r1, #60	@ 0x3c
 8003832:	4814      	ldr	r0, [pc, #80]	@ (8003884 <start_encoders+0x60>)
 8003834:	f003 fb68 	bl	8006f08 <HAL_TIM_Encoder_Start>

    // Reset encoder counts
    __HAL_TIM_SET_COUNTER(&htim4, 32768);
 8003838:	4b11      	ldr	r3, [pc, #68]	@ (8003880 <start_encoders+0x5c>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003840:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_COUNTER(&htim2, 32768);
 8003842:	4b10      	ldr	r3, [pc, #64]	@ (8003884 <start_encoders+0x60>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800384a:	625a      	str	r2, [r3, #36]	@ 0x24

    HAL_Delay(1);
 800384c:	2001      	movs	r0, #1
 800384e:	f000 ff45 	bl	80046dc <HAL_Delay>
    // FIXED: Initialize our safe tracking variables
    last_left_count = 32768;
 8003852:	4b0d      	ldr	r3, [pc, #52]	@ (8003888 <start_encoders+0x64>)
 8003854:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003858:	801a      	strh	r2, [r3, #0]
    last_right_count = 32768;
 800385a:	4b0c      	ldr	r3, [pc, #48]	@ (800388c <start_encoders+0x68>)
 800385c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003860:	801a      	strh	r2, [r3, #0]
    left_total = 0;
 8003862:	4b0b      	ldr	r3, [pc, #44]	@ (8003890 <start_encoders+0x6c>)
 8003864:	2200      	movs	r2, #0
 8003866:	601a      	str	r2, [r3, #0]
    right_total = 0;
 8003868:	4b0a      	ldr	r3, [pc, #40]	@ (8003894 <start_encoders+0x70>)
 800386a:	2200      	movs	r2, #0
 800386c:	601a      	str	r2, [r3, #0]
    encoders.left_total = 0;
 800386e:	4b0a      	ldr	r3, [pc, #40]	@ (8003898 <start_encoders+0x74>)
 8003870:	2200      	movs	r2, #0
 8003872:	609a      	str	r2, [r3, #8]
    encoders.right_total = 0;
 8003874:	4b08      	ldr	r3, [pc, #32]	@ (8003898 <start_encoders+0x74>)
 8003876:	2200      	movs	r2, #0
 8003878:	60da      	str	r2, [r3, #12]
}
 800387a:	bf00      	nop
 800387c:	bd80      	pop	{r7, pc}
 800387e:	bf00      	nop
 8003880:	20000374 	.word	0x20000374
 8003884:	200002e4 	.word	0x200002e4
 8003888:	20000000 	.word	0x20000000
 800388c:	20000002 	.word	0x20000002
 8003890:	20001464 	.word	0x20001464
 8003894:	20001468 	.word	0x20001468
 8003898:	2000143c 	.word	0x2000143c

0800389c <move_forward>:

/**
 * @brief Move forward one cell - FIXED VERSION
 */
void move_forward(void)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b08a      	sub	sp, #40	@ 0x28
 80038a0:	af00      	add	r7, sp, #0
    // Use safe encoder reading
    int32_t start_left = get_left_encoder_total();
 80038a2:	f7ff ffab 	bl	80037fc <get_left_encoder_total>
 80038a6:	6278      	str	r0, [r7, #36]	@ 0x24
    int32_t start_right = get_right_encoder_total();
 80038a8:	f7ff ffb2 	bl	8003810 <get_right_encoder_total>
 80038ac:	6238      	str	r0, [r7, #32]

    // Check bounds before moving
    int new_x = robot.x + dx[robot.direction];
 80038ae:	4b2e      	ldr	r3, [pc, #184]	@ (8003968 <move_forward+0xcc>)
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	4b2d      	ldr	r3, [pc, #180]	@ (8003968 <move_forward+0xcc>)
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	492d      	ldr	r1, [pc, #180]	@ (800396c <move_forward+0xd0>)
 80038b8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80038bc:	4413      	add	r3, r2
 80038be:	61fb      	str	r3, [r7, #28]
    int new_y = robot.y + dy[robot.direction];
 80038c0:	4b29      	ldr	r3, [pc, #164]	@ (8003968 <move_forward+0xcc>)
 80038c2:	685a      	ldr	r2, [r3, #4]
 80038c4:	4b28      	ldr	r3, [pc, #160]	@ (8003968 <move_forward+0xcc>)
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	4929      	ldr	r1, [pc, #164]	@ (8003970 <move_forward+0xd4>)
 80038ca:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80038ce:	4413      	add	r3, r2
 80038d0:	61bb      	str	r3, [r7, #24]
    if (new_x < 0 || new_x >= MAZE_SIZE || new_y < 0 || new_y >= MAZE_SIZE) {
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	db08      	blt.n	80038ea <move_forward+0x4e>
 80038d8:	69fb      	ldr	r3, [r7, #28]
 80038da:	2b0f      	cmp	r3, #15
 80038dc:	dc05      	bgt.n	80038ea <move_forward+0x4e>
 80038de:	69bb      	ldr	r3, [r7, #24]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	db02      	blt.n	80038ea <move_forward+0x4e>
 80038e4:	69bb      	ldr	r3, [r7, #24]
 80038e6:	2b0f      	cmp	r3, #15
 80038e8:	dd03      	ble.n	80038f2 <move_forward+0x56>
        send_bluetooth_message("Cannot move - would go out of bounds!\r\n");
 80038ea:	4822      	ldr	r0, [pc, #136]	@ (8003974 <move_forward+0xd8>)
 80038ec:	f7fe f810 	bl	8001910 <send_bluetooth_message>
        return;
 80038f0:	e037      	b.n	8003962 <move_forward+0xc6>
    }

    motor_set_fixed(0, true, 800);  // Left motor forward
 80038f2:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80038f6:	2101      	movs	r1, #1
 80038f8:	2000      	movs	r0, #0
 80038fa:	f000 f8df 	bl	8003abc <motor_set_fixed>
    motor_set_fixed(1, true, 800);  // Right motor forward
 80038fe:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8003902:	2101      	movs	r1, #1
 8003904:	2001      	movs	r0, #1
 8003906:	f000 f8d9 	bl	8003abc <motor_set_fixed>

    // Move until target distance reached
    int32_t target_counts = ENCODER_COUNTS_PER_CELL;
 800390a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800390e:	617b      	str	r3, [r7, #20]
    while (1) {
        int32_t current_left = get_left_encoder_total();
 8003910:	f7ff ff74 	bl	80037fc <get_left_encoder_total>
 8003914:	6138      	str	r0, [r7, #16]
        int32_t current_right = get_right_encoder_total();
 8003916:	f7ff ff7b 	bl	8003810 <get_right_encoder_total>
 800391a:	60f8      	str	r0, [r7, #12]
        int32_t left_traveled = current_left - start_left;
 800391c:	693a      	ldr	r2, [r7, #16]
 800391e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003920:	1ad3      	subs	r3, r2, r3
 8003922:	60bb      	str	r3, [r7, #8]
        int32_t right_traveled = current_right - start_right;
 8003924:	68fa      	ldr	r2, [r7, #12]
 8003926:	6a3b      	ldr	r3, [r7, #32]
 8003928:	1ad3      	subs	r3, r2, r3
 800392a:	607b      	str	r3, [r7, #4]
        int32_t avg_traveled = (left_traveled + right_traveled) / 2;
 800392c:	68ba      	ldr	r2, [r7, #8]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	4413      	add	r3, r2
 8003932:	0fda      	lsrs	r2, r3, #31
 8003934:	4413      	add	r3, r2
 8003936:	105b      	asrs	r3, r3, #1
 8003938:	603b      	str	r3, [r7, #0]

        if (avg_traveled >= target_counts) {
 800393a:	683a      	ldr	r2, [r7, #0]
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	429a      	cmp	r2, r3
 8003940:	da03      	bge.n	800394a <move_forward+0xae>
            break;
        }
        HAL_Delay(1);
 8003942:	2001      	movs	r0, #1
 8003944:	f000 feca 	bl	80046dc <HAL_Delay>
    while (1) {
 8003948:	e7e2      	b.n	8003910 <move_forward+0x74>
            break;
 800394a:	bf00      	nop
    }

    // Stop motors
    stop_motors();
 800394c:	f000 f89c 	bl	8003a88 <stop_motors>

    // Update position only after successful movement
    robot.x = new_x;
 8003950:	4a05      	ldr	r2, [pc, #20]	@ (8003968 <move_forward+0xcc>)
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	6013      	str	r3, [r2, #0]
    robot.y = new_y;
 8003956:	4a04      	ldr	r2, [pc, #16]	@ (8003968 <move_forward+0xcc>)
 8003958:	69bb      	ldr	r3, [r7, #24]
 800395a:	6053      	str	r3, [r2, #4]
    HAL_Delay(100); // Settling time
 800395c:	2064      	movs	r0, #100	@ 0x64
 800395e:	f000 febd 	bl	80046dc <HAL_Delay>
}
 8003962:	3728      	adds	r7, #40	@ 0x28
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}
 8003968:	20001404 	.word	0x20001404
 800396c:	0800d748 	.word	0x0800d748
 8003970:	0800d758 	.word	0x0800d758
 8003974:	0800d404 	.word	0x0800d404

08003978 <turn_left>:


/**
 * @brief Turn left 90 degrees - FIXED VERSION (removed unused variables)
 */
void turn_left(void) {
 8003978:	b580      	push	{r7, lr}
 800397a:	b084      	sub	sp, #16
 800397c:	af00      	add	r7, sp, #0
    // REMOVED: unused variable 'start_left'
    int32_t start_right = get_right_encoder_total();
 800397e:	f7ff ff47 	bl	8003810 <get_right_encoder_total>
 8003982:	60f8      	str	r0, [r7, #12]


    // Left motor reverse, right motor forward
	motor_set_fixed(0, false, 800); // Left reverse
 8003984:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8003988:	2100      	movs	r1, #0
 800398a:	2000      	movs	r0, #0
 800398c:	f000 f896 	bl	8003abc <motor_set_fixed>
	motor_set_fixed(1, true, 800);  // Right forward
 8003990:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8003994:	2101      	movs	r1, #1
 8003996:	2001      	movs	r0, #1
 8003998:	f000 f890 	bl	8003abc <motor_set_fixed>

    int32_t target_counts = ENCODER_COUNTS_PER_TURN;
 800399c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80039a0:	60bb      	str	r3, [r7, #8]
    while (1) {
        int32_t current_right = get_right_encoder_total();
 80039a2:	f7ff ff35 	bl	8003810 <get_right_encoder_total>
 80039a6:	6078      	str	r0, [r7, #4]
        int32_t right_traveled = abs(current_right - start_right);
 80039a8:	687a      	ldr	r2, [r7, #4]
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	1ad3      	subs	r3, r2, r3
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	bfb8      	it	lt
 80039b2:	425b      	neglt	r3, r3
 80039b4:	603b      	str	r3, [r7, #0]

        if (right_traveled >= target_counts) {
 80039b6:	683a      	ldr	r2, [r7, #0]
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	429a      	cmp	r2, r3
 80039bc:	da03      	bge.n	80039c6 <turn_left+0x4e>
            break;
        }
        HAL_Delay(1);
 80039be:	2001      	movs	r0, #1
 80039c0:	f000 fe8c 	bl	80046dc <HAL_Delay>
    while (1) {
 80039c4:	e7ed      	b.n	80039a2 <turn_left+0x2a>
            break;
 80039c6:	bf00      	nop
    }

    stop_motors();
 80039c8:	f000 f85e 	bl	8003a88 <stop_motors>
    robot.direction = (robot.direction + 3) % 4; // Turn left
 80039cc:	4b09      	ldr	r3, [pc, #36]	@ (80039f4 <turn_left+0x7c>)
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	3303      	adds	r3, #3
 80039d2:	425a      	negs	r2, r3
 80039d4:	f003 0303 	and.w	r3, r3, #3
 80039d8:	f002 0203 	and.w	r2, r2, #3
 80039dc:	bf58      	it	pl
 80039de:	4253      	negpl	r3, r2
 80039e0:	4a04      	ldr	r2, [pc, #16]	@ (80039f4 <turn_left+0x7c>)
 80039e2:	6093      	str	r3, [r2, #8]
    HAL_Delay(200);
 80039e4:	20c8      	movs	r0, #200	@ 0xc8
 80039e6:	f000 fe79 	bl	80046dc <HAL_Delay>
}
 80039ea:	bf00      	nop
 80039ec:	3710      	adds	r7, #16
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	20001404 	.word	0x20001404

080039f8 <turn_right>:

/**
 * @brief Turn right 90 degrees - FIXED VERSION (removed unused variables)
 */
void turn_right(void) {
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b084      	sub	sp, #16
 80039fc:	af00      	add	r7, sp, #0
    int32_t start_left = get_left_encoder_total();
 80039fe:	f7ff fefd 	bl	80037fc <get_left_encoder_total>
 8003a02:	60f8      	str	r0, [r7, #12]
    // REMOVED: unused variable 'start_right'

    // Left motor forward, right motor backward
    motor_set_fixed(0, true, 800);  // Left forward
 8003a04:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8003a08:	2101      	movs	r1, #1
 8003a0a:	2000      	movs	r0, #0
 8003a0c:	f000 f856 	bl	8003abc <motor_set_fixed>
        motor_set_fixed(1, false, 800); // Right reverse
 8003a10:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8003a14:	2100      	movs	r1, #0
 8003a16:	2001      	movs	r0, #1
 8003a18:	f000 f850 	bl	8003abc <motor_set_fixed>

    int32_t target_counts = ENCODER_COUNTS_PER_TURN;
 8003a1c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003a20:	60bb      	str	r3, [r7, #8]
    while (1) {
        int32_t current_left = get_left_encoder_total();
 8003a22:	f7ff feeb 	bl	80037fc <get_left_encoder_total>
 8003a26:	6078      	str	r0, [r7, #4]
        int32_t left_traveled = abs(current_left - start_left);
 8003a28:	687a      	ldr	r2, [r7, #4]
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	bfb8      	it	lt
 8003a32:	425b      	neglt	r3, r3
 8003a34:	603b      	str	r3, [r7, #0]

        if (left_traveled >= target_counts) {
 8003a36:	683a      	ldr	r2, [r7, #0]
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	da03      	bge.n	8003a46 <turn_right+0x4e>
            break;
        }
        HAL_Delay(1);
 8003a3e:	2001      	movs	r0, #1
 8003a40:	f000 fe4c 	bl	80046dc <HAL_Delay>
    while (1) {
 8003a44:	e7ed      	b.n	8003a22 <turn_right+0x2a>
            break;
 8003a46:	bf00      	nop
    }

    stop_motors();
 8003a48:	f000 f81e 	bl	8003a88 <stop_motors>
    robot.direction = (robot.direction + 1) % 4; // Turn right
 8003a4c:	4b09      	ldr	r3, [pc, #36]	@ (8003a74 <turn_right+0x7c>)
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	3301      	adds	r3, #1
 8003a52:	425a      	negs	r2, r3
 8003a54:	f003 0303 	and.w	r3, r3, #3
 8003a58:	f002 0203 	and.w	r2, r2, #3
 8003a5c:	bf58      	it	pl
 8003a5e:	4253      	negpl	r3, r2
 8003a60:	4a04      	ldr	r2, [pc, #16]	@ (8003a74 <turn_right+0x7c>)
 8003a62:	6093      	str	r3, [r2, #8]
    HAL_Delay(200);
 8003a64:	20c8      	movs	r0, #200	@ 0xc8
 8003a66:	f000 fe39 	bl	80046dc <HAL_Delay>
}
 8003a6a:	bf00      	nop
 8003a6c:	3710      	adds	r7, #16
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	20001404 	.word	0x20001404

08003a78 <turn_around>:

/**
 * @brief Turn around 180 degrees
 */
void turn_around(void) {
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	af00      	add	r7, sp, #0
    turn_right();
 8003a7c:	f7ff ffbc 	bl	80039f8 <turn_right>
    turn_right();
 8003a80:	f7ff ffba 	bl	80039f8 <turn_right>
}
 8003a84:	bf00      	nop
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <stop_motors>:

/**
 * @brief Stop both motors
 */
void stop_motors(void)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	af00      	add	r7, sp, #0
    // Stop all PWM channels
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);  // Left motor PWM = 0
 8003a8c:	4b0a      	ldr	r3, [pc, #40]	@ (8003ab8 <stop_motors+0x30>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	2200      	movs	r2, #0
 8003a92:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);  // Left motor direction = 0
 8003a94:	4b08      	ldr	r3, [pc, #32]	@ (8003ab8 <stop_motors+0x30>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);  // Right motor PWM = 0
 8003a9c:	4b06      	ldr	r3, [pc, #24]	@ (8003ab8 <stop_motors+0x30>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);  // Right motor direction = 0
 8003aa4:	4b04      	ldr	r3, [pc, #16]	@ (8003ab8 <stop_motors+0x30>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8003aac:	bf00      	nop
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr
 8003ab6:	bf00      	nop
 8003ab8:	2000032c 	.word	0x2000032c

08003abc <motor_set_fixed>:
    } else {
        HAL_GPIO_WritePin(dirPort, dirPin, GPIO_PIN_SET);    // Direction HIGH for backward
    }
}
// Fixed motor_set function for DRV8833
void motor_set_fixed(uint8_t motor, bool forward, uint16_t duty) {
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b084      	sub	sp, #16
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	71fb      	strb	r3, [r7, #7]
 8003ac6:	460b      	mov	r3, r1
 8003ac8:	71bb      	strb	r3, [r7, #6]
 8003aca:	4613      	mov	r3, r2
 8003acc:	80bb      	strh	r3, [r7, #4]
    if (motor == 0) { // Left motor
 8003ace:	79fb      	ldrb	r3, [r7, #7]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d115      	bne.n	8003b00 <motor_set_fixed+0x44>
        if (forward) {
 8003ad4:	79bb      	ldrb	r3, [r7, #6]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d009      	beq.n	8003aee <motor_set_fixed+0x32>
            // Left forward: IN1=PWM, IN2=LOW
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, duty); // PA6 = PWM
 8003ada:	4b1d      	ldr	r3, [pc, #116]	@ (8003b50 <motor_set_fixed+0x94>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	88ba      	ldrh	r2, [r7, #4]
 8003ae0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_GPIO_WritePin(MOTOR_IN2_GPIO_Port, MOTOR_IN2_Pin, GPIO_PIN_RESET); // PA7 = LOW
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	2180      	movs	r1, #128	@ 0x80
 8003ae6:	481b      	ldr	r0, [pc, #108]	@ (8003b54 <motor_set_fixed+0x98>)
 8003ae8:	f001 fd36 	bl	8005558 <HAL_GPIO_WritePin>
            // Right reverse: IN3=LOW, IN4=PWM
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0); // PB0 = LOW
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, duty); // PB1 = PWM
        }
    }
}
 8003aec:	e02b      	b.n	8003b46 <motor_set_fixed+0x8a>
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0); // PA6 = LOW
 8003aee:	4b18      	ldr	r3, [pc, #96]	@ (8003b50 <motor_set_fixed+0x94>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	2200      	movs	r2, #0
 8003af4:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, duty); // PA7 = PWM
 8003af6:	4b16      	ldr	r3, [pc, #88]	@ (8003b50 <motor_set_fixed+0x94>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	88ba      	ldrh	r2, [r7, #4]
 8003afc:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003afe:	e022      	b.n	8003b46 <motor_set_fixed+0x8a>
    	bool actual_forward = !forward;  // invert direction
 8003b00:	79bb      	ldrb	r3, [r7, #6]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	bf14      	ite	ne
 8003b06:	2301      	movne	r3, #1
 8003b08:	2300      	moveq	r3, #0
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	f083 0301 	eor.w	r3, r3, #1
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	73fb      	strb	r3, [r7, #15]
 8003b14:	7bfb      	ldrb	r3, [r7, #15]
 8003b16:	f003 0301 	and.w	r3, r3, #1
 8003b1a:	73fb      	strb	r3, [r7, #15]
        if (actual_forward) {
 8003b1c:	7bfb      	ldrb	r3, [r7, #15]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d009      	beq.n	8003b36 <motor_set_fixed+0x7a>
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, duty); // PB0 = PWM
 8003b22:	4b0b      	ldr	r3, [pc, #44]	@ (8003b50 <motor_set_fixed+0x94>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	88ba      	ldrh	r2, [r7, #4]
 8003b28:	63da      	str	r2, [r3, #60]	@ 0x3c
            HAL_GPIO_WritePin(MOTOR_IN4_GPIO_Port, MOTOR_IN4_Pin, GPIO_PIN_RESET); // PB1 = LOW
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	2102      	movs	r1, #2
 8003b2e:	480a      	ldr	r0, [pc, #40]	@ (8003b58 <motor_set_fixed+0x9c>)
 8003b30:	f001 fd12 	bl	8005558 <HAL_GPIO_WritePin>
}
 8003b34:	e007      	b.n	8003b46 <motor_set_fixed+0x8a>
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0); // PB0 = LOW
 8003b36:	4b06      	ldr	r3, [pc, #24]	@ (8003b50 <motor_set_fixed+0x94>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	63da      	str	r2, [r3, #60]	@ 0x3c
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, duty); // PB1 = PWM
 8003b3e:	4b04      	ldr	r3, [pc, #16]	@ (8003b50 <motor_set_fixed+0x94>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	88ba      	ldrh	r2, [r7, #4]
 8003b44:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8003b46:	bf00      	nop
 8003b48:	3710      	adds	r7, #16
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	2000032c 	.word	0x2000032c
 8003b54:	40020000 	.word	0x40020000
 8003b58:	40020400 	.word	0x40020400

08003b5c <turn_on_emitters>:
static bool sensors_healthy = true;
/**
 * @brief Turn on IR emitters
 */
void turn_on_emitters(void)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(EMIT_FRONT_LEFT_GPIO_Port, EMIT_FRONT_LEFT_Pin, GPIO_PIN_SET);
 8003b60:	2201      	movs	r2, #1
 8003b62:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003b66:	480d      	ldr	r0, [pc, #52]	@ (8003b9c <turn_on_emitters+0x40>)
 8003b68:	f001 fcf6 	bl	8005558 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EMIT_SIDE_LEFT_GPIO_Port, EMIT_SIDE_LEFT_Pin, GPIO_PIN_SET);
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003b72:	480a      	ldr	r0, [pc, #40]	@ (8003b9c <turn_on_emitters+0x40>)
 8003b74:	f001 fcf0 	bl	8005558 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EMIT_SIDE_RIGHT_GPIO_Port, EMIT_SIDE_RIGHT_Pin, GPIO_PIN_SET);
 8003b78:	2201      	movs	r2, #1
 8003b7a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003b7e:	4808      	ldr	r0, [pc, #32]	@ (8003ba0 <turn_on_emitters+0x44>)
 8003b80:	f001 fcea 	bl	8005558 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EMIT_FRONT_RIGHT_GPIO_Port, EMIT_FRONT_RIGHT_Pin, GPIO_PIN_SET);
 8003b84:	2201      	movs	r2, #1
 8003b86:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003b8a:	4805      	ldr	r0, [pc, #20]	@ (8003ba0 <turn_on_emitters+0x44>)
 8003b8c:	f001 fce4 	bl	8005558 <HAL_GPIO_WritePin>
    HAL_Delay(2); // Emitter stabilization time
 8003b90:	2002      	movs	r0, #2
 8003b92:	f000 fda3 	bl	80046dc <HAL_Delay>
}
 8003b96:	bf00      	nop
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	40020000 	.word	0x40020000
 8003ba0:	40020400 	.word	0x40020400

08003ba4 <turn_off_emitters>:

/**
 * @brief Turn off IR emitters
 */
void turn_off_emitters(void)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(EMIT_FRONT_LEFT_GPIO_Port, EMIT_FRONT_LEFT_Pin, GPIO_PIN_RESET);
 8003ba8:	2200      	movs	r2, #0
 8003baa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003bae:	480b      	ldr	r0, [pc, #44]	@ (8003bdc <turn_off_emitters+0x38>)
 8003bb0:	f001 fcd2 	bl	8005558 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EMIT_SIDE_LEFT_GPIO_Port, EMIT_SIDE_LEFT_Pin, GPIO_PIN_RESET);
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003bba:	4808      	ldr	r0, [pc, #32]	@ (8003bdc <turn_off_emitters+0x38>)
 8003bbc:	f001 fccc 	bl	8005558 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EMIT_SIDE_RIGHT_GPIO_Port, EMIT_SIDE_RIGHT_Pin, GPIO_PIN_RESET);
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003bc6:	4806      	ldr	r0, [pc, #24]	@ (8003be0 <turn_off_emitters+0x3c>)
 8003bc8:	f001 fcc6 	bl	8005558 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EMIT_FRONT_RIGHT_GPIO_Port, EMIT_FRONT_RIGHT_Pin, GPIO_PIN_RESET);
 8003bcc:	2200      	movs	r2, #0
 8003bce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003bd2:	4803      	ldr	r0, [pc, #12]	@ (8003be0 <turn_off_emitters+0x3c>)
 8003bd4:	f001 fcc0 	bl	8005558 <HAL_GPIO_WritePin>
}
 8003bd8:	bf00      	nop
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	40020000 	.word	0x40020000
 8003be0:	40020400 	.word	0x40020400

08003be4 <read_adc_channel>:

/**
 * @brief Read specific ADC channel using main.c multi-channel setup
 */
uint16_t read_adc_channel(uint32_t channel)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b088      	sub	sp, #32
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
    // Use the 5-channel continuous setup from main.c
    uint32_t adc_values[5];

    // Start continuous conversion of all 5 channels
    if (HAL_ADC_Start(&hadc1) != HAL_OK) {
 8003bec:	4827      	ldr	r0, [pc, #156]	@ (8003c8c <read_adc_channel+0xa8>)
 8003bee:	f000 fddd 	bl	80047ac <HAL_ADC_Start>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d001      	beq.n	8003bfc <read_adc_channel+0x18>
        return 0; // Hardware error - return safe value
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	e043      	b.n	8003c84 <read_adc_channel+0xa0>
    }

    // Read all 5 channels in sequence (as configured in main.c)
    for (int i = 0; i < 5; i++) {
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	61fb      	str	r3, [r7, #28]
 8003c00:	e018      	b.n	8003c34 <read_adc_channel+0x50>
        if (HAL_ADC_PollForConversion(&hadc1, 50) != HAL_OK) {
 8003c02:	2132      	movs	r1, #50	@ 0x32
 8003c04:	4821      	ldr	r0, [pc, #132]	@ (8003c8c <read_adc_channel+0xa8>)
 8003c06:	f000 feb8 	bl	800497a <HAL_ADC_PollForConversion>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d004      	beq.n	8003c1a <read_adc_channel+0x36>
            HAL_ADC_Stop(&hadc1);
 8003c10:	481e      	ldr	r0, [pc, #120]	@ (8003c8c <read_adc_channel+0xa8>)
 8003c12:	f000 fe7f 	bl	8004914 <HAL_ADC_Stop>
            return 0; // Timeout error
 8003c16:	2300      	movs	r3, #0
 8003c18:	e034      	b.n	8003c84 <read_adc_channel+0xa0>
        }
        adc_values[i] = HAL_ADC_GetValue(&hadc1);
 8003c1a:	481c      	ldr	r0, [pc, #112]	@ (8003c8c <read_adc_channel+0xa8>)
 8003c1c:	f000 ff38 	bl	8004a90 <HAL_ADC_GetValue>
 8003c20:	4602      	mov	r2, r0
 8003c22:	69fb      	ldr	r3, [r7, #28]
 8003c24:	009b      	lsls	r3, r3, #2
 8003c26:	3320      	adds	r3, #32
 8003c28:	443b      	add	r3, r7
 8003c2a:	f843 2c18 	str.w	r2, [r3, #-24]
    for (int i = 0; i < 5; i++) {
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	3301      	adds	r3, #1
 8003c32:	61fb      	str	r3, [r7, #28]
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	2b04      	cmp	r3, #4
 8003c38:	dde3      	ble.n	8003c02 <read_adc_channel+0x1e>
    }

    HAL_ADC_Stop(&hadc1);
 8003c3a:	4814      	ldr	r0, [pc, #80]	@ (8003c8c <read_adc_channel+0xa8>)
 8003c3c:	f000 fe6a 	bl	8004914 <HAL_ADC_Stop>

    // Return the correct channel value based on main.c rank order
    switch (channel) {
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2b05      	cmp	r3, #5
 8003c44:	d81d      	bhi.n	8003c82 <read_adc_channel+0x9e>
 8003c46:	a201      	add	r2, pc, #4	@ (adr r2, 8003c4c <read_adc_channel+0x68>)
 8003c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c4c:	08003c65 	.word	0x08003c65
 8003c50:	08003c83 	.word	0x08003c83
 8003c54:	08003c6b 	.word	0x08003c6b
 8003c58:	08003c71 	.word	0x08003c71
 8003c5c:	08003c77 	.word	0x08003c77
 8003c60:	08003c7d 	.word	0x08003c7d
        case ADC_CHANNEL_0: return adc_values[0]; // Rank 1 - Battery
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	b29b      	uxth	r3, r3
 8003c68:	e00c      	b.n	8003c84 <read_adc_channel+0xa0>
        case ADC_CHANNEL_2: return adc_values[1]; // Rank 2 - Front Right
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	b29b      	uxth	r3, r3
 8003c6e:	e009      	b.n	8003c84 <read_adc_channel+0xa0>
        case ADC_CHANNEL_3: return adc_values[2]; // Rank 3 - Side Right
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	e006      	b.n	8003c84 <read_adc_channel+0xa0>
        case ADC_CHANNEL_4: return adc_values[3]; // Rank 4 - Side Left
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	e003      	b.n	8003c84 <read_adc_channel+0xa0>
        case ADC_CHANNEL_5: return adc_values[4]; // Rank 5 - Front Left
 8003c7c:	69bb      	ldr	r3, [r7, #24]
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	e000      	b.n	8003c84 <read_adc_channel+0xa0>
        default: return 0;
 8003c82:	2300      	movs	r3, #0
    }
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	3720      	adds	r7, #32
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bd80      	pop	{r7, pc}
 8003c8c:	200001fc 	.word	0x200001fc

08003c90 <update_sensors>:

/**
 * @brief Update all sensor readings
 */
void update_sensors(void)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af00      	add	r7, sp, #0
    // Read ambient light levels (emitters off)
    turn_off_emitters();
 8003c96:	f7ff ff85 	bl	8003ba4 <turn_off_emitters>
    HAL_Delay(1);
 8003c9a:	2001      	movs	r0, #1
 8003c9c:	f000 fd1e 	bl	80046dc <HAL_Delay>

    uint16_t ambient_front_right = read_adc_channel(ADC_CHANNEL_2);
 8003ca0:	2002      	movs	r0, #2
 8003ca2:	f7ff ff9f 	bl	8003be4 <read_adc_channel>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	81fb      	strh	r3, [r7, #14]
    uint16_t ambient_side_right = read_adc_channel(ADC_CHANNEL_3);
 8003caa:	2003      	movs	r0, #3
 8003cac:	f7ff ff9a 	bl	8003be4 <read_adc_channel>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	81bb      	strh	r3, [r7, #12]
    uint16_t ambient_side_left = read_adc_channel(ADC_CHANNEL_4);
 8003cb4:	2004      	movs	r0, #4
 8003cb6:	f7ff ff95 	bl	8003be4 <read_adc_channel>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	817b      	strh	r3, [r7, #10]
    uint16_t ambient_front_left = read_adc_channel(ADC_CHANNEL_5);
 8003cbe:	2005      	movs	r0, #5
 8003cc0:	f7ff ff90 	bl	8003be4 <read_adc_channel>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	813b      	strh	r3, [r7, #8]

    // Read with emitters on
    turn_on_emitters();
 8003cc8:	f7ff ff48 	bl	8003b5c <turn_on_emitters>

    sensors.battery = read_adc_channel(ADC_CHANNEL_0);
 8003ccc:	2000      	movs	r0, #0
 8003cce:	f7ff ff89 	bl	8003be4 <read_adc_channel>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	461a      	mov	r2, r3
 8003cd6:	4b4b      	ldr	r3, [pc, #300]	@ (8003e04 <update_sensors+0x174>)
 8003cd8:	801a      	strh	r2, [r3, #0]
    sensors.front_right = read_adc_channel(ADC_CHANNEL_2) - ambient_front_right;
 8003cda:	2002      	movs	r0, #2
 8003cdc:	f7ff ff82 	bl	8003be4 <read_adc_channel>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	461a      	mov	r2, r3
 8003ce4:	89fb      	ldrh	r3, [r7, #14]
 8003ce6:	1ad3      	subs	r3, r2, r3
 8003ce8:	b29a      	uxth	r2, r3
 8003cea:	4b46      	ldr	r3, [pc, #280]	@ (8003e04 <update_sensors+0x174>)
 8003cec:	805a      	strh	r2, [r3, #2]
    sensors.side_right = read_adc_channel(ADC_CHANNEL_3) - ambient_side_right;
 8003cee:	2003      	movs	r0, #3
 8003cf0:	f7ff ff78 	bl	8003be4 <read_adc_channel>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	461a      	mov	r2, r3
 8003cf8:	89bb      	ldrh	r3, [r7, #12]
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	b29a      	uxth	r2, r3
 8003cfe:	4b41      	ldr	r3, [pc, #260]	@ (8003e04 <update_sensors+0x174>)
 8003d00:	809a      	strh	r2, [r3, #4]
    sensors.side_left = read_adc_channel(ADC_CHANNEL_4) - ambient_side_left;
 8003d02:	2004      	movs	r0, #4
 8003d04:	f7ff ff6e 	bl	8003be4 <read_adc_channel>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	461a      	mov	r2, r3
 8003d0c:	897b      	ldrh	r3, [r7, #10]
 8003d0e:	1ad3      	subs	r3, r2, r3
 8003d10:	b29a      	uxth	r2, r3
 8003d12:	4b3c      	ldr	r3, [pc, #240]	@ (8003e04 <update_sensors+0x174>)
 8003d14:	80da      	strh	r2, [r3, #6]
    sensors.front_left = read_adc_channel(ADC_CHANNEL_5) - ambient_front_left;
 8003d16:	2005      	movs	r0, #5
 8003d18:	f7ff ff64 	bl	8003be4 <read_adc_channel>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	461a      	mov	r2, r3
 8003d20:	893b      	ldrh	r3, [r7, #8]
 8003d22:	1ad3      	subs	r3, r2, r3
 8003d24:	b29a      	uxth	r2, r3
 8003d26:	4b37      	ldr	r3, [pc, #220]	@ (8003e04 <update_sensors+0x174>)
 8003d28:	811a      	strh	r2, [r3, #8]

    // Turn off emitters to save power
    turn_off_emitters();
 8003d2a:	f7ff ff3b 	bl	8003ba4 <turn_off_emitters>

    // Process wall detection
    sensors.wall_front = (sensors.front_left > WALL_THRESHOLD_FRONT) ||
 8003d2e:	4b35      	ldr	r3, [pc, #212]	@ (8003e04 <update_sensors+0x174>)
 8003d30:	891b      	ldrh	r3, [r3, #8]
 8003d32:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003d36:	d804      	bhi.n	8003d42 <update_sensors+0xb2>
                         (sensors.front_right > WALL_THRESHOLD_FRONT);
 8003d38:	4b32      	ldr	r3, [pc, #200]	@ (8003e04 <update_sensors+0x174>)
 8003d3a:	885b      	ldrh	r3, [r3, #2]
    sensors.wall_front = (sensors.front_left > WALL_THRESHOLD_FRONT) ||
 8003d3c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003d40:	d901      	bls.n	8003d46 <update_sensors+0xb6>
 8003d42:	2301      	movs	r3, #1
 8003d44:	e000      	b.n	8003d48 <update_sensors+0xb8>
 8003d46:	2300      	movs	r3, #0
 8003d48:	f003 0301 	and.w	r3, r3, #1
 8003d4c:	b2da      	uxtb	r2, r3
 8003d4e:	4b2d      	ldr	r3, [pc, #180]	@ (8003e04 <update_sensors+0x174>)
 8003d50:	729a      	strb	r2, [r3, #10]
    sensors.wall_left = (sensors.side_left > WALL_THRESHOLD_SIDE);
 8003d52:	4b2c      	ldr	r3, [pc, #176]	@ (8003e04 <update_sensors+0x174>)
 8003d54:	88db      	ldrh	r3, [r3, #6]
 8003d56:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	bf8c      	ite	hi
 8003d5e:	2301      	movhi	r3, #1
 8003d60:	2300      	movls	r3, #0
 8003d62:	b2da      	uxtb	r2, r3
 8003d64:	4b27      	ldr	r3, [pc, #156]	@ (8003e04 <update_sensors+0x174>)
 8003d66:	72da      	strb	r2, [r3, #11]
    sensors.wall_right = (sensors.side_right > WALL_THRESHOLD_SIDE);
 8003d68:	4b26      	ldr	r3, [pc, #152]	@ (8003e04 <update_sensors+0x174>)
 8003d6a:	889b      	ldrh	r3, [r3, #4]
 8003d6c:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8003d70:	4293      	cmp	r3, r2
 8003d72:	bf8c      	ite	hi
 8003d74:	2301      	movhi	r3, #1
 8003d76:	2300      	movls	r3, #0
 8003d78:	b2da      	uxtb	r2, r3
 8003d7a:	4b22      	ldr	r3, [pc, #136]	@ (8003e04 <update_sensors+0x174>)
 8003d7c:	731a      	strb	r2, [r3, #12]


    // Check for sensor health
    bool current_reading_valid = (sensors.battery > 100) && // Reasonable battery reading
 8003d7e:	4b21      	ldr	r3, [pc, #132]	@ (8003e04 <update_sensors+0x174>)
 8003d80:	881b      	ldrh	r3, [r3, #0]
                               (sensors.front_left < 4000) && // Not maxed out
                               (sensors.front_right < 4000) &&
                               (sensors.side_left < 4000) &&
 8003d82:	2b64      	cmp	r3, #100	@ 0x64
 8003d84:	d915      	bls.n	8003db2 <update_sensors+0x122>
                               (sensors.front_left < 4000) && // Not maxed out
 8003d86:	4b1f      	ldr	r3, [pc, #124]	@ (8003e04 <update_sensors+0x174>)
 8003d88:	891b      	ldrh	r3, [r3, #8]
    bool current_reading_valid = (sensors.battery > 100) && // Reasonable battery reading
 8003d8a:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8003d8e:	d210      	bcs.n	8003db2 <update_sensors+0x122>
                               (sensors.front_right < 4000) &&
 8003d90:	4b1c      	ldr	r3, [pc, #112]	@ (8003e04 <update_sensors+0x174>)
 8003d92:	885b      	ldrh	r3, [r3, #2]
                               (sensors.front_left < 4000) && // Not maxed out
 8003d94:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8003d98:	d20b      	bcs.n	8003db2 <update_sensors+0x122>
                               (sensors.side_left < 4000) &&
 8003d9a:	4b1a      	ldr	r3, [pc, #104]	@ (8003e04 <update_sensors+0x174>)
 8003d9c:	88db      	ldrh	r3, [r3, #6]
                               (sensors.front_right < 4000) &&
 8003d9e:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8003da2:	d206      	bcs.n	8003db2 <update_sensors+0x122>
                               (sensors.side_right < 4000);
 8003da4:	4b17      	ldr	r3, [pc, #92]	@ (8003e04 <update_sensors+0x174>)
 8003da6:	889b      	ldrh	r3, [r3, #4]
                               (sensors.side_left < 4000) &&
 8003da8:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8003dac:	d201      	bcs.n	8003db2 <update_sensors+0x122>
 8003dae:	2301      	movs	r3, #1
 8003db0:	e000      	b.n	8003db4 <update_sensors+0x124>
 8003db2:	2300      	movs	r3, #0
    bool current_reading_valid = (sensors.battery > 100) && // Reasonable battery reading
 8003db4:	71fb      	strb	r3, [r7, #7]
 8003db6:	79fb      	ldrb	r3, [r7, #7]
 8003db8:	f003 0301 	and.w	r3, r3, #1
 8003dbc:	71fb      	strb	r3, [r7, #7]

    if (!current_reading_valid) {
 8003dbe:	79fb      	ldrb	r3, [r7, #7]
 8003dc0:	f083 0301 	eor.w	r3, r3, #1
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d00d      	beq.n	8003de6 <update_sensors+0x156>
        sensor_error_count++;
 8003dca:	4b0f      	ldr	r3, [pc, #60]	@ (8003e08 <update_sensors+0x178>)
 8003dcc:	781b      	ldrb	r3, [r3, #0]
 8003dce:	3301      	adds	r3, #1
 8003dd0:	b2da      	uxtb	r2, r3
 8003dd2:	4b0d      	ldr	r3, [pc, #52]	@ (8003e08 <update_sensors+0x178>)
 8003dd4:	701a      	strb	r2, [r3, #0]
        if (sensor_error_count > 5) {
 8003dd6:	4b0c      	ldr	r3, [pc, #48]	@ (8003e08 <update_sensors+0x178>)
 8003dd8:	781b      	ldrb	r3, [r3, #0]
 8003dda:	2b05      	cmp	r3, #5
 8003ddc:	d90d      	bls.n	8003dfa <update_sensors+0x16a>
            sensors_healthy = false;
 8003dde:	4b0b      	ldr	r3, [pc, #44]	@ (8003e0c <update_sensors+0x17c>)
 8003de0:	2200      	movs	r2, #0
 8003de2:	701a      	strb	r2, [r3, #0]
            // Don't halt - allow robot to continue with degraded sensors
        }
    } else {
        if (sensor_error_count > 0) sensor_error_count--; // Recover slowly
    }
}
 8003de4:	e009      	b.n	8003dfa <update_sensors+0x16a>
        if (sensor_error_count > 0) sensor_error_count--; // Recover slowly
 8003de6:	4b08      	ldr	r3, [pc, #32]	@ (8003e08 <update_sensors+0x178>)
 8003de8:	781b      	ldrb	r3, [r3, #0]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d005      	beq.n	8003dfa <update_sensors+0x16a>
 8003dee:	4b06      	ldr	r3, [pc, #24]	@ (8003e08 <update_sensors+0x178>)
 8003df0:	781b      	ldrb	r3, [r3, #0]
 8003df2:	3b01      	subs	r3, #1
 8003df4:	b2da      	uxtb	r2, r3
 8003df6:	4b04      	ldr	r3, [pc, #16]	@ (8003e08 <update_sensors+0x178>)
 8003df8:	701a      	strb	r2, [r3, #0]
}
 8003dfa:	bf00      	nop
 8003dfc:	3710      	adds	r7, #16
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}
 8003e02:	bf00      	nop
 8003e04:	20001418 	.word	0x20001418
 8003e08:	2000146c 	.word	0x2000146c
 8003e0c:	20000004 	.word	0x20000004

08003e10 <calibrate_sensors>:

/**
 * @brief Calibrate sensors (placeholder for now)
 */
void calibrate_sensors(void)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b082      	sub	sp, #8
 8003e14:	af00      	add	r7, sp, #0
    send_bluetooth_message("Calibrating sensors...\r\n");
 8003e16:	480c      	ldr	r0, [pc, #48]	@ (8003e48 <calibrate_sensors+0x38>)
 8003e18:	f7fd fd7a 	bl	8001910 <send_bluetooth_message>

    // Take baseline readings
    for (int i = 0; i < 10; i++) {
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	607b      	str	r3, [r7, #4]
 8003e20:	e007      	b.n	8003e32 <calibrate_sensors+0x22>
        update_sensors();
 8003e22:	f7ff ff35 	bl	8003c90 <update_sensors>
        HAL_Delay(50);
 8003e26:	2032      	movs	r0, #50	@ 0x32
 8003e28:	f000 fc58 	bl	80046dc <HAL_Delay>
    for (int i = 0; i < 10; i++) {
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	3301      	adds	r3, #1
 8003e30:	607b      	str	r3, [r7, #4]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2b09      	cmp	r3, #9
 8003e36:	ddf4      	ble.n	8003e22 <calibrate_sensors+0x12>
    }

    send_bluetooth_message("Sensor calibration complete\r\n");
 8003e38:	4804      	ldr	r0, [pc, #16]	@ (8003e4c <calibrate_sensors+0x3c>)
 8003e3a:	f7fd fd69 	bl	8001910 <send_bluetooth_message>
}
 8003e3e:	bf00      	nop
 8003e40:	3708      	adds	r7, #8
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	bf00      	nop
 8003e48:	0800d70c 	.word	0x0800d70c
 8003e4c:	0800d728 	.word	0x0800d728

08003e50 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e56:	2300      	movs	r3, #0
 8003e58:	607b      	str	r3, [r7, #4]
 8003e5a:	4b10      	ldr	r3, [pc, #64]	@ (8003e9c <HAL_MspInit+0x4c>)
 8003e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e5e:	4a0f      	ldr	r2, [pc, #60]	@ (8003e9c <HAL_MspInit+0x4c>)
 8003e60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e64:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e66:	4b0d      	ldr	r3, [pc, #52]	@ (8003e9c <HAL_MspInit+0x4c>)
 8003e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e6e:	607b      	str	r3, [r7, #4]
 8003e70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e72:	2300      	movs	r3, #0
 8003e74:	603b      	str	r3, [r7, #0]
 8003e76:	4b09      	ldr	r3, [pc, #36]	@ (8003e9c <HAL_MspInit+0x4c>)
 8003e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e7a:	4a08      	ldr	r2, [pc, #32]	@ (8003e9c <HAL_MspInit+0x4c>)
 8003e7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e80:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e82:	4b06      	ldr	r3, [pc, #24]	@ (8003e9c <HAL_MspInit+0x4c>)
 8003e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e8a:	603b      	str	r3, [r7, #0]
 8003e8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003e8e:	bf00      	nop
 8003e90:	370c      	adds	r7, #12
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr
 8003e9a:	bf00      	nop
 8003e9c:	40023800 	.word	0x40023800

08003ea0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b08a      	sub	sp, #40	@ 0x28
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ea8:	f107 0314 	add.w	r3, r7, #20
 8003eac:	2200      	movs	r2, #0
 8003eae:	601a      	str	r2, [r3, #0]
 8003eb0:	605a      	str	r2, [r3, #4]
 8003eb2:	609a      	str	r2, [r3, #8]
 8003eb4:	60da      	str	r2, [r3, #12]
 8003eb6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a17      	ldr	r2, [pc, #92]	@ (8003f1c <HAL_ADC_MspInit+0x7c>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d127      	bne.n	8003f12 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	613b      	str	r3, [r7, #16]
 8003ec6:	4b16      	ldr	r3, [pc, #88]	@ (8003f20 <HAL_ADC_MspInit+0x80>)
 8003ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eca:	4a15      	ldr	r2, [pc, #84]	@ (8003f20 <HAL_ADC_MspInit+0x80>)
 8003ecc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ed0:	6453      	str	r3, [r2, #68]	@ 0x44
 8003ed2:	4b13      	ldr	r3, [pc, #76]	@ (8003f20 <HAL_ADC_MspInit+0x80>)
 8003ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ed6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eda:	613b      	str	r3, [r7, #16]
 8003edc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ede:	2300      	movs	r3, #0
 8003ee0:	60fb      	str	r3, [r7, #12]
 8003ee2:	4b0f      	ldr	r3, [pc, #60]	@ (8003f20 <HAL_ADC_MspInit+0x80>)
 8003ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ee6:	4a0e      	ldr	r2, [pc, #56]	@ (8003f20 <HAL_ADC_MspInit+0x80>)
 8003ee8:	f043 0301 	orr.w	r3, r3, #1
 8003eec:	6313      	str	r3, [r2, #48]	@ 0x30
 8003eee:	4b0c      	ldr	r3, [pc, #48]	@ (8003f20 <HAL_ADC_MspInit+0x80>)
 8003ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ef2:	f003 0301 	and.w	r3, r3, #1
 8003ef6:	60fb      	str	r3, [r7, #12]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = Battery_Voltage_Pin|Front_Right_Receiver_Pin|Side_Right_Receiver_Pin|Side_Left_Receiver_Pin
 8003efa:	233d      	movs	r3, #61	@ 0x3d
 8003efc:	617b      	str	r3, [r7, #20]
                          |Front_Left_Receiver_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003efe:	2303      	movs	r3, #3
 8003f00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f02:	2300      	movs	r3, #0
 8003f04:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f06:	f107 0314 	add.w	r3, r7, #20
 8003f0a:	4619      	mov	r1, r3
 8003f0c:	4805      	ldr	r0, [pc, #20]	@ (8003f24 <HAL_ADC_MspInit+0x84>)
 8003f0e:	f001 f99f 	bl	8005250 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003f12:	bf00      	nop
 8003f14:	3728      	adds	r7, #40	@ 0x28
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}
 8003f1a:	bf00      	nop
 8003f1c:	40012000 	.word	0x40012000
 8003f20:	40023800 	.word	0x40023800
 8003f24:	40020000 	.word	0x40020000

08003f28 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b08a      	sub	sp, #40	@ 0x28
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f30:	f107 0314 	add.w	r3, r7, #20
 8003f34:	2200      	movs	r2, #0
 8003f36:	601a      	str	r2, [r3, #0]
 8003f38:	605a      	str	r2, [r3, #4]
 8003f3a:	609a      	str	r2, [r3, #8]
 8003f3c:	60da      	str	r2, [r3, #12]
 8003f3e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a19      	ldr	r2, [pc, #100]	@ (8003fac <HAL_SPI_MspInit+0x84>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d12c      	bne.n	8003fa4 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	613b      	str	r3, [r7, #16]
 8003f4e:	4b18      	ldr	r3, [pc, #96]	@ (8003fb0 <HAL_SPI_MspInit+0x88>)
 8003f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f52:	4a17      	ldr	r2, [pc, #92]	@ (8003fb0 <HAL_SPI_MspInit+0x88>)
 8003f54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f58:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f5a:	4b15      	ldr	r3, [pc, #84]	@ (8003fb0 <HAL_SPI_MspInit+0x88>)
 8003f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f62:	613b      	str	r3, [r7, #16]
 8003f64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f66:	2300      	movs	r3, #0
 8003f68:	60fb      	str	r3, [r7, #12]
 8003f6a:	4b11      	ldr	r3, [pc, #68]	@ (8003fb0 <HAL_SPI_MspInit+0x88>)
 8003f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f6e:	4a10      	ldr	r2, [pc, #64]	@ (8003fb0 <HAL_SPI_MspInit+0x88>)
 8003f70:	f043 0302 	orr.w	r3, r3, #2
 8003f74:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f76:	4b0e      	ldr	r3, [pc, #56]	@ (8003fb0 <HAL_SPI_MspInit+0x88>)
 8003f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f7a:	f003 0302 	and.w	r3, r3, #2
 8003f7e:	60fb      	str	r3, [r7, #12]
 8003f80:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = Gyro_SCL_Pin|Gyro_ADO_Pin|Gyro_SDA_Pin;
 8003f82:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8003f86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f88:	2302      	movs	r3, #2
 8003f8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f90:	2303      	movs	r3, #3
 8003f92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003f94:	2305      	movs	r3, #5
 8003f96:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f98:	f107 0314 	add.w	r3, r7, #20
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	4805      	ldr	r0, [pc, #20]	@ (8003fb4 <HAL_SPI_MspInit+0x8c>)
 8003fa0:	f001 f956 	bl	8005250 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8003fa4:	bf00      	nop
 8003fa6:	3728      	adds	r7, #40	@ 0x28
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}
 8003fac:	40003800 	.word	0x40003800
 8003fb0:	40023800 	.word	0x40023800
 8003fb4:	40020400 	.word	0x40020400

08003fb8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b084      	sub	sp, #16
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a18      	ldr	r2, [pc, #96]	@ (8004028 <HAL_TIM_Base_MspInit+0x70>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d116      	bne.n	8003ff8 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003fca:	2300      	movs	r3, #0
 8003fcc:	60fb      	str	r3, [r7, #12]
 8003fce:	4b17      	ldr	r3, [pc, #92]	@ (800402c <HAL_TIM_Base_MspInit+0x74>)
 8003fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fd2:	4a16      	ldr	r2, [pc, #88]	@ (800402c <HAL_TIM_Base_MspInit+0x74>)
 8003fd4:	f043 0301 	orr.w	r3, r3, #1
 8003fd8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003fda:	4b14      	ldr	r3, [pc, #80]	@ (800402c <HAL_TIM_Base_MspInit+0x74>)
 8003fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fde:	f003 0301 	and.w	r3, r3, #1
 8003fe2:	60fb      	str	r3, [r7, #12]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 7, 0);
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	2107      	movs	r1, #7
 8003fea:	2019      	movs	r0, #25
 8003fec:	f001 f867 	bl	80050be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003ff0:	2019      	movs	r0, #25
 8003ff2:	f001 f880 	bl	80050f6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003ff6:	e012      	b.n	800401e <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a0c      	ldr	r2, [pc, #48]	@ (8004030 <HAL_TIM_Base_MspInit+0x78>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d10d      	bne.n	800401e <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004002:	2300      	movs	r3, #0
 8004004:	60bb      	str	r3, [r7, #8]
 8004006:	4b09      	ldr	r3, [pc, #36]	@ (800402c <HAL_TIM_Base_MspInit+0x74>)
 8004008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800400a:	4a08      	ldr	r2, [pc, #32]	@ (800402c <HAL_TIM_Base_MspInit+0x74>)
 800400c:	f043 0302 	orr.w	r3, r3, #2
 8004010:	6413      	str	r3, [r2, #64]	@ 0x40
 8004012:	4b06      	ldr	r3, [pc, #24]	@ (800402c <HAL_TIM_Base_MspInit+0x74>)
 8004014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004016:	f003 0302 	and.w	r3, r3, #2
 800401a:	60bb      	str	r3, [r7, #8]
 800401c:	68bb      	ldr	r3, [r7, #8]
}
 800401e:	bf00      	nop
 8004020:	3710      	adds	r7, #16
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
 8004026:	bf00      	nop
 8004028:	40010000 	.word	0x40010000
 800402c:	40023800 	.word	0x40023800
 8004030:	40000400 	.word	0x40000400

08004034 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b08c      	sub	sp, #48	@ 0x30
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800403c:	f107 031c 	add.w	r3, r7, #28
 8004040:	2200      	movs	r2, #0
 8004042:	601a      	str	r2, [r3, #0]
 8004044:	605a      	str	r2, [r3, #4]
 8004046:	609a      	str	r2, [r3, #8]
 8004048:	60da      	str	r2, [r3, #12]
 800404a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004054:	d14b      	bne.n	80040ee <HAL_TIM_Encoder_MspInit+0xba>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004056:	2300      	movs	r3, #0
 8004058:	61bb      	str	r3, [r7, #24]
 800405a:	4b3f      	ldr	r3, [pc, #252]	@ (8004158 <HAL_TIM_Encoder_MspInit+0x124>)
 800405c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800405e:	4a3e      	ldr	r2, [pc, #248]	@ (8004158 <HAL_TIM_Encoder_MspInit+0x124>)
 8004060:	f043 0301 	orr.w	r3, r3, #1
 8004064:	6413      	str	r3, [r2, #64]	@ 0x40
 8004066:	4b3c      	ldr	r3, [pc, #240]	@ (8004158 <HAL_TIM_Encoder_MspInit+0x124>)
 8004068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800406a:	f003 0301 	and.w	r3, r3, #1
 800406e:	61bb      	str	r3, [r7, #24]
 8004070:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004072:	2300      	movs	r3, #0
 8004074:	617b      	str	r3, [r7, #20]
 8004076:	4b38      	ldr	r3, [pc, #224]	@ (8004158 <HAL_TIM_Encoder_MspInit+0x124>)
 8004078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800407a:	4a37      	ldr	r2, [pc, #220]	@ (8004158 <HAL_TIM_Encoder_MspInit+0x124>)
 800407c:	f043 0301 	orr.w	r3, r3, #1
 8004080:	6313      	str	r3, [r2, #48]	@ 0x30
 8004082:	4b35      	ldr	r3, [pc, #212]	@ (8004158 <HAL_TIM_Encoder_MspInit+0x124>)
 8004084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004086:	f003 0301 	and.w	r3, r3, #1
 800408a:	617b      	str	r3, [r7, #20]
 800408c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800408e:	2300      	movs	r3, #0
 8004090:	613b      	str	r3, [r7, #16]
 8004092:	4b31      	ldr	r3, [pc, #196]	@ (8004158 <HAL_TIM_Encoder_MspInit+0x124>)
 8004094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004096:	4a30      	ldr	r2, [pc, #192]	@ (8004158 <HAL_TIM_Encoder_MspInit+0x124>)
 8004098:	f043 0302 	orr.w	r3, r3, #2
 800409c:	6313      	str	r3, [r2, #48]	@ 0x30
 800409e:	4b2e      	ldr	r3, [pc, #184]	@ (8004158 <HAL_TIM_Encoder_MspInit+0x124>)
 80040a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040a2:	f003 0302 	and.w	r3, r3, #2
 80040a6:	613b      	str	r3, [r7, #16]
 80040a8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = Left_EncoderA_Pin;
 80040aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040b0:	2302      	movs	r3, #2
 80040b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040b4:	2300      	movs	r3, #0
 80040b6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040b8:	2300      	movs	r3, #0
 80040ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80040bc:	2301      	movs	r3, #1
 80040be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Left_EncoderA_GPIO_Port, &GPIO_InitStruct);
 80040c0:	f107 031c 	add.w	r3, r7, #28
 80040c4:	4619      	mov	r1, r3
 80040c6:	4825      	ldr	r0, [pc, #148]	@ (800415c <HAL_TIM_Encoder_MspInit+0x128>)
 80040c8:	f001 f8c2 	bl	8005250 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Left_EncoderB_Pin;
 80040cc:	2308      	movs	r3, #8
 80040ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040d0:	2302      	movs	r3, #2
 80040d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040d4:	2300      	movs	r3, #0
 80040d6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040d8:	2300      	movs	r3, #0
 80040da:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80040dc:	2301      	movs	r3, #1
 80040de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Left_EncoderB_GPIO_Port, &GPIO_InitStruct);
 80040e0:	f107 031c 	add.w	r3, r7, #28
 80040e4:	4619      	mov	r1, r3
 80040e6:	481e      	ldr	r0, [pc, #120]	@ (8004160 <HAL_TIM_Encoder_MspInit+0x12c>)
 80040e8:	f001 f8b2 	bl	8005250 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 80040ec:	e030      	b.n	8004150 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM4)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4a1c      	ldr	r2, [pc, #112]	@ (8004164 <HAL_TIM_Encoder_MspInit+0x130>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d12b      	bne.n	8004150 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80040f8:	2300      	movs	r3, #0
 80040fa:	60fb      	str	r3, [r7, #12]
 80040fc:	4b16      	ldr	r3, [pc, #88]	@ (8004158 <HAL_TIM_Encoder_MspInit+0x124>)
 80040fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004100:	4a15      	ldr	r2, [pc, #84]	@ (8004158 <HAL_TIM_Encoder_MspInit+0x124>)
 8004102:	f043 0304 	orr.w	r3, r3, #4
 8004106:	6413      	str	r3, [r2, #64]	@ 0x40
 8004108:	4b13      	ldr	r3, [pc, #76]	@ (8004158 <HAL_TIM_Encoder_MspInit+0x124>)
 800410a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800410c:	f003 0304 	and.w	r3, r3, #4
 8004110:	60fb      	str	r3, [r7, #12]
 8004112:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004114:	2300      	movs	r3, #0
 8004116:	60bb      	str	r3, [r7, #8]
 8004118:	4b0f      	ldr	r3, [pc, #60]	@ (8004158 <HAL_TIM_Encoder_MspInit+0x124>)
 800411a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800411c:	4a0e      	ldr	r2, [pc, #56]	@ (8004158 <HAL_TIM_Encoder_MspInit+0x124>)
 800411e:	f043 0302 	orr.w	r3, r3, #2
 8004122:	6313      	str	r3, [r2, #48]	@ 0x30
 8004124:	4b0c      	ldr	r3, [pc, #48]	@ (8004158 <HAL_TIM_Encoder_MspInit+0x124>)
 8004126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004128:	f003 0302 	and.w	r3, r3, #2
 800412c:	60bb      	str	r3, [r7, #8]
 800412e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Right_EncoderA_Pin|Right_EncoderB_Pin;
 8004130:	23c0      	movs	r3, #192	@ 0xc0
 8004132:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004134:	2302      	movs	r3, #2
 8004136:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004138:	2300      	movs	r3, #0
 800413a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800413c:	2300      	movs	r3, #0
 800413e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004140:	2302      	movs	r3, #2
 8004142:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004144:	f107 031c 	add.w	r3, r7, #28
 8004148:	4619      	mov	r1, r3
 800414a:	4805      	ldr	r0, [pc, #20]	@ (8004160 <HAL_TIM_Encoder_MspInit+0x12c>)
 800414c:	f001 f880 	bl	8005250 <HAL_GPIO_Init>
}
 8004150:	bf00      	nop
 8004152:	3730      	adds	r7, #48	@ 0x30
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}
 8004158:	40023800 	.word	0x40023800
 800415c:	40020000 	.word	0x40020000
 8004160:	40020400 	.word	0x40020400
 8004164:	40000800 	.word	0x40000800

08004168 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b08a      	sub	sp, #40	@ 0x28
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004170:	f107 0314 	add.w	r3, r7, #20
 8004174:	2200      	movs	r2, #0
 8004176:	601a      	str	r2, [r3, #0]
 8004178:	605a      	str	r2, [r3, #4]
 800417a:	609a      	str	r2, [r3, #8]
 800417c:	60da      	str	r2, [r3, #12]
 800417e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a33      	ldr	r2, [pc, #204]	@ (8004254 <HAL_TIM_MspPostInit+0xec>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d11f      	bne.n	80041ca <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800418a:	2300      	movs	r3, #0
 800418c:	613b      	str	r3, [r7, #16]
 800418e:	4b32      	ldr	r3, [pc, #200]	@ (8004258 <HAL_TIM_MspPostInit+0xf0>)
 8004190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004192:	4a31      	ldr	r2, [pc, #196]	@ (8004258 <HAL_TIM_MspPostInit+0xf0>)
 8004194:	f043 0301 	orr.w	r3, r3, #1
 8004198:	6313      	str	r3, [r2, #48]	@ 0x30
 800419a:	4b2f      	ldr	r3, [pc, #188]	@ (8004258 <HAL_TIM_MspPostInit+0xf0>)
 800419c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800419e:	f003 0301 	and.w	r3, r3, #1
 80041a2:	613b      	str	r3, [r7, #16]
 80041a4:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = speaker_PWM_Pin;
 80041a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80041aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041ac:	2302      	movs	r3, #2
 80041ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041b0:	2300      	movs	r3, #0
 80041b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041b4:	2300      	movs	r3, #0
 80041b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80041b8:	2301      	movs	r3, #1
 80041ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(speaker_PWM_GPIO_Port, &GPIO_InitStruct);
 80041bc:	f107 0314 	add.w	r3, r7, #20
 80041c0:	4619      	mov	r1, r3
 80041c2:	4826      	ldr	r0, [pc, #152]	@ (800425c <HAL_TIM_MspPostInit+0xf4>)
 80041c4:	f001 f844 	bl	8005250 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80041c8:	e040      	b.n	800424c <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM3)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a24      	ldr	r2, [pc, #144]	@ (8004260 <HAL_TIM_MspPostInit+0xf8>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d13b      	bne.n	800424c <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041d4:	2300      	movs	r3, #0
 80041d6:	60fb      	str	r3, [r7, #12]
 80041d8:	4b1f      	ldr	r3, [pc, #124]	@ (8004258 <HAL_TIM_MspPostInit+0xf0>)
 80041da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041dc:	4a1e      	ldr	r2, [pc, #120]	@ (8004258 <HAL_TIM_MspPostInit+0xf0>)
 80041de:	f043 0301 	orr.w	r3, r3, #1
 80041e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80041e4:	4b1c      	ldr	r3, [pc, #112]	@ (8004258 <HAL_TIM_MspPostInit+0xf0>)
 80041e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041e8:	f003 0301 	and.w	r3, r3, #1
 80041ec:	60fb      	str	r3, [r7, #12]
 80041ee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041f0:	2300      	movs	r3, #0
 80041f2:	60bb      	str	r3, [r7, #8]
 80041f4:	4b18      	ldr	r3, [pc, #96]	@ (8004258 <HAL_TIM_MspPostInit+0xf0>)
 80041f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041f8:	4a17      	ldr	r2, [pc, #92]	@ (8004258 <HAL_TIM_MspPostInit+0xf0>)
 80041fa:	f043 0302 	orr.w	r3, r3, #2
 80041fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8004200:	4b15      	ldr	r3, [pc, #84]	@ (8004258 <HAL_TIM_MspPostInit+0xf0>)
 8004202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004204:	f003 0302 	and.w	r3, r3, #2
 8004208:	60bb      	str	r3, [r7, #8]
 800420a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MOTOR_IN1_Pin|MOTOR_IN2_Pin;
 800420c:	23c0      	movs	r3, #192	@ 0xc0
 800420e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004210:	2302      	movs	r3, #2
 8004212:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004214:	2300      	movs	r3, #0
 8004216:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004218:	2300      	movs	r3, #0
 800421a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800421c:	2302      	movs	r3, #2
 800421e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004220:	f107 0314 	add.w	r3, r7, #20
 8004224:	4619      	mov	r1, r3
 8004226:	480d      	ldr	r0, [pc, #52]	@ (800425c <HAL_TIM_MspPostInit+0xf4>)
 8004228:	f001 f812 	bl	8005250 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MOTOR_IN3_Pin|MOTOR_IN4_Pin;
 800422c:	2303      	movs	r3, #3
 800422e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004230:	2302      	movs	r3, #2
 8004232:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004234:	2300      	movs	r3, #0
 8004236:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004238:	2300      	movs	r3, #0
 800423a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800423c:	2302      	movs	r3, #2
 800423e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004240:	f107 0314 	add.w	r3, r7, #20
 8004244:	4619      	mov	r1, r3
 8004246:	4807      	ldr	r0, [pc, #28]	@ (8004264 <HAL_TIM_MspPostInit+0xfc>)
 8004248:	f001 f802 	bl	8005250 <HAL_GPIO_Init>
}
 800424c:	bf00      	nop
 800424e:	3728      	adds	r7, #40	@ 0x28
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}
 8004254:	40010000 	.word	0x40010000
 8004258:	40023800 	.word	0x40023800
 800425c:	40020000 	.word	0x40020000
 8004260:	40000400 	.word	0x40000400
 8004264:	40020400 	.word	0x40020400

08004268 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b08a      	sub	sp, #40	@ 0x28
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004270:	f107 0314 	add.w	r3, r7, #20
 8004274:	2200      	movs	r2, #0
 8004276:	601a      	str	r2, [r3, #0]
 8004278:	605a      	str	r2, [r3, #4]
 800427a:	609a      	str	r2, [r3, #8]
 800427c:	60da      	str	r2, [r3, #12]
 800427e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a1d      	ldr	r2, [pc, #116]	@ (80042fc <HAL_UART_MspInit+0x94>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d134      	bne.n	80042f4 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART6_MspInit 0 */

    /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 800428a:	2300      	movs	r3, #0
 800428c:	613b      	str	r3, [r7, #16]
 800428e:	4b1c      	ldr	r3, [pc, #112]	@ (8004300 <HAL_UART_MspInit+0x98>)
 8004290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004292:	4a1b      	ldr	r2, [pc, #108]	@ (8004300 <HAL_UART_MspInit+0x98>)
 8004294:	f043 0320 	orr.w	r3, r3, #32
 8004298:	6453      	str	r3, [r2, #68]	@ 0x44
 800429a:	4b19      	ldr	r3, [pc, #100]	@ (8004300 <HAL_UART_MspInit+0x98>)
 800429c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800429e:	f003 0320 	and.w	r3, r3, #32
 80042a2:	613b      	str	r3, [r7, #16]
 80042a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042a6:	2300      	movs	r3, #0
 80042a8:	60fb      	str	r3, [r7, #12]
 80042aa:	4b15      	ldr	r3, [pc, #84]	@ (8004300 <HAL_UART_MspInit+0x98>)
 80042ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ae:	4a14      	ldr	r2, [pc, #80]	@ (8004300 <HAL_UART_MspInit+0x98>)
 80042b0:	f043 0301 	orr.w	r3, r3, #1
 80042b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80042b6:	4b12      	ldr	r3, [pc, #72]	@ (8004300 <HAL_UART_MspInit+0x98>)
 80042b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ba:	f003 0301 	and.w	r3, r3, #1
 80042be:	60fb      	str	r3, [r7, #12]
 80042c0:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PA11     ------> USART6_TX
    PA12     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = Bluetooth_TX_Pin|Bluetooth_RX_Pin;
 80042c2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80042c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042c8:	2302      	movs	r3, #2
 80042ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042cc:	2300      	movs	r3, #0
 80042ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042d0:	2303      	movs	r3, #3
 80042d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80042d4:	2308      	movs	r3, #8
 80042d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042d8:	f107 0314 	add.w	r3, r7, #20
 80042dc:	4619      	mov	r1, r3
 80042de:	4809      	ldr	r0, [pc, #36]	@ (8004304 <HAL_UART_MspInit+0x9c>)
 80042e0:	f000 ffb6 	bl	8005250 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 6, 0);
 80042e4:	2200      	movs	r2, #0
 80042e6:	2106      	movs	r1, #6
 80042e8:	2047      	movs	r0, #71	@ 0x47
 80042ea:	f000 fee8 	bl	80050be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80042ee:	2047      	movs	r0, #71	@ 0x47
 80042f0:	f000 ff01 	bl	80050f6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART6_MspInit 1 */

  }

}
 80042f4:	bf00      	nop
 80042f6:	3728      	adds	r7, #40	@ 0x28
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}
 80042fc:	40011400 	.word	0x40011400
 8004300:	40023800 	.word	0x40023800
 8004304:	40020000 	.word	0x40020000

08004308 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004308:	b480      	push	{r7}
 800430a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800430c:	bf00      	nop
 800430e:	e7fd      	b.n	800430c <NMI_Handler+0x4>

08004310 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004310:	b480      	push	{r7}
 8004312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004314:	bf00      	nop
 8004316:	e7fd      	b.n	8004314 <HardFault_Handler+0x4>

08004318 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004318:	b480      	push	{r7}
 800431a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800431c:	bf00      	nop
 800431e:	e7fd      	b.n	800431c <MemManage_Handler+0x4>

08004320 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004320:	b480      	push	{r7}
 8004322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004324:	bf00      	nop
 8004326:	e7fd      	b.n	8004324 <BusFault_Handler+0x4>

08004328 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004328:	b480      	push	{r7}
 800432a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800432c:	bf00      	nop
 800432e:	e7fd      	b.n	800432c <UsageFault_Handler+0x4>

08004330 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004330:	b480      	push	{r7}
 8004332:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004334:	bf00      	nop
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr

0800433e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800433e:	b480      	push	{r7}
 8004340:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004342:	bf00      	nop
 8004344:	46bd      	mov	sp, r7
 8004346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434a:	4770      	bx	lr

0800434c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800434c:	b480      	push	{r7}
 800434e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004350:	bf00      	nop
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr

0800435a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800435a:	b580      	push	{r7, lr}
 800435c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800435e:	f000 f99d 	bl	800469c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004362:	bf00      	nop
 8004364:	bd80      	pop	{r7, pc}

08004366 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8004366:	b580      	push	{r7, lr}
 8004368:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_LEFT_Pin);
 800436a:	2002      	movs	r0, #2
 800436c:	f001 f928 	bl	80055c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8004370:	bf00      	nop
 8004372:	bd80      	pop	{r7, pc}

08004374 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004378:	4802      	ldr	r0, [pc, #8]	@ (8004384 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800437a:	f002 fe53 	bl	8007024 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800437e:	bf00      	nop
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	2000029c 	.word	0x2000029c

08004388 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_RIGHT_Pin);
 800438c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8004390:	f001 f916 	bl	80055c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004394:	bf00      	nop
 8004396:	bd80      	pop	{r7, pc}

08004398 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800439c:	4802      	ldr	r0, [pc, #8]	@ (80043a8 <USART6_IRQHandler+0x10>)
 800439e:	f003 fd6f 	bl	8007e80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80043a2:	bf00      	nop
 80043a4:	bd80      	pop	{r7, pc}
 80043a6:	bf00      	nop
 80043a8:	200003bc 	.word	0x200003bc

080043ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80043ac:	b480      	push	{r7}
 80043ae:	af00      	add	r7, sp, #0
  return 1;
 80043b0:	2301      	movs	r3, #1
}
 80043b2:	4618      	mov	r0, r3
 80043b4:	46bd      	mov	sp, r7
 80043b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ba:	4770      	bx	lr

080043bc <_kill>:

int _kill(int pid, int sig)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b082      	sub	sp, #8
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
 80043c4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80043c6:	f005 fa81 	bl	80098cc <__errno>
 80043ca:	4603      	mov	r3, r0
 80043cc:	2216      	movs	r2, #22
 80043ce:	601a      	str	r2, [r3, #0]
  return -1;
 80043d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	3708      	adds	r7, #8
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}

080043dc <_exit>:

void _exit (int status)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b082      	sub	sp, #8
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80043e4:	f04f 31ff 	mov.w	r1, #4294967295
 80043e8:	6878      	ldr	r0, [r7, #4]
 80043ea:	f7ff ffe7 	bl	80043bc <_kill>
  while (1) {}    /* Make sure we hang here */
 80043ee:	bf00      	nop
 80043f0:	e7fd      	b.n	80043ee <_exit+0x12>

080043f2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80043f2:	b580      	push	{r7, lr}
 80043f4:	b086      	sub	sp, #24
 80043f6:	af00      	add	r7, sp, #0
 80043f8:	60f8      	str	r0, [r7, #12]
 80043fa:	60b9      	str	r1, [r7, #8]
 80043fc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043fe:	2300      	movs	r3, #0
 8004400:	617b      	str	r3, [r7, #20]
 8004402:	e00a      	b.n	800441a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004404:	f3af 8000 	nop.w
 8004408:	4601      	mov	r1, r0
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	1c5a      	adds	r2, r3, #1
 800440e:	60ba      	str	r2, [r7, #8]
 8004410:	b2ca      	uxtb	r2, r1
 8004412:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	3301      	adds	r3, #1
 8004418:	617b      	str	r3, [r7, #20]
 800441a:	697a      	ldr	r2, [r7, #20]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	429a      	cmp	r2, r3
 8004420:	dbf0      	blt.n	8004404 <_read+0x12>
  }

  return len;
 8004422:	687b      	ldr	r3, [r7, #4]
}
 8004424:	4618      	mov	r0, r3
 8004426:	3718      	adds	r7, #24
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}

0800442c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b086      	sub	sp, #24
 8004430:	af00      	add	r7, sp, #0
 8004432:	60f8      	str	r0, [r7, #12]
 8004434:	60b9      	str	r1, [r7, #8]
 8004436:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004438:	2300      	movs	r3, #0
 800443a:	617b      	str	r3, [r7, #20]
 800443c:	e009      	b.n	8004452 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	1c5a      	adds	r2, r3, #1
 8004442:	60ba      	str	r2, [r7, #8]
 8004444:	781b      	ldrb	r3, [r3, #0]
 8004446:	4618      	mov	r0, r3
 8004448:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	3301      	adds	r3, #1
 8004450:	617b      	str	r3, [r7, #20]
 8004452:	697a      	ldr	r2, [r7, #20]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	429a      	cmp	r2, r3
 8004458:	dbf1      	blt.n	800443e <_write+0x12>
  }
  return len;
 800445a:	687b      	ldr	r3, [r7, #4]
}
 800445c:	4618      	mov	r0, r3
 800445e:	3718      	adds	r7, #24
 8004460:	46bd      	mov	sp, r7
 8004462:	bd80      	pop	{r7, pc}

08004464 <_close>:

int _close(int file)
{
 8004464:	b480      	push	{r7}
 8004466:	b083      	sub	sp, #12
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800446c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004470:	4618      	mov	r0, r3
 8004472:	370c      	adds	r7, #12
 8004474:	46bd      	mov	sp, r7
 8004476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447a:	4770      	bx	lr

0800447c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800447c:	b480      	push	{r7}
 800447e:	b083      	sub	sp, #12
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800448c:	605a      	str	r2, [r3, #4]
  return 0;
 800448e:	2300      	movs	r3, #0
}
 8004490:	4618      	mov	r0, r3
 8004492:	370c      	adds	r7, #12
 8004494:	46bd      	mov	sp, r7
 8004496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449a:	4770      	bx	lr

0800449c <_isatty>:

int _isatty(int file)
{
 800449c:	b480      	push	{r7}
 800449e:	b083      	sub	sp, #12
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80044a4:	2301      	movs	r3, #1
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	370c      	adds	r7, #12
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr

080044b2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80044b2:	b480      	push	{r7}
 80044b4:	b085      	sub	sp, #20
 80044b6:	af00      	add	r7, sp, #0
 80044b8:	60f8      	str	r0, [r7, #12]
 80044ba:	60b9      	str	r1, [r7, #8]
 80044bc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80044be:	2300      	movs	r3, #0
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3714      	adds	r7, #20
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr

080044cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b086      	sub	sp, #24
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80044d4:	4a14      	ldr	r2, [pc, #80]	@ (8004528 <_sbrk+0x5c>)
 80044d6:	4b15      	ldr	r3, [pc, #84]	@ (800452c <_sbrk+0x60>)
 80044d8:	1ad3      	subs	r3, r2, r3
 80044da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80044e0:	4b13      	ldr	r3, [pc, #76]	@ (8004530 <_sbrk+0x64>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d102      	bne.n	80044ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80044e8:	4b11      	ldr	r3, [pc, #68]	@ (8004530 <_sbrk+0x64>)
 80044ea:	4a12      	ldr	r2, [pc, #72]	@ (8004534 <_sbrk+0x68>)
 80044ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80044ee:	4b10      	ldr	r3, [pc, #64]	@ (8004530 <_sbrk+0x64>)
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	4413      	add	r3, r2
 80044f6:	693a      	ldr	r2, [r7, #16]
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d207      	bcs.n	800450c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80044fc:	f005 f9e6 	bl	80098cc <__errno>
 8004500:	4603      	mov	r3, r0
 8004502:	220c      	movs	r2, #12
 8004504:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004506:	f04f 33ff 	mov.w	r3, #4294967295
 800450a:	e009      	b.n	8004520 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800450c:	4b08      	ldr	r3, [pc, #32]	@ (8004530 <_sbrk+0x64>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004512:	4b07      	ldr	r3, [pc, #28]	@ (8004530 <_sbrk+0x64>)
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4413      	add	r3, r2
 800451a:	4a05      	ldr	r2, [pc, #20]	@ (8004530 <_sbrk+0x64>)
 800451c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800451e:	68fb      	ldr	r3, [r7, #12]
}
 8004520:	4618      	mov	r0, r3
 8004522:	3718      	adds	r7, #24
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}
 8004528:	20020000 	.word	0x20020000
 800452c:	00000400 	.word	0x00000400
 8004530:	20001470 	.word	0x20001470
 8004534:	200015c8 	.word	0x200015c8

08004538 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004538:	b480      	push	{r7}
 800453a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800453c:	4b06      	ldr	r3, [pc, #24]	@ (8004558 <SystemInit+0x20>)
 800453e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004542:	4a05      	ldr	r2, [pc, #20]	@ (8004558 <SystemInit+0x20>)
 8004544:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004548:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800454c:	bf00      	nop
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr
 8004556:	bf00      	nop
 8004558:	e000ed00 	.word	0xe000ed00

0800455c <led_status>:

/**
 * @brief Control LED status indicators
 */
void led_status(uint8_t left_state, uint8_t right_state)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b082      	sub	sp, #8
 8004560:	af00      	add	r7, sp, #0
 8004562:	4603      	mov	r3, r0
 8004564:	460a      	mov	r2, r1
 8004566:	71fb      	strb	r3, [r7, #7]
 8004568:	4613      	mov	r3, r2
 800456a:	71bb      	strb	r3, [r7, #6]
    HAL_GPIO_WritePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin, left_state ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800456c:	79fb      	ldrb	r3, [r7, #7]
 800456e:	2b00      	cmp	r3, #0
 8004570:	bf14      	ite	ne
 8004572:	2301      	movne	r3, #1
 8004574:	2300      	moveq	r3, #0
 8004576:	b2db      	uxtb	r3, r3
 8004578:	461a      	mov	r2, r3
 800457a:	2110      	movs	r1, #16
 800457c:	4808      	ldr	r0, [pc, #32]	@ (80045a0 <led_status+0x44>)
 800457e:	f000 ffeb 	bl	8005558 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin, right_state ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8004582:	79bb      	ldrb	r3, [r7, #6]
 8004584:	2b00      	cmp	r3, #0
 8004586:	bf14      	ite	ne
 8004588:	2301      	movne	r3, #1
 800458a:	2300      	moveq	r3, #0
 800458c:	b2db      	uxtb	r3, r3
 800458e:	461a      	mov	r2, r3
 8004590:	2120      	movs	r1, #32
 8004592:	4803      	ldr	r0, [pc, #12]	@ (80045a0 <led_status+0x44>)
 8004594:	f000 ffe0 	bl	8005558 <HAL_GPIO_WritePin>
}
 8004598:	bf00      	nop
 800459a:	3708      	adds	r7, #8
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}
 80045a0:	40020400 	.word	0x40020400

080045a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80045a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80045dc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80045a8:	f7ff ffc6 	bl	8004538 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80045ac:	480c      	ldr	r0, [pc, #48]	@ (80045e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80045ae:	490d      	ldr	r1, [pc, #52]	@ (80045e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80045b0:	4a0d      	ldr	r2, [pc, #52]	@ (80045e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80045b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80045b4:	e002      	b.n	80045bc <LoopCopyDataInit>

080045b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80045b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80045b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80045ba:	3304      	adds	r3, #4

080045bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80045bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80045be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80045c0:	d3f9      	bcc.n	80045b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80045c2:	4a0a      	ldr	r2, [pc, #40]	@ (80045ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80045c4:	4c0a      	ldr	r4, [pc, #40]	@ (80045f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80045c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80045c8:	e001      	b.n	80045ce <LoopFillZerobss>

080045ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80045ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80045cc:	3204      	adds	r2, #4

080045ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80045ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80045d0:	d3fb      	bcc.n	80045ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80045d2:	f005 f981 	bl	80098d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80045d6:	f7fd fb89 	bl	8001cec <main>
  bx  lr    
 80045da:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80045dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80045e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80045e4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80045e8:	0800db14 	.word	0x0800db14
  ldr r2, =_sbss
 80045ec:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80045f0:	200015c4 	.word	0x200015c4

080045f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80045f4:	e7fe      	b.n	80045f4 <ADC_IRQHandler>
	...

080045f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80045fc:	4b0e      	ldr	r3, [pc, #56]	@ (8004638 <HAL_Init+0x40>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a0d      	ldr	r2, [pc, #52]	@ (8004638 <HAL_Init+0x40>)
 8004602:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004606:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004608:	4b0b      	ldr	r3, [pc, #44]	@ (8004638 <HAL_Init+0x40>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a0a      	ldr	r2, [pc, #40]	@ (8004638 <HAL_Init+0x40>)
 800460e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004612:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004614:	4b08      	ldr	r3, [pc, #32]	@ (8004638 <HAL_Init+0x40>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a07      	ldr	r2, [pc, #28]	@ (8004638 <HAL_Init+0x40>)
 800461a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800461e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004620:	2003      	movs	r0, #3
 8004622:	f000 fd41 	bl	80050a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004626:	200f      	movs	r0, #15
 8004628:	f000 f808 	bl	800463c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800462c:	f7ff fc10 	bl	8003e50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004630:	2300      	movs	r3, #0
}
 8004632:	4618      	mov	r0, r3
 8004634:	bd80      	pop	{r7, pc}
 8004636:	bf00      	nop
 8004638:	40023c00 	.word	0x40023c00

0800463c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b082      	sub	sp, #8
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004644:	4b12      	ldr	r3, [pc, #72]	@ (8004690 <HAL_InitTick+0x54>)
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	4b12      	ldr	r3, [pc, #72]	@ (8004694 <HAL_InitTick+0x58>)
 800464a:	781b      	ldrb	r3, [r3, #0]
 800464c:	4619      	mov	r1, r3
 800464e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004652:	fbb3 f3f1 	udiv	r3, r3, r1
 8004656:	fbb2 f3f3 	udiv	r3, r2, r3
 800465a:	4618      	mov	r0, r3
 800465c:	f000 fd59 	bl	8005112 <HAL_SYSTICK_Config>
 8004660:	4603      	mov	r3, r0
 8004662:	2b00      	cmp	r3, #0
 8004664:	d001      	beq.n	800466a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e00e      	b.n	8004688 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2b0f      	cmp	r3, #15
 800466e:	d80a      	bhi.n	8004686 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004670:	2200      	movs	r2, #0
 8004672:	6879      	ldr	r1, [r7, #4]
 8004674:	f04f 30ff 	mov.w	r0, #4294967295
 8004678:	f000 fd21 	bl	80050be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800467c:	4a06      	ldr	r2, [pc, #24]	@ (8004698 <HAL_InitTick+0x5c>)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004682:	2300      	movs	r3, #0
 8004684:	e000      	b.n	8004688 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
}
 8004688:	4618      	mov	r0, r3
 800468a:	3708      	adds	r7, #8
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}
 8004690:	20000008 	.word	0x20000008
 8004694:	20000010 	.word	0x20000010
 8004698:	2000000c 	.word	0x2000000c

0800469c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800469c:	b480      	push	{r7}
 800469e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80046a0:	4b06      	ldr	r3, [pc, #24]	@ (80046bc <HAL_IncTick+0x20>)
 80046a2:	781b      	ldrb	r3, [r3, #0]
 80046a4:	461a      	mov	r2, r3
 80046a6:	4b06      	ldr	r3, [pc, #24]	@ (80046c0 <HAL_IncTick+0x24>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4413      	add	r3, r2
 80046ac:	4a04      	ldr	r2, [pc, #16]	@ (80046c0 <HAL_IncTick+0x24>)
 80046ae:	6013      	str	r3, [r2, #0]
}
 80046b0:	bf00      	nop
 80046b2:	46bd      	mov	sp, r7
 80046b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b8:	4770      	bx	lr
 80046ba:	bf00      	nop
 80046bc:	20000010 	.word	0x20000010
 80046c0:	20001474 	.word	0x20001474

080046c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80046c4:	b480      	push	{r7}
 80046c6:	af00      	add	r7, sp, #0
  return uwTick;
 80046c8:	4b03      	ldr	r3, [pc, #12]	@ (80046d8 <HAL_GetTick+0x14>)
 80046ca:	681b      	ldr	r3, [r3, #0]
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	46bd      	mov	sp, r7
 80046d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d4:	4770      	bx	lr
 80046d6:	bf00      	nop
 80046d8:	20001474 	.word	0x20001474

080046dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b084      	sub	sp, #16
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80046e4:	f7ff ffee 	bl	80046c4 <HAL_GetTick>
 80046e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046f4:	d005      	beq.n	8004702 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80046f6:	4b0a      	ldr	r3, [pc, #40]	@ (8004720 <HAL_Delay+0x44>)
 80046f8:	781b      	ldrb	r3, [r3, #0]
 80046fa:	461a      	mov	r2, r3
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	4413      	add	r3, r2
 8004700:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004702:	bf00      	nop
 8004704:	f7ff ffde 	bl	80046c4 <HAL_GetTick>
 8004708:	4602      	mov	r2, r0
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	68fa      	ldr	r2, [r7, #12]
 8004710:	429a      	cmp	r2, r3
 8004712:	d8f7      	bhi.n	8004704 <HAL_Delay+0x28>
  {
  }
}
 8004714:	bf00      	nop
 8004716:	bf00      	nop
 8004718:	3710      	adds	r7, #16
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
 800471e:	bf00      	nop
 8004720:	20000010 	.word	0x20000010

08004724 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b084      	sub	sp, #16
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800472c:	2300      	movs	r3, #0
 800472e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d101      	bne.n	800473a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	e033      	b.n	80047a2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800473e:	2b00      	cmp	r3, #0
 8004740:	d109      	bne.n	8004756 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f7ff fbac 	bl	8003ea0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2200      	movs	r2, #0
 800474c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2200      	movs	r2, #0
 8004752:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800475a:	f003 0310 	and.w	r3, r3, #16
 800475e:	2b00      	cmp	r3, #0
 8004760:	d118      	bne.n	8004794 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004766:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800476a:	f023 0302 	bic.w	r3, r3, #2
 800476e:	f043 0202 	orr.w	r2, r3, #2
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8004776:	6878      	ldr	r0, [r7, #4]
 8004778:	f000 faca 	bl	8004d10 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2200      	movs	r2, #0
 8004780:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004786:	f023 0303 	bic.w	r3, r3, #3
 800478a:	f043 0201 	orr.w	r2, r3, #1
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	641a      	str	r2, [r3, #64]	@ 0x40
 8004792:	e001      	b.n	8004798 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2200      	movs	r2, #0
 800479c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80047a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3710      	adds	r7, #16
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
	...

080047ac <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b085      	sub	sp, #20
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80047b4:	2300      	movs	r3, #0
 80047b6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d101      	bne.n	80047c6 <HAL_ADC_Start+0x1a>
 80047c2:	2302      	movs	r3, #2
 80047c4:	e097      	b.n	80048f6 <HAL_ADC_Start+0x14a>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2201      	movs	r2, #1
 80047ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	f003 0301 	and.w	r3, r3, #1
 80047d8:	2b01      	cmp	r3, #1
 80047da:	d018      	beq.n	800480e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	689a      	ldr	r2, [r3, #8]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f042 0201 	orr.w	r2, r2, #1
 80047ea:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80047ec:	4b45      	ldr	r3, [pc, #276]	@ (8004904 <HAL_ADC_Start+0x158>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a45      	ldr	r2, [pc, #276]	@ (8004908 <HAL_ADC_Start+0x15c>)
 80047f2:	fba2 2303 	umull	r2, r3, r2, r3
 80047f6:	0c9a      	lsrs	r2, r3, #18
 80047f8:	4613      	mov	r3, r2
 80047fa:	005b      	lsls	r3, r3, #1
 80047fc:	4413      	add	r3, r2
 80047fe:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8004800:	e002      	b.n	8004808 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	3b01      	subs	r3, #1
 8004806:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d1f9      	bne.n	8004802 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	f003 0301 	and.w	r3, r3, #1
 8004818:	2b01      	cmp	r3, #1
 800481a:	d15f      	bne.n	80048dc <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004820:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004824:	f023 0301 	bic.w	r3, r3, #1
 8004828:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800483a:	2b00      	cmp	r3, #0
 800483c:	d007      	beq.n	800484e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004842:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004846:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004852:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004856:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800485a:	d106      	bne.n	800486a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004860:	f023 0206 	bic.w	r2, r3, #6
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	645a      	str	r2, [r3, #68]	@ 0x44
 8004868:	e002      	b.n	8004870 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2200      	movs	r2, #0
 800486e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2200      	movs	r2, #0
 8004874:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004878:	4b24      	ldr	r3, [pc, #144]	@ (800490c <HAL_ADC_Start+0x160>)
 800487a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8004884:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	f003 031f 	and.w	r3, r3, #31
 800488e:	2b00      	cmp	r3, #0
 8004890:	d10f      	bne.n	80048b2 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800489c:	2b00      	cmp	r3, #0
 800489e:	d129      	bne.n	80048f4 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	689a      	ldr	r2, [r3, #8]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80048ae:	609a      	str	r2, [r3, #8]
 80048b0:	e020      	b.n	80048f4 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a16      	ldr	r2, [pc, #88]	@ (8004910 <HAL_ADC_Start+0x164>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d11b      	bne.n	80048f4 <HAL_ADC_Start+0x148>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d114      	bne.n	80048f4 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	689a      	ldr	r2, [r3, #8]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80048d8:	609a      	str	r2, [r3, #8]
 80048da:	e00b      	b.n	80048f4 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e0:	f043 0210 	orr.w	r2, r3, #16
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ec:	f043 0201 	orr.w	r2, r3, #1
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80048f4:	2300      	movs	r3, #0
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3714      	adds	r7, #20
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	20000008 	.word	0x20000008
 8004908:	431bde83 	.word	0x431bde83
 800490c:	40012300 	.word	0x40012300
 8004910:	40012000 	.word	0x40012000

08004914 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004914:	b480      	push	{r7}
 8004916:	b083      	sub	sp, #12
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004922:	2b01      	cmp	r3, #1
 8004924:	d101      	bne.n	800492a <HAL_ADC_Stop+0x16>
 8004926:	2302      	movs	r3, #2
 8004928:	e021      	b.n	800496e <HAL_ADC_Stop+0x5a>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2201      	movs	r2, #1
 800492e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	689a      	ldr	r2, [r3, #8]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f022 0201 	bic.w	r2, r2, #1
 8004940:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	f003 0301 	and.w	r3, r3, #1
 800494c:	2b00      	cmp	r3, #0
 800494e:	d109      	bne.n	8004964 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004954:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004958:	f023 0301 	bic.w	r3, r3, #1
 800495c:	f043 0201 	orr.w	r2, r3, #1
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2200      	movs	r2, #0
 8004968:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800496c:	2300      	movs	r3, #0
}
 800496e:	4618      	mov	r0, r3
 8004970:	370c      	adds	r7, #12
 8004972:	46bd      	mov	sp, r7
 8004974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004978:	4770      	bx	lr

0800497a <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800497a:	b580      	push	{r7, lr}
 800497c:	b084      	sub	sp, #16
 800497e:	af00      	add	r7, sp, #0
 8004980:	6078      	str	r0, [r7, #4]
 8004982:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004984:	2300      	movs	r3, #0
 8004986:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004992:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004996:	d113      	bne.n	80049c0 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	689b      	ldr	r3, [r3, #8]
 800499e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80049a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049a6:	d10b      	bne.n	80049c0 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ac:	f043 0220 	orr.w	r2, r3, #32
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2200      	movs	r2, #0
 80049b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	e063      	b.n	8004a88 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80049c0:	f7ff fe80 	bl	80046c4 <HAL_GetTick>
 80049c4:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80049c6:	e021      	b.n	8004a0c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049ce:	d01d      	beq.n	8004a0c <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d007      	beq.n	80049e6 <HAL_ADC_PollForConversion+0x6c>
 80049d6:	f7ff fe75 	bl	80046c4 <HAL_GetTick>
 80049da:	4602      	mov	r2, r0
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	1ad3      	subs	r3, r2, r3
 80049e0:	683a      	ldr	r2, [r7, #0]
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d212      	bcs.n	8004a0c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f003 0302 	and.w	r3, r3, #2
 80049f0:	2b02      	cmp	r3, #2
 80049f2:	d00b      	beq.n	8004a0c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049f8:	f043 0204 	orr.w	r2, r3, #4
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2200      	movs	r2, #0
 8004a04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8004a08:	2303      	movs	r3, #3
 8004a0a:	e03d      	b.n	8004a88 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0302 	and.w	r3, r3, #2
 8004a16:	2b02      	cmp	r3, #2
 8004a18:	d1d6      	bne.n	80049c8 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f06f 0212 	mvn.w	r2, #18
 8004a22:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a28:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d123      	bne.n	8004a86 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d11f      	bne.n	8004a86 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a4c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d006      	beq.n	8004a62 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	689b      	ldr	r3, [r3, #8]
 8004a5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d111      	bne.n	8004a86 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a66:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a72:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d105      	bne.n	8004a86 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a7e:	f043 0201 	orr.w	r2, r3, #1
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8004a86:	2300      	movs	r3, #0
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	3710      	adds	r7, #16
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}

08004a90 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8004a90:	b480      	push	{r7}
 8004a92:	b083      	sub	sp, #12
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	370c      	adds	r7, #12
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa8:	4770      	bx	lr
	...

08004aac <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b085      	sub	sp, #20
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	d101      	bne.n	8004ac8 <HAL_ADC_ConfigChannel+0x1c>
 8004ac4:	2302      	movs	r3, #2
 8004ac6:	e113      	b.n	8004cf0 <HAL_ADC_ConfigChannel+0x244>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	2b09      	cmp	r3, #9
 8004ad6:	d925      	bls.n	8004b24 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	68d9      	ldr	r1, [r3, #12]
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	b29b      	uxth	r3, r3
 8004ae4:	461a      	mov	r2, r3
 8004ae6:	4613      	mov	r3, r2
 8004ae8:	005b      	lsls	r3, r3, #1
 8004aea:	4413      	add	r3, r2
 8004aec:	3b1e      	subs	r3, #30
 8004aee:	2207      	movs	r2, #7
 8004af0:	fa02 f303 	lsl.w	r3, r2, r3
 8004af4:	43da      	mvns	r2, r3
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	400a      	ands	r2, r1
 8004afc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	68d9      	ldr	r1, [r3, #12]
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	689a      	ldr	r2, [r3, #8]
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	b29b      	uxth	r3, r3
 8004b0e:	4618      	mov	r0, r3
 8004b10:	4603      	mov	r3, r0
 8004b12:	005b      	lsls	r3, r3, #1
 8004b14:	4403      	add	r3, r0
 8004b16:	3b1e      	subs	r3, #30
 8004b18:	409a      	lsls	r2, r3
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	430a      	orrs	r2, r1
 8004b20:	60da      	str	r2, [r3, #12]
 8004b22:	e022      	b.n	8004b6a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	6919      	ldr	r1, [r3, #16]
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	b29b      	uxth	r3, r3
 8004b30:	461a      	mov	r2, r3
 8004b32:	4613      	mov	r3, r2
 8004b34:	005b      	lsls	r3, r3, #1
 8004b36:	4413      	add	r3, r2
 8004b38:	2207      	movs	r2, #7
 8004b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b3e:	43da      	mvns	r2, r3
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	400a      	ands	r2, r1
 8004b46:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	6919      	ldr	r1, [r3, #16]
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	689a      	ldr	r2, [r3, #8]
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	4618      	mov	r0, r3
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	005b      	lsls	r3, r3, #1
 8004b5e:	4403      	add	r3, r0
 8004b60:	409a      	lsls	r2, r3
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	430a      	orrs	r2, r1
 8004b68:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	2b06      	cmp	r3, #6
 8004b70:	d824      	bhi.n	8004bbc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	685a      	ldr	r2, [r3, #4]
 8004b7c:	4613      	mov	r3, r2
 8004b7e:	009b      	lsls	r3, r3, #2
 8004b80:	4413      	add	r3, r2
 8004b82:	3b05      	subs	r3, #5
 8004b84:	221f      	movs	r2, #31
 8004b86:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8a:	43da      	mvns	r2, r3
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	400a      	ands	r2, r1
 8004b92:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	b29b      	uxth	r3, r3
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	685a      	ldr	r2, [r3, #4]
 8004ba6:	4613      	mov	r3, r2
 8004ba8:	009b      	lsls	r3, r3, #2
 8004baa:	4413      	add	r3, r2
 8004bac:	3b05      	subs	r3, #5
 8004bae:	fa00 f203 	lsl.w	r2, r0, r3
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	430a      	orrs	r2, r1
 8004bb8:	635a      	str	r2, [r3, #52]	@ 0x34
 8004bba:	e04c      	b.n	8004c56 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	2b0c      	cmp	r3, #12
 8004bc2:	d824      	bhi.n	8004c0e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	685a      	ldr	r2, [r3, #4]
 8004bce:	4613      	mov	r3, r2
 8004bd0:	009b      	lsls	r3, r3, #2
 8004bd2:	4413      	add	r3, r2
 8004bd4:	3b23      	subs	r3, #35	@ 0x23
 8004bd6:	221f      	movs	r2, #31
 8004bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bdc:	43da      	mvns	r2, r3
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	400a      	ands	r2, r1
 8004be4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	b29b      	uxth	r3, r3
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	685a      	ldr	r2, [r3, #4]
 8004bf8:	4613      	mov	r3, r2
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	4413      	add	r3, r2
 8004bfe:	3b23      	subs	r3, #35	@ 0x23
 8004c00:	fa00 f203 	lsl.w	r2, r0, r3
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	430a      	orrs	r2, r1
 8004c0a:	631a      	str	r2, [r3, #48]	@ 0x30
 8004c0c:	e023      	b.n	8004c56 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	685a      	ldr	r2, [r3, #4]
 8004c18:	4613      	mov	r3, r2
 8004c1a:	009b      	lsls	r3, r3, #2
 8004c1c:	4413      	add	r3, r2
 8004c1e:	3b41      	subs	r3, #65	@ 0x41
 8004c20:	221f      	movs	r2, #31
 8004c22:	fa02 f303 	lsl.w	r3, r2, r3
 8004c26:	43da      	mvns	r2, r3
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	400a      	ands	r2, r1
 8004c2e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	685a      	ldr	r2, [r3, #4]
 8004c42:	4613      	mov	r3, r2
 8004c44:	009b      	lsls	r3, r3, #2
 8004c46:	4413      	add	r3, r2
 8004c48:	3b41      	subs	r3, #65	@ 0x41
 8004c4a:	fa00 f203 	lsl.w	r2, r0, r3
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	430a      	orrs	r2, r1
 8004c54:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004c56:	4b29      	ldr	r3, [pc, #164]	@ (8004cfc <HAL_ADC_ConfigChannel+0x250>)
 8004c58:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a28      	ldr	r2, [pc, #160]	@ (8004d00 <HAL_ADC_ConfigChannel+0x254>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d10f      	bne.n	8004c84 <HAL_ADC_ConfigChannel+0x1d8>
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	2b12      	cmp	r3, #18
 8004c6a:	d10b      	bne.n	8004c84 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a1d      	ldr	r2, [pc, #116]	@ (8004d00 <HAL_ADC_ConfigChannel+0x254>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d12b      	bne.n	8004ce6 <HAL_ADC_ConfigChannel+0x23a>
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a1c      	ldr	r2, [pc, #112]	@ (8004d04 <HAL_ADC_ConfigChannel+0x258>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d003      	beq.n	8004ca0 <HAL_ADC_ConfigChannel+0x1f4>
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	2b11      	cmp	r3, #17
 8004c9e:	d122      	bne.n	8004ce6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a11      	ldr	r2, [pc, #68]	@ (8004d04 <HAL_ADC_ConfigChannel+0x258>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d111      	bne.n	8004ce6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004cc2:	4b11      	ldr	r3, [pc, #68]	@ (8004d08 <HAL_ADC_ConfigChannel+0x25c>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a11      	ldr	r2, [pc, #68]	@ (8004d0c <HAL_ADC_ConfigChannel+0x260>)
 8004cc8:	fba2 2303 	umull	r2, r3, r2, r3
 8004ccc:	0c9a      	lsrs	r2, r3, #18
 8004cce:	4613      	mov	r3, r2
 8004cd0:	009b      	lsls	r3, r3, #2
 8004cd2:	4413      	add	r3, r2
 8004cd4:	005b      	lsls	r3, r3, #1
 8004cd6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004cd8:	e002      	b.n	8004ce0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	3b01      	subs	r3, #1
 8004cde:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d1f9      	bne.n	8004cda <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8004cee:	2300      	movs	r3, #0
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3714      	adds	r7, #20
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr
 8004cfc:	40012300 	.word	0x40012300
 8004d00:	40012000 	.word	0x40012000
 8004d04:	10000012 	.word	0x10000012
 8004d08:	20000008 	.word	0x20000008
 8004d0c:	431bde83 	.word	0x431bde83

08004d10 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b085      	sub	sp, #20
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004d18:	4b79      	ldr	r3, [pc, #484]	@ (8004f00 <ADC_Init+0x1f0>)
 8004d1a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	685a      	ldr	r2, [r3, #4]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	431a      	orrs	r2, r3
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	685a      	ldr	r2, [r3, #4]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004d44:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	6859      	ldr	r1, [r3, #4]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	691b      	ldr	r3, [r3, #16]
 8004d50:	021a      	lsls	r2, r3, #8
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	430a      	orrs	r2, r1
 8004d58:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	685a      	ldr	r2, [r3, #4]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004d68:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	6859      	ldr	r1, [r3, #4]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	689a      	ldr	r2, [r3, #8]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	430a      	orrs	r2, r1
 8004d7a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	689a      	ldr	r2, [r3, #8]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d8a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	6899      	ldr	r1, [r3, #8]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	68da      	ldr	r2, [r3, #12]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	430a      	orrs	r2, r1
 8004d9c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004da2:	4a58      	ldr	r2, [pc, #352]	@ (8004f04 <ADC_Init+0x1f4>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d022      	beq.n	8004dee <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	689a      	ldr	r2, [r3, #8]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004db6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	6899      	ldr	r1, [r3, #8]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	430a      	orrs	r2, r1
 8004dc8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	689a      	ldr	r2, [r3, #8]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004dd8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	6899      	ldr	r1, [r3, #8]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	430a      	orrs	r2, r1
 8004dea:	609a      	str	r2, [r3, #8]
 8004dec:	e00f      	b.n	8004e0e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	689a      	ldr	r2, [r3, #8]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004dfc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	689a      	ldr	r2, [r3, #8]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004e0c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	689a      	ldr	r2, [r3, #8]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f022 0202 	bic.w	r2, r2, #2
 8004e1c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	6899      	ldr	r1, [r3, #8]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	7e1b      	ldrb	r3, [r3, #24]
 8004e28:	005a      	lsls	r2, r3, #1
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	430a      	orrs	r2, r1
 8004e30:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d01b      	beq.n	8004e74 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	685a      	ldr	r2, [r3, #4]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e4a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	685a      	ldr	r2, [r3, #4]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004e5a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	6859      	ldr	r1, [r3, #4]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e66:	3b01      	subs	r3, #1
 8004e68:	035a      	lsls	r2, r3, #13
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	430a      	orrs	r2, r1
 8004e70:	605a      	str	r2, [r3, #4]
 8004e72:	e007      	b.n	8004e84 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	685a      	ldr	r2, [r3, #4]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e82:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8004e92:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	69db      	ldr	r3, [r3, #28]
 8004e9e:	3b01      	subs	r3, #1
 8004ea0:	051a      	lsls	r2, r3, #20
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	430a      	orrs	r2, r1
 8004ea8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	689a      	ldr	r2, [r3, #8]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004eb8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	6899      	ldr	r1, [r3, #8]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004ec6:	025a      	lsls	r2, r3, #9
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	430a      	orrs	r2, r1
 8004ece:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	689a      	ldr	r2, [r3, #8]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ede:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	6899      	ldr	r1, [r3, #8]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	695b      	ldr	r3, [r3, #20]
 8004eea:	029a      	lsls	r2, r3, #10
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	430a      	orrs	r2, r1
 8004ef2:	609a      	str	r2, [r3, #8]
}
 8004ef4:	bf00      	nop
 8004ef6:	3714      	adds	r7, #20
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr
 8004f00:	40012300 	.word	0x40012300
 8004f04:	0f000001 	.word	0x0f000001

08004f08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b085      	sub	sp, #20
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	f003 0307 	and.w	r3, r3, #7
 8004f16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004f18:	4b0c      	ldr	r3, [pc, #48]	@ (8004f4c <__NVIC_SetPriorityGrouping+0x44>)
 8004f1a:	68db      	ldr	r3, [r3, #12]
 8004f1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004f1e:	68ba      	ldr	r2, [r7, #8]
 8004f20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004f24:	4013      	ands	r3, r2
 8004f26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004f30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004f34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004f3a:	4a04      	ldr	r2, [pc, #16]	@ (8004f4c <__NVIC_SetPriorityGrouping+0x44>)
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	60d3      	str	r3, [r2, #12]
}
 8004f40:	bf00      	nop
 8004f42:	3714      	adds	r7, #20
 8004f44:	46bd      	mov	sp, r7
 8004f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4a:	4770      	bx	lr
 8004f4c:	e000ed00 	.word	0xe000ed00

08004f50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004f50:	b480      	push	{r7}
 8004f52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004f54:	4b04      	ldr	r3, [pc, #16]	@ (8004f68 <__NVIC_GetPriorityGrouping+0x18>)
 8004f56:	68db      	ldr	r3, [r3, #12]
 8004f58:	0a1b      	lsrs	r3, r3, #8
 8004f5a:	f003 0307 	and.w	r3, r3, #7
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr
 8004f68:	e000ed00 	.word	0xe000ed00

08004f6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b083      	sub	sp, #12
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	4603      	mov	r3, r0
 8004f74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	db0b      	blt.n	8004f96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004f7e:	79fb      	ldrb	r3, [r7, #7]
 8004f80:	f003 021f 	and.w	r2, r3, #31
 8004f84:	4907      	ldr	r1, [pc, #28]	@ (8004fa4 <__NVIC_EnableIRQ+0x38>)
 8004f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f8a:	095b      	lsrs	r3, r3, #5
 8004f8c:	2001      	movs	r0, #1
 8004f8e:	fa00 f202 	lsl.w	r2, r0, r2
 8004f92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004f96:	bf00      	nop
 8004f98:	370c      	adds	r7, #12
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa0:	4770      	bx	lr
 8004fa2:	bf00      	nop
 8004fa4:	e000e100 	.word	0xe000e100

08004fa8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b083      	sub	sp, #12
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	4603      	mov	r3, r0
 8004fb0:	6039      	str	r1, [r7, #0]
 8004fb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004fb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	db0a      	blt.n	8004fd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	b2da      	uxtb	r2, r3
 8004fc0:	490c      	ldr	r1, [pc, #48]	@ (8004ff4 <__NVIC_SetPriority+0x4c>)
 8004fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fc6:	0112      	lsls	r2, r2, #4
 8004fc8:	b2d2      	uxtb	r2, r2
 8004fca:	440b      	add	r3, r1
 8004fcc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004fd0:	e00a      	b.n	8004fe8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	b2da      	uxtb	r2, r3
 8004fd6:	4908      	ldr	r1, [pc, #32]	@ (8004ff8 <__NVIC_SetPriority+0x50>)
 8004fd8:	79fb      	ldrb	r3, [r7, #7]
 8004fda:	f003 030f 	and.w	r3, r3, #15
 8004fde:	3b04      	subs	r3, #4
 8004fe0:	0112      	lsls	r2, r2, #4
 8004fe2:	b2d2      	uxtb	r2, r2
 8004fe4:	440b      	add	r3, r1
 8004fe6:	761a      	strb	r2, [r3, #24]
}
 8004fe8:	bf00      	nop
 8004fea:	370c      	adds	r7, #12
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr
 8004ff4:	e000e100 	.word	0xe000e100
 8004ff8:	e000ed00 	.word	0xe000ed00

08004ffc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b089      	sub	sp, #36	@ 0x24
 8005000:	af00      	add	r7, sp, #0
 8005002:	60f8      	str	r0, [r7, #12]
 8005004:	60b9      	str	r1, [r7, #8]
 8005006:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	f003 0307 	and.w	r3, r3, #7
 800500e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005010:	69fb      	ldr	r3, [r7, #28]
 8005012:	f1c3 0307 	rsb	r3, r3, #7
 8005016:	2b04      	cmp	r3, #4
 8005018:	bf28      	it	cs
 800501a:	2304      	movcs	r3, #4
 800501c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800501e:	69fb      	ldr	r3, [r7, #28]
 8005020:	3304      	adds	r3, #4
 8005022:	2b06      	cmp	r3, #6
 8005024:	d902      	bls.n	800502c <NVIC_EncodePriority+0x30>
 8005026:	69fb      	ldr	r3, [r7, #28]
 8005028:	3b03      	subs	r3, #3
 800502a:	e000      	b.n	800502e <NVIC_EncodePriority+0x32>
 800502c:	2300      	movs	r3, #0
 800502e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005030:	f04f 32ff 	mov.w	r2, #4294967295
 8005034:	69bb      	ldr	r3, [r7, #24]
 8005036:	fa02 f303 	lsl.w	r3, r2, r3
 800503a:	43da      	mvns	r2, r3
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	401a      	ands	r2, r3
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005044:	f04f 31ff 	mov.w	r1, #4294967295
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	fa01 f303 	lsl.w	r3, r1, r3
 800504e:	43d9      	mvns	r1, r3
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005054:	4313      	orrs	r3, r2
         );
}
 8005056:	4618      	mov	r0, r3
 8005058:	3724      	adds	r7, #36	@ 0x24
 800505a:	46bd      	mov	sp, r7
 800505c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005060:	4770      	bx	lr
	...

08005064 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b082      	sub	sp, #8
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	3b01      	subs	r3, #1
 8005070:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005074:	d301      	bcc.n	800507a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005076:	2301      	movs	r3, #1
 8005078:	e00f      	b.n	800509a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800507a:	4a0a      	ldr	r2, [pc, #40]	@ (80050a4 <SysTick_Config+0x40>)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	3b01      	subs	r3, #1
 8005080:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005082:	210f      	movs	r1, #15
 8005084:	f04f 30ff 	mov.w	r0, #4294967295
 8005088:	f7ff ff8e 	bl	8004fa8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800508c:	4b05      	ldr	r3, [pc, #20]	@ (80050a4 <SysTick_Config+0x40>)
 800508e:	2200      	movs	r2, #0
 8005090:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005092:	4b04      	ldr	r3, [pc, #16]	@ (80050a4 <SysTick_Config+0x40>)
 8005094:	2207      	movs	r2, #7
 8005096:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005098:	2300      	movs	r3, #0
}
 800509a:	4618      	mov	r0, r3
 800509c:	3708      	adds	r7, #8
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}
 80050a2:	bf00      	nop
 80050a4:	e000e010 	.word	0xe000e010

080050a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b082      	sub	sp, #8
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80050b0:	6878      	ldr	r0, [r7, #4]
 80050b2:	f7ff ff29 	bl	8004f08 <__NVIC_SetPriorityGrouping>
}
 80050b6:	bf00      	nop
 80050b8:	3708      	adds	r7, #8
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}

080050be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80050be:	b580      	push	{r7, lr}
 80050c0:	b086      	sub	sp, #24
 80050c2:	af00      	add	r7, sp, #0
 80050c4:	4603      	mov	r3, r0
 80050c6:	60b9      	str	r1, [r7, #8]
 80050c8:	607a      	str	r2, [r7, #4]
 80050ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80050cc:	2300      	movs	r3, #0
 80050ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80050d0:	f7ff ff3e 	bl	8004f50 <__NVIC_GetPriorityGrouping>
 80050d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80050d6:	687a      	ldr	r2, [r7, #4]
 80050d8:	68b9      	ldr	r1, [r7, #8]
 80050da:	6978      	ldr	r0, [r7, #20]
 80050dc:	f7ff ff8e 	bl	8004ffc <NVIC_EncodePriority>
 80050e0:	4602      	mov	r2, r0
 80050e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050e6:	4611      	mov	r1, r2
 80050e8:	4618      	mov	r0, r3
 80050ea:	f7ff ff5d 	bl	8004fa8 <__NVIC_SetPriority>
}
 80050ee:	bf00      	nop
 80050f0:	3718      	adds	r7, #24
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bd80      	pop	{r7, pc}

080050f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80050f6:	b580      	push	{r7, lr}
 80050f8:	b082      	sub	sp, #8
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	4603      	mov	r3, r0
 80050fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005100:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005104:	4618      	mov	r0, r3
 8005106:	f7ff ff31 	bl	8004f6c <__NVIC_EnableIRQ>
}
 800510a:	bf00      	nop
 800510c:	3708      	adds	r7, #8
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}

08005112 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005112:	b580      	push	{r7, lr}
 8005114:	b082      	sub	sp, #8
 8005116:	af00      	add	r7, sp, #0
 8005118:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f7ff ffa2 	bl	8005064 <SysTick_Config>
 8005120:	4603      	mov	r3, r0
}
 8005122:	4618      	mov	r0, r3
 8005124:	3708      	adds	r7, #8
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}

0800512a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800512a:	b580      	push	{r7, lr}
 800512c:	b084      	sub	sp, #16
 800512e:	af00      	add	r7, sp, #0
 8005130:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005136:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005138:	f7ff fac4 	bl	80046c4 <HAL_GetTick>
 800513c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005144:	b2db      	uxtb	r3, r3
 8005146:	2b02      	cmp	r3, #2
 8005148:	d008      	beq.n	800515c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2280      	movs	r2, #128	@ 0x80
 800514e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005158:	2301      	movs	r3, #1
 800515a:	e052      	b.n	8005202 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	681a      	ldr	r2, [r3, #0]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f022 0216 	bic.w	r2, r2, #22
 800516a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	695a      	ldr	r2, [r3, #20]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800517a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005180:	2b00      	cmp	r3, #0
 8005182:	d103      	bne.n	800518c <HAL_DMA_Abort+0x62>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005188:	2b00      	cmp	r3, #0
 800518a:	d007      	beq.n	800519c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	681a      	ldr	r2, [r3, #0]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f022 0208 	bic.w	r2, r2, #8
 800519a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	681a      	ldr	r2, [r3, #0]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f022 0201 	bic.w	r2, r2, #1
 80051aa:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80051ac:	e013      	b.n	80051d6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80051ae:	f7ff fa89 	bl	80046c4 <HAL_GetTick>
 80051b2:	4602      	mov	r2, r0
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	1ad3      	subs	r3, r2, r3
 80051b8:	2b05      	cmp	r3, #5
 80051ba:	d90c      	bls.n	80051d6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2220      	movs	r2, #32
 80051c0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2203      	movs	r2, #3
 80051c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2200      	movs	r2, #0
 80051ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80051d2:	2303      	movs	r3, #3
 80051d4:	e015      	b.n	8005202 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f003 0301 	and.w	r3, r3, #1
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d1e4      	bne.n	80051ae <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051e8:	223f      	movs	r2, #63	@ 0x3f
 80051ea:	409a      	lsls	r2, r3
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2200      	movs	r2, #0
 80051fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8005200:	2300      	movs	r3, #0
}
 8005202:	4618      	mov	r0, r3
 8005204:	3710      	adds	r7, #16
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}

0800520a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800520a:	b480      	push	{r7}
 800520c:	b083      	sub	sp, #12
 800520e:	af00      	add	r7, sp, #0
 8005210:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005218:	b2db      	uxtb	r3, r3
 800521a:	2b02      	cmp	r3, #2
 800521c:	d004      	beq.n	8005228 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2280      	movs	r2, #128	@ 0x80
 8005222:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005224:	2301      	movs	r3, #1
 8005226:	e00c      	b.n	8005242 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2205      	movs	r2, #5
 800522c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	681a      	ldr	r2, [r3, #0]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f022 0201 	bic.w	r2, r2, #1
 800523e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005240:	2300      	movs	r3, #0
}
 8005242:	4618      	mov	r0, r3
 8005244:	370c      	adds	r7, #12
 8005246:	46bd      	mov	sp, r7
 8005248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524c:	4770      	bx	lr
	...

08005250 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005250:	b480      	push	{r7}
 8005252:	b089      	sub	sp, #36	@ 0x24
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
 8005258:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800525a:	2300      	movs	r3, #0
 800525c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800525e:	2300      	movs	r3, #0
 8005260:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005262:	2300      	movs	r3, #0
 8005264:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005266:	2300      	movs	r3, #0
 8005268:	61fb      	str	r3, [r7, #28]
 800526a:	e159      	b.n	8005520 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800526c:	2201      	movs	r2, #1
 800526e:	69fb      	ldr	r3, [r7, #28]
 8005270:	fa02 f303 	lsl.w	r3, r2, r3
 8005274:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	697a      	ldr	r2, [r7, #20]
 800527c:	4013      	ands	r3, r2
 800527e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005280:	693a      	ldr	r2, [r7, #16]
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	429a      	cmp	r2, r3
 8005286:	f040 8148 	bne.w	800551a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	f003 0303 	and.w	r3, r3, #3
 8005292:	2b01      	cmp	r3, #1
 8005294:	d005      	beq.n	80052a2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800529e:	2b02      	cmp	r3, #2
 80052a0:	d130      	bne.n	8005304 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	689b      	ldr	r3, [r3, #8]
 80052a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80052a8:	69fb      	ldr	r3, [r7, #28]
 80052aa:	005b      	lsls	r3, r3, #1
 80052ac:	2203      	movs	r2, #3
 80052ae:	fa02 f303 	lsl.w	r3, r2, r3
 80052b2:	43db      	mvns	r3, r3
 80052b4:	69ba      	ldr	r2, [r7, #24]
 80052b6:	4013      	ands	r3, r2
 80052b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	68da      	ldr	r2, [r3, #12]
 80052be:	69fb      	ldr	r3, [r7, #28]
 80052c0:	005b      	lsls	r3, r3, #1
 80052c2:	fa02 f303 	lsl.w	r3, r2, r3
 80052c6:	69ba      	ldr	r2, [r7, #24]
 80052c8:	4313      	orrs	r3, r2
 80052ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	69ba      	ldr	r2, [r7, #24]
 80052d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80052d8:	2201      	movs	r2, #1
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	fa02 f303 	lsl.w	r3, r2, r3
 80052e0:	43db      	mvns	r3, r3
 80052e2:	69ba      	ldr	r2, [r7, #24]
 80052e4:	4013      	ands	r3, r2
 80052e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	091b      	lsrs	r3, r3, #4
 80052ee:	f003 0201 	and.w	r2, r3, #1
 80052f2:	69fb      	ldr	r3, [r7, #28]
 80052f4:	fa02 f303 	lsl.w	r3, r2, r3
 80052f8:	69ba      	ldr	r2, [r7, #24]
 80052fa:	4313      	orrs	r3, r2
 80052fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	69ba      	ldr	r2, [r7, #24]
 8005302:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	f003 0303 	and.w	r3, r3, #3
 800530c:	2b03      	cmp	r3, #3
 800530e:	d017      	beq.n	8005340 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	68db      	ldr	r3, [r3, #12]
 8005314:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005316:	69fb      	ldr	r3, [r7, #28]
 8005318:	005b      	lsls	r3, r3, #1
 800531a:	2203      	movs	r2, #3
 800531c:	fa02 f303 	lsl.w	r3, r2, r3
 8005320:	43db      	mvns	r3, r3
 8005322:	69ba      	ldr	r2, [r7, #24]
 8005324:	4013      	ands	r3, r2
 8005326:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	689a      	ldr	r2, [r3, #8]
 800532c:	69fb      	ldr	r3, [r7, #28]
 800532e:	005b      	lsls	r3, r3, #1
 8005330:	fa02 f303 	lsl.w	r3, r2, r3
 8005334:	69ba      	ldr	r2, [r7, #24]
 8005336:	4313      	orrs	r3, r2
 8005338:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	69ba      	ldr	r2, [r7, #24]
 800533e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	f003 0303 	and.w	r3, r3, #3
 8005348:	2b02      	cmp	r3, #2
 800534a:	d123      	bne.n	8005394 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800534c:	69fb      	ldr	r3, [r7, #28]
 800534e:	08da      	lsrs	r2, r3, #3
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	3208      	adds	r2, #8
 8005354:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005358:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800535a:	69fb      	ldr	r3, [r7, #28]
 800535c:	f003 0307 	and.w	r3, r3, #7
 8005360:	009b      	lsls	r3, r3, #2
 8005362:	220f      	movs	r2, #15
 8005364:	fa02 f303 	lsl.w	r3, r2, r3
 8005368:	43db      	mvns	r3, r3
 800536a:	69ba      	ldr	r2, [r7, #24]
 800536c:	4013      	ands	r3, r2
 800536e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	691a      	ldr	r2, [r3, #16]
 8005374:	69fb      	ldr	r3, [r7, #28]
 8005376:	f003 0307 	and.w	r3, r3, #7
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	fa02 f303 	lsl.w	r3, r2, r3
 8005380:	69ba      	ldr	r2, [r7, #24]
 8005382:	4313      	orrs	r3, r2
 8005384:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005386:	69fb      	ldr	r3, [r7, #28]
 8005388:	08da      	lsrs	r2, r3, #3
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	3208      	adds	r2, #8
 800538e:	69b9      	ldr	r1, [r7, #24]
 8005390:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800539a:	69fb      	ldr	r3, [r7, #28]
 800539c:	005b      	lsls	r3, r3, #1
 800539e:	2203      	movs	r2, #3
 80053a0:	fa02 f303 	lsl.w	r3, r2, r3
 80053a4:	43db      	mvns	r3, r3
 80053a6:	69ba      	ldr	r2, [r7, #24]
 80053a8:	4013      	ands	r3, r2
 80053aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	f003 0203 	and.w	r2, r3, #3
 80053b4:	69fb      	ldr	r3, [r7, #28]
 80053b6:	005b      	lsls	r3, r3, #1
 80053b8:	fa02 f303 	lsl.w	r3, r2, r3
 80053bc:	69ba      	ldr	r2, [r7, #24]
 80053be:	4313      	orrs	r3, r2
 80053c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	69ba      	ldr	r2, [r7, #24]
 80053c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	f000 80a2 	beq.w	800551a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80053d6:	2300      	movs	r3, #0
 80053d8:	60fb      	str	r3, [r7, #12]
 80053da:	4b57      	ldr	r3, [pc, #348]	@ (8005538 <HAL_GPIO_Init+0x2e8>)
 80053dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053de:	4a56      	ldr	r2, [pc, #344]	@ (8005538 <HAL_GPIO_Init+0x2e8>)
 80053e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80053e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80053e6:	4b54      	ldr	r3, [pc, #336]	@ (8005538 <HAL_GPIO_Init+0x2e8>)
 80053e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80053ee:	60fb      	str	r3, [r7, #12]
 80053f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80053f2:	4a52      	ldr	r2, [pc, #328]	@ (800553c <HAL_GPIO_Init+0x2ec>)
 80053f4:	69fb      	ldr	r3, [r7, #28]
 80053f6:	089b      	lsrs	r3, r3, #2
 80053f8:	3302      	adds	r3, #2
 80053fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005400:	69fb      	ldr	r3, [r7, #28]
 8005402:	f003 0303 	and.w	r3, r3, #3
 8005406:	009b      	lsls	r3, r3, #2
 8005408:	220f      	movs	r2, #15
 800540a:	fa02 f303 	lsl.w	r3, r2, r3
 800540e:	43db      	mvns	r3, r3
 8005410:	69ba      	ldr	r2, [r7, #24]
 8005412:	4013      	ands	r3, r2
 8005414:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	4a49      	ldr	r2, [pc, #292]	@ (8005540 <HAL_GPIO_Init+0x2f0>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d019      	beq.n	8005452 <HAL_GPIO_Init+0x202>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	4a48      	ldr	r2, [pc, #288]	@ (8005544 <HAL_GPIO_Init+0x2f4>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d013      	beq.n	800544e <HAL_GPIO_Init+0x1fe>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	4a47      	ldr	r2, [pc, #284]	@ (8005548 <HAL_GPIO_Init+0x2f8>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d00d      	beq.n	800544a <HAL_GPIO_Init+0x1fa>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	4a46      	ldr	r2, [pc, #280]	@ (800554c <HAL_GPIO_Init+0x2fc>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d007      	beq.n	8005446 <HAL_GPIO_Init+0x1f6>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	4a45      	ldr	r2, [pc, #276]	@ (8005550 <HAL_GPIO_Init+0x300>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d101      	bne.n	8005442 <HAL_GPIO_Init+0x1f2>
 800543e:	2304      	movs	r3, #4
 8005440:	e008      	b.n	8005454 <HAL_GPIO_Init+0x204>
 8005442:	2307      	movs	r3, #7
 8005444:	e006      	b.n	8005454 <HAL_GPIO_Init+0x204>
 8005446:	2303      	movs	r3, #3
 8005448:	e004      	b.n	8005454 <HAL_GPIO_Init+0x204>
 800544a:	2302      	movs	r3, #2
 800544c:	e002      	b.n	8005454 <HAL_GPIO_Init+0x204>
 800544e:	2301      	movs	r3, #1
 8005450:	e000      	b.n	8005454 <HAL_GPIO_Init+0x204>
 8005452:	2300      	movs	r3, #0
 8005454:	69fa      	ldr	r2, [r7, #28]
 8005456:	f002 0203 	and.w	r2, r2, #3
 800545a:	0092      	lsls	r2, r2, #2
 800545c:	4093      	lsls	r3, r2
 800545e:	69ba      	ldr	r2, [r7, #24]
 8005460:	4313      	orrs	r3, r2
 8005462:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005464:	4935      	ldr	r1, [pc, #212]	@ (800553c <HAL_GPIO_Init+0x2ec>)
 8005466:	69fb      	ldr	r3, [r7, #28]
 8005468:	089b      	lsrs	r3, r3, #2
 800546a:	3302      	adds	r3, #2
 800546c:	69ba      	ldr	r2, [r7, #24]
 800546e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005472:	4b38      	ldr	r3, [pc, #224]	@ (8005554 <HAL_GPIO_Init+0x304>)
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	43db      	mvns	r3, r3
 800547c:	69ba      	ldr	r2, [r7, #24]
 800547e:	4013      	ands	r3, r2
 8005480:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800548a:	2b00      	cmp	r3, #0
 800548c:	d003      	beq.n	8005496 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800548e:	69ba      	ldr	r2, [r7, #24]
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	4313      	orrs	r3, r2
 8005494:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005496:	4a2f      	ldr	r2, [pc, #188]	@ (8005554 <HAL_GPIO_Init+0x304>)
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800549c:	4b2d      	ldr	r3, [pc, #180]	@ (8005554 <HAL_GPIO_Init+0x304>)
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	43db      	mvns	r3, r3
 80054a6:	69ba      	ldr	r2, [r7, #24]
 80054a8:	4013      	ands	r3, r2
 80054aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d003      	beq.n	80054c0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80054b8:	69ba      	ldr	r2, [r7, #24]
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	4313      	orrs	r3, r2
 80054be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80054c0:	4a24      	ldr	r2, [pc, #144]	@ (8005554 <HAL_GPIO_Init+0x304>)
 80054c2:	69bb      	ldr	r3, [r7, #24]
 80054c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80054c6:	4b23      	ldr	r3, [pc, #140]	@ (8005554 <HAL_GPIO_Init+0x304>)
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	43db      	mvns	r3, r3
 80054d0:	69ba      	ldr	r2, [r7, #24]
 80054d2:	4013      	ands	r3, r2
 80054d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d003      	beq.n	80054ea <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80054e2:	69ba      	ldr	r2, [r7, #24]
 80054e4:	693b      	ldr	r3, [r7, #16]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80054ea:	4a1a      	ldr	r2, [pc, #104]	@ (8005554 <HAL_GPIO_Init+0x304>)
 80054ec:	69bb      	ldr	r3, [r7, #24]
 80054ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80054f0:	4b18      	ldr	r3, [pc, #96]	@ (8005554 <HAL_GPIO_Init+0x304>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	43db      	mvns	r3, r3
 80054fa:	69ba      	ldr	r2, [r7, #24]
 80054fc:	4013      	ands	r3, r2
 80054fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005508:	2b00      	cmp	r3, #0
 800550a:	d003      	beq.n	8005514 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800550c:	69ba      	ldr	r2, [r7, #24]
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	4313      	orrs	r3, r2
 8005512:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005514:	4a0f      	ldr	r2, [pc, #60]	@ (8005554 <HAL_GPIO_Init+0x304>)
 8005516:	69bb      	ldr	r3, [r7, #24]
 8005518:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800551a:	69fb      	ldr	r3, [r7, #28]
 800551c:	3301      	adds	r3, #1
 800551e:	61fb      	str	r3, [r7, #28]
 8005520:	69fb      	ldr	r3, [r7, #28]
 8005522:	2b0f      	cmp	r3, #15
 8005524:	f67f aea2 	bls.w	800526c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005528:	bf00      	nop
 800552a:	bf00      	nop
 800552c:	3724      	adds	r7, #36	@ 0x24
 800552e:	46bd      	mov	sp, r7
 8005530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005534:	4770      	bx	lr
 8005536:	bf00      	nop
 8005538:	40023800 	.word	0x40023800
 800553c:	40013800 	.word	0x40013800
 8005540:	40020000 	.word	0x40020000
 8005544:	40020400 	.word	0x40020400
 8005548:	40020800 	.word	0x40020800
 800554c:	40020c00 	.word	0x40020c00
 8005550:	40021000 	.word	0x40021000
 8005554:	40013c00 	.word	0x40013c00

08005558 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005558:	b480      	push	{r7}
 800555a:	b083      	sub	sp, #12
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	460b      	mov	r3, r1
 8005562:	807b      	strh	r3, [r7, #2]
 8005564:	4613      	mov	r3, r2
 8005566:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005568:	787b      	ldrb	r3, [r7, #1]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d003      	beq.n	8005576 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800556e:	887a      	ldrh	r2, [r7, #2]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005574:	e003      	b.n	800557e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005576:	887b      	ldrh	r3, [r7, #2]
 8005578:	041a      	lsls	r2, r3, #16
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	619a      	str	r2, [r3, #24]
}
 800557e:	bf00      	nop
 8005580:	370c      	adds	r7, #12
 8005582:	46bd      	mov	sp, r7
 8005584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005588:	4770      	bx	lr

0800558a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800558a:	b480      	push	{r7}
 800558c:	b085      	sub	sp, #20
 800558e:	af00      	add	r7, sp, #0
 8005590:	6078      	str	r0, [r7, #4]
 8005592:	460b      	mov	r3, r1
 8005594:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	695b      	ldr	r3, [r3, #20]
 800559a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800559c:	887a      	ldrh	r2, [r7, #2]
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	4013      	ands	r3, r2
 80055a2:	041a      	lsls	r2, r3, #16
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	43d9      	mvns	r1, r3
 80055a8:	887b      	ldrh	r3, [r7, #2]
 80055aa:	400b      	ands	r3, r1
 80055ac:	431a      	orrs	r2, r3
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	619a      	str	r2, [r3, #24]
}
 80055b2:	bf00      	nop
 80055b4:	3714      	adds	r7, #20
 80055b6:	46bd      	mov	sp, r7
 80055b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055bc:	4770      	bx	lr
	...

080055c0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b082      	sub	sp, #8
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	4603      	mov	r3, r0
 80055c8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80055ca:	4b08      	ldr	r3, [pc, #32]	@ (80055ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80055cc:	695a      	ldr	r2, [r3, #20]
 80055ce:	88fb      	ldrh	r3, [r7, #6]
 80055d0:	4013      	ands	r3, r2
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d006      	beq.n	80055e4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80055d6:	4a05      	ldr	r2, [pc, #20]	@ (80055ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80055d8:	88fb      	ldrh	r3, [r7, #6]
 80055da:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80055dc:	88fb      	ldrh	r3, [r7, #6]
 80055de:	4618      	mov	r0, r3
 80055e0:	f7fd f88c 	bl	80026fc <HAL_GPIO_EXTI_Callback>
  }
}
 80055e4:	bf00      	nop
 80055e6:	3708      	adds	r7, #8
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bd80      	pop	{r7, pc}
 80055ec:	40013c00 	.word	0x40013c00

080055f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b086      	sub	sp, #24
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d101      	bne.n	8005602 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	e267      	b.n	8005ad2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f003 0301 	and.w	r3, r3, #1
 800560a:	2b00      	cmp	r3, #0
 800560c:	d075      	beq.n	80056fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800560e:	4b88      	ldr	r3, [pc, #544]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 8005610:	689b      	ldr	r3, [r3, #8]
 8005612:	f003 030c 	and.w	r3, r3, #12
 8005616:	2b04      	cmp	r3, #4
 8005618:	d00c      	beq.n	8005634 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800561a:	4b85      	ldr	r3, [pc, #532]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005622:	2b08      	cmp	r3, #8
 8005624:	d112      	bne.n	800564c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005626:	4b82      	ldr	r3, [pc, #520]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800562e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005632:	d10b      	bne.n	800564c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005634:	4b7e      	ldr	r3, [pc, #504]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800563c:	2b00      	cmp	r3, #0
 800563e:	d05b      	beq.n	80056f8 <HAL_RCC_OscConfig+0x108>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d157      	bne.n	80056f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005648:	2301      	movs	r3, #1
 800564a:	e242      	b.n	8005ad2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005654:	d106      	bne.n	8005664 <HAL_RCC_OscConfig+0x74>
 8005656:	4b76      	ldr	r3, [pc, #472]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4a75      	ldr	r2, [pc, #468]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 800565c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005660:	6013      	str	r3, [r2, #0]
 8005662:	e01d      	b.n	80056a0 <HAL_RCC_OscConfig+0xb0>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	685b      	ldr	r3, [r3, #4]
 8005668:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800566c:	d10c      	bne.n	8005688 <HAL_RCC_OscConfig+0x98>
 800566e:	4b70      	ldr	r3, [pc, #448]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a6f      	ldr	r2, [pc, #444]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 8005674:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005678:	6013      	str	r3, [r2, #0]
 800567a:	4b6d      	ldr	r3, [pc, #436]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4a6c      	ldr	r2, [pc, #432]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 8005680:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005684:	6013      	str	r3, [r2, #0]
 8005686:	e00b      	b.n	80056a0 <HAL_RCC_OscConfig+0xb0>
 8005688:	4b69      	ldr	r3, [pc, #420]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a68      	ldr	r2, [pc, #416]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 800568e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005692:	6013      	str	r3, [r2, #0]
 8005694:	4b66      	ldr	r3, [pc, #408]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4a65      	ldr	r2, [pc, #404]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 800569a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800569e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d013      	beq.n	80056d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056a8:	f7ff f80c 	bl	80046c4 <HAL_GetTick>
 80056ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056ae:	e008      	b.n	80056c2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056b0:	f7ff f808 	bl	80046c4 <HAL_GetTick>
 80056b4:	4602      	mov	r2, r0
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	1ad3      	subs	r3, r2, r3
 80056ba:	2b64      	cmp	r3, #100	@ 0x64
 80056bc:	d901      	bls.n	80056c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80056be:	2303      	movs	r3, #3
 80056c0:	e207      	b.n	8005ad2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056c2:	4b5b      	ldr	r3, [pc, #364]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d0f0      	beq.n	80056b0 <HAL_RCC_OscConfig+0xc0>
 80056ce:	e014      	b.n	80056fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056d0:	f7fe fff8 	bl	80046c4 <HAL_GetTick>
 80056d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80056d6:	e008      	b.n	80056ea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056d8:	f7fe fff4 	bl	80046c4 <HAL_GetTick>
 80056dc:	4602      	mov	r2, r0
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	1ad3      	subs	r3, r2, r3
 80056e2:	2b64      	cmp	r3, #100	@ 0x64
 80056e4:	d901      	bls.n	80056ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80056e6:	2303      	movs	r3, #3
 80056e8:	e1f3      	b.n	8005ad2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80056ea:	4b51      	ldr	r3, [pc, #324]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d1f0      	bne.n	80056d8 <HAL_RCC_OscConfig+0xe8>
 80056f6:	e000      	b.n	80056fa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f003 0302 	and.w	r3, r3, #2
 8005702:	2b00      	cmp	r3, #0
 8005704:	d063      	beq.n	80057ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005706:	4b4a      	ldr	r3, [pc, #296]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	f003 030c 	and.w	r3, r3, #12
 800570e:	2b00      	cmp	r3, #0
 8005710:	d00b      	beq.n	800572a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005712:	4b47      	ldr	r3, [pc, #284]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800571a:	2b08      	cmp	r3, #8
 800571c:	d11c      	bne.n	8005758 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800571e:	4b44      	ldr	r3, [pc, #272]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005726:	2b00      	cmp	r3, #0
 8005728:	d116      	bne.n	8005758 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800572a:	4b41      	ldr	r3, [pc, #260]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f003 0302 	and.w	r3, r3, #2
 8005732:	2b00      	cmp	r3, #0
 8005734:	d005      	beq.n	8005742 <HAL_RCC_OscConfig+0x152>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	68db      	ldr	r3, [r3, #12]
 800573a:	2b01      	cmp	r3, #1
 800573c:	d001      	beq.n	8005742 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	e1c7      	b.n	8005ad2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005742:	4b3b      	ldr	r3, [pc, #236]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	691b      	ldr	r3, [r3, #16]
 800574e:	00db      	lsls	r3, r3, #3
 8005750:	4937      	ldr	r1, [pc, #220]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 8005752:	4313      	orrs	r3, r2
 8005754:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005756:	e03a      	b.n	80057ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d020      	beq.n	80057a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005760:	4b34      	ldr	r3, [pc, #208]	@ (8005834 <HAL_RCC_OscConfig+0x244>)
 8005762:	2201      	movs	r2, #1
 8005764:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005766:	f7fe ffad 	bl	80046c4 <HAL_GetTick>
 800576a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800576c:	e008      	b.n	8005780 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800576e:	f7fe ffa9 	bl	80046c4 <HAL_GetTick>
 8005772:	4602      	mov	r2, r0
 8005774:	693b      	ldr	r3, [r7, #16]
 8005776:	1ad3      	subs	r3, r2, r3
 8005778:	2b02      	cmp	r3, #2
 800577a:	d901      	bls.n	8005780 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800577c:	2303      	movs	r3, #3
 800577e:	e1a8      	b.n	8005ad2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005780:	4b2b      	ldr	r3, [pc, #172]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f003 0302 	and.w	r3, r3, #2
 8005788:	2b00      	cmp	r3, #0
 800578a:	d0f0      	beq.n	800576e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800578c:	4b28      	ldr	r3, [pc, #160]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	691b      	ldr	r3, [r3, #16]
 8005798:	00db      	lsls	r3, r3, #3
 800579a:	4925      	ldr	r1, [pc, #148]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 800579c:	4313      	orrs	r3, r2
 800579e:	600b      	str	r3, [r1, #0]
 80057a0:	e015      	b.n	80057ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057a2:	4b24      	ldr	r3, [pc, #144]	@ (8005834 <HAL_RCC_OscConfig+0x244>)
 80057a4:	2200      	movs	r2, #0
 80057a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057a8:	f7fe ff8c 	bl	80046c4 <HAL_GetTick>
 80057ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80057ae:	e008      	b.n	80057c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057b0:	f7fe ff88 	bl	80046c4 <HAL_GetTick>
 80057b4:	4602      	mov	r2, r0
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	1ad3      	subs	r3, r2, r3
 80057ba:	2b02      	cmp	r3, #2
 80057bc:	d901      	bls.n	80057c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80057be:	2303      	movs	r3, #3
 80057c0:	e187      	b.n	8005ad2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80057c2:	4b1b      	ldr	r3, [pc, #108]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f003 0302 	and.w	r3, r3, #2
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d1f0      	bne.n	80057b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f003 0308 	and.w	r3, r3, #8
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d036      	beq.n	8005848 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	695b      	ldr	r3, [r3, #20]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d016      	beq.n	8005810 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80057e2:	4b15      	ldr	r3, [pc, #84]	@ (8005838 <HAL_RCC_OscConfig+0x248>)
 80057e4:	2201      	movs	r2, #1
 80057e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057e8:	f7fe ff6c 	bl	80046c4 <HAL_GetTick>
 80057ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057ee:	e008      	b.n	8005802 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80057f0:	f7fe ff68 	bl	80046c4 <HAL_GetTick>
 80057f4:	4602      	mov	r2, r0
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	1ad3      	subs	r3, r2, r3
 80057fa:	2b02      	cmp	r3, #2
 80057fc:	d901      	bls.n	8005802 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80057fe:	2303      	movs	r3, #3
 8005800:	e167      	b.n	8005ad2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005802:	4b0b      	ldr	r3, [pc, #44]	@ (8005830 <HAL_RCC_OscConfig+0x240>)
 8005804:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005806:	f003 0302 	and.w	r3, r3, #2
 800580a:	2b00      	cmp	r3, #0
 800580c:	d0f0      	beq.n	80057f0 <HAL_RCC_OscConfig+0x200>
 800580e:	e01b      	b.n	8005848 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005810:	4b09      	ldr	r3, [pc, #36]	@ (8005838 <HAL_RCC_OscConfig+0x248>)
 8005812:	2200      	movs	r2, #0
 8005814:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005816:	f7fe ff55 	bl	80046c4 <HAL_GetTick>
 800581a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800581c:	e00e      	b.n	800583c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800581e:	f7fe ff51 	bl	80046c4 <HAL_GetTick>
 8005822:	4602      	mov	r2, r0
 8005824:	693b      	ldr	r3, [r7, #16]
 8005826:	1ad3      	subs	r3, r2, r3
 8005828:	2b02      	cmp	r3, #2
 800582a:	d907      	bls.n	800583c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800582c:	2303      	movs	r3, #3
 800582e:	e150      	b.n	8005ad2 <HAL_RCC_OscConfig+0x4e2>
 8005830:	40023800 	.word	0x40023800
 8005834:	42470000 	.word	0x42470000
 8005838:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800583c:	4b88      	ldr	r3, [pc, #544]	@ (8005a60 <HAL_RCC_OscConfig+0x470>)
 800583e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005840:	f003 0302 	and.w	r3, r3, #2
 8005844:	2b00      	cmp	r3, #0
 8005846:	d1ea      	bne.n	800581e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f003 0304 	and.w	r3, r3, #4
 8005850:	2b00      	cmp	r3, #0
 8005852:	f000 8097 	beq.w	8005984 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005856:	2300      	movs	r3, #0
 8005858:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800585a:	4b81      	ldr	r3, [pc, #516]	@ (8005a60 <HAL_RCC_OscConfig+0x470>)
 800585c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800585e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005862:	2b00      	cmp	r3, #0
 8005864:	d10f      	bne.n	8005886 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005866:	2300      	movs	r3, #0
 8005868:	60bb      	str	r3, [r7, #8]
 800586a:	4b7d      	ldr	r3, [pc, #500]	@ (8005a60 <HAL_RCC_OscConfig+0x470>)
 800586c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800586e:	4a7c      	ldr	r2, [pc, #496]	@ (8005a60 <HAL_RCC_OscConfig+0x470>)
 8005870:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005874:	6413      	str	r3, [r2, #64]	@ 0x40
 8005876:	4b7a      	ldr	r3, [pc, #488]	@ (8005a60 <HAL_RCC_OscConfig+0x470>)
 8005878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800587a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800587e:	60bb      	str	r3, [r7, #8]
 8005880:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005882:	2301      	movs	r3, #1
 8005884:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005886:	4b77      	ldr	r3, [pc, #476]	@ (8005a64 <HAL_RCC_OscConfig+0x474>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800588e:	2b00      	cmp	r3, #0
 8005890:	d118      	bne.n	80058c4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005892:	4b74      	ldr	r3, [pc, #464]	@ (8005a64 <HAL_RCC_OscConfig+0x474>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a73      	ldr	r2, [pc, #460]	@ (8005a64 <HAL_RCC_OscConfig+0x474>)
 8005898:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800589c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800589e:	f7fe ff11 	bl	80046c4 <HAL_GetTick>
 80058a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058a4:	e008      	b.n	80058b8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058a6:	f7fe ff0d 	bl	80046c4 <HAL_GetTick>
 80058aa:	4602      	mov	r2, r0
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	1ad3      	subs	r3, r2, r3
 80058b0:	2b02      	cmp	r3, #2
 80058b2:	d901      	bls.n	80058b8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80058b4:	2303      	movs	r3, #3
 80058b6:	e10c      	b.n	8005ad2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058b8:	4b6a      	ldr	r3, [pc, #424]	@ (8005a64 <HAL_RCC_OscConfig+0x474>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d0f0      	beq.n	80058a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d106      	bne.n	80058da <HAL_RCC_OscConfig+0x2ea>
 80058cc:	4b64      	ldr	r3, [pc, #400]	@ (8005a60 <HAL_RCC_OscConfig+0x470>)
 80058ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058d0:	4a63      	ldr	r2, [pc, #396]	@ (8005a60 <HAL_RCC_OscConfig+0x470>)
 80058d2:	f043 0301 	orr.w	r3, r3, #1
 80058d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80058d8:	e01c      	b.n	8005914 <HAL_RCC_OscConfig+0x324>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	2b05      	cmp	r3, #5
 80058e0:	d10c      	bne.n	80058fc <HAL_RCC_OscConfig+0x30c>
 80058e2:	4b5f      	ldr	r3, [pc, #380]	@ (8005a60 <HAL_RCC_OscConfig+0x470>)
 80058e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058e6:	4a5e      	ldr	r2, [pc, #376]	@ (8005a60 <HAL_RCC_OscConfig+0x470>)
 80058e8:	f043 0304 	orr.w	r3, r3, #4
 80058ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80058ee:	4b5c      	ldr	r3, [pc, #368]	@ (8005a60 <HAL_RCC_OscConfig+0x470>)
 80058f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058f2:	4a5b      	ldr	r2, [pc, #364]	@ (8005a60 <HAL_RCC_OscConfig+0x470>)
 80058f4:	f043 0301 	orr.w	r3, r3, #1
 80058f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80058fa:	e00b      	b.n	8005914 <HAL_RCC_OscConfig+0x324>
 80058fc:	4b58      	ldr	r3, [pc, #352]	@ (8005a60 <HAL_RCC_OscConfig+0x470>)
 80058fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005900:	4a57      	ldr	r2, [pc, #348]	@ (8005a60 <HAL_RCC_OscConfig+0x470>)
 8005902:	f023 0301 	bic.w	r3, r3, #1
 8005906:	6713      	str	r3, [r2, #112]	@ 0x70
 8005908:	4b55      	ldr	r3, [pc, #340]	@ (8005a60 <HAL_RCC_OscConfig+0x470>)
 800590a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800590c:	4a54      	ldr	r2, [pc, #336]	@ (8005a60 <HAL_RCC_OscConfig+0x470>)
 800590e:	f023 0304 	bic.w	r3, r3, #4
 8005912:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	689b      	ldr	r3, [r3, #8]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d015      	beq.n	8005948 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800591c:	f7fe fed2 	bl	80046c4 <HAL_GetTick>
 8005920:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005922:	e00a      	b.n	800593a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005924:	f7fe fece 	bl	80046c4 <HAL_GetTick>
 8005928:	4602      	mov	r2, r0
 800592a:	693b      	ldr	r3, [r7, #16]
 800592c:	1ad3      	subs	r3, r2, r3
 800592e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005932:	4293      	cmp	r3, r2
 8005934:	d901      	bls.n	800593a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005936:	2303      	movs	r3, #3
 8005938:	e0cb      	b.n	8005ad2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800593a:	4b49      	ldr	r3, [pc, #292]	@ (8005a60 <HAL_RCC_OscConfig+0x470>)
 800593c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800593e:	f003 0302 	and.w	r3, r3, #2
 8005942:	2b00      	cmp	r3, #0
 8005944:	d0ee      	beq.n	8005924 <HAL_RCC_OscConfig+0x334>
 8005946:	e014      	b.n	8005972 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005948:	f7fe febc 	bl	80046c4 <HAL_GetTick>
 800594c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800594e:	e00a      	b.n	8005966 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005950:	f7fe feb8 	bl	80046c4 <HAL_GetTick>
 8005954:	4602      	mov	r2, r0
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	1ad3      	subs	r3, r2, r3
 800595a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800595e:	4293      	cmp	r3, r2
 8005960:	d901      	bls.n	8005966 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005962:	2303      	movs	r3, #3
 8005964:	e0b5      	b.n	8005ad2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005966:	4b3e      	ldr	r3, [pc, #248]	@ (8005a60 <HAL_RCC_OscConfig+0x470>)
 8005968:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800596a:	f003 0302 	and.w	r3, r3, #2
 800596e:	2b00      	cmp	r3, #0
 8005970:	d1ee      	bne.n	8005950 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005972:	7dfb      	ldrb	r3, [r7, #23]
 8005974:	2b01      	cmp	r3, #1
 8005976:	d105      	bne.n	8005984 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005978:	4b39      	ldr	r3, [pc, #228]	@ (8005a60 <HAL_RCC_OscConfig+0x470>)
 800597a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800597c:	4a38      	ldr	r2, [pc, #224]	@ (8005a60 <HAL_RCC_OscConfig+0x470>)
 800597e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005982:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	699b      	ldr	r3, [r3, #24]
 8005988:	2b00      	cmp	r3, #0
 800598a:	f000 80a1 	beq.w	8005ad0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800598e:	4b34      	ldr	r3, [pc, #208]	@ (8005a60 <HAL_RCC_OscConfig+0x470>)
 8005990:	689b      	ldr	r3, [r3, #8]
 8005992:	f003 030c 	and.w	r3, r3, #12
 8005996:	2b08      	cmp	r3, #8
 8005998:	d05c      	beq.n	8005a54 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	699b      	ldr	r3, [r3, #24]
 800599e:	2b02      	cmp	r3, #2
 80059a0:	d141      	bne.n	8005a26 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059a2:	4b31      	ldr	r3, [pc, #196]	@ (8005a68 <HAL_RCC_OscConfig+0x478>)
 80059a4:	2200      	movs	r2, #0
 80059a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059a8:	f7fe fe8c 	bl	80046c4 <HAL_GetTick>
 80059ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059ae:	e008      	b.n	80059c2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059b0:	f7fe fe88 	bl	80046c4 <HAL_GetTick>
 80059b4:	4602      	mov	r2, r0
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	1ad3      	subs	r3, r2, r3
 80059ba:	2b02      	cmp	r3, #2
 80059bc:	d901      	bls.n	80059c2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80059be:	2303      	movs	r3, #3
 80059c0:	e087      	b.n	8005ad2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059c2:	4b27      	ldr	r3, [pc, #156]	@ (8005a60 <HAL_RCC_OscConfig+0x470>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d1f0      	bne.n	80059b0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	69da      	ldr	r2, [r3, #28]
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6a1b      	ldr	r3, [r3, #32]
 80059d6:	431a      	orrs	r2, r3
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059dc:	019b      	lsls	r3, r3, #6
 80059de:	431a      	orrs	r2, r3
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059e4:	085b      	lsrs	r3, r3, #1
 80059e6:	3b01      	subs	r3, #1
 80059e8:	041b      	lsls	r3, r3, #16
 80059ea:	431a      	orrs	r2, r3
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059f0:	061b      	lsls	r3, r3, #24
 80059f2:	491b      	ldr	r1, [pc, #108]	@ (8005a60 <HAL_RCC_OscConfig+0x470>)
 80059f4:	4313      	orrs	r3, r2
 80059f6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80059f8:	4b1b      	ldr	r3, [pc, #108]	@ (8005a68 <HAL_RCC_OscConfig+0x478>)
 80059fa:	2201      	movs	r2, #1
 80059fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059fe:	f7fe fe61 	bl	80046c4 <HAL_GetTick>
 8005a02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a04:	e008      	b.n	8005a18 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a06:	f7fe fe5d 	bl	80046c4 <HAL_GetTick>
 8005a0a:	4602      	mov	r2, r0
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	1ad3      	subs	r3, r2, r3
 8005a10:	2b02      	cmp	r3, #2
 8005a12:	d901      	bls.n	8005a18 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005a14:	2303      	movs	r3, #3
 8005a16:	e05c      	b.n	8005ad2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a18:	4b11      	ldr	r3, [pc, #68]	@ (8005a60 <HAL_RCC_OscConfig+0x470>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d0f0      	beq.n	8005a06 <HAL_RCC_OscConfig+0x416>
 8005a24:	e054      	b.n	8005ad0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a26:	4b10      	ldr	r3, [pc, #64]	@ (8005a68 <HAL_RCC_OscConfig+0x478>)
 8005a28:	2200      	movs	r2, #0
 8005a2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a2c:	f7fe fe4a 	bl	80046c4 <HAL_GetTick>
 8005a30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a32:	e008      	b.n	8005a46 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a34:	f7fe fe46 	bl	80046c4 <HAL_GetTick>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	693b      	ldr	r3, [r7, #16]
 8005a3c:	1ad3      	subs	r3, r2, r3
 8005a3e:	2b02      	cmp	r3, #2
 8005a40:	d901      	bls.n	8005a46 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	e045      	b.n	8005ad2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a46:	4b06      	ldr	r3, [pc, #24]	@ (8005a60 <HAL_RCC_OscConfig+0x470>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d1f0      	bne.n	8005a34 <HAL_RCC_OscConfig+0x444>
 8005a52:	e03d      	b.n	8005ad0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	699b      	ldr	r3, [r3, #24]
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d107      	bne.n	8005a6c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e038      	b.n	8005ad2 <HAL_RCC_OscConfig+0x4e2>
 8005a60:	40023800 	.word	0x40023800
 8005a64:	40007000 	.word	0x40007000
 8005a68:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005a6c:	4b1b      	ldr	r3, [pc, #108]	@ (8005adc <HAL_RCC_OscConfig+0x4ec>)
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	699b      	ldr	r3, [r3, #24]
 8005a76:	2b01      	cmp	r3, #1
 8005a78:	d028      	beq.n	8005acc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a84:	429a      	cmp	r2, r3
 8005a86:	d121      	bne.n	8005acc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a92:	429a      	cmp	r2, r3
 8005a94:	d11a      	bne.n	8005acc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005a96:	68fa      	ldr	r2, [r7, #12]
 8005a98:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005a9c:	4013      	ands	r3, r2
 8005a9e:	687a      	ldr	r2, [r7, #4]
 8005aa0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005aa2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d111      	bne.n	8005acc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ab2:	085b      	lsrs	r3, r3, #1
 8005ab4:	3b01      	subs	r3, #1
 8005ab6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d107      	bne.n	8005acc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ac6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ac8:	429a      	cmp	r2, r3
 8005aca:	d001      	beq.n	8005ad0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005acc:	2301      	movs	r3, #1
 8005ace:	e000      	b.n	8005ad2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005ad0:	2300      	movs	r3, #0
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3718      	adds	r7, #24
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}
 8005ada:	bf00      	nop
 8005adc:	40023800 	.word	0x40023800

08005ae0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b084      	sub	sp, #16
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
 8005ae8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d101      	bne.n	8005af4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005af0:	2301      	movs	r3, #1
 8005af2:	e0cc      	b.n	8005c8e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005af4:	4b68      	ldr	r3, [pc, #416]	@ (8005c98 <HAL_RCC_ClockConfig+0x1b8>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f003 0307 	and.w	r3, r3, #7
 8005afc:	683a      	ldr	r2, [r7, #0]
 8005afe:	429a      	cmp	r2, r3
 8005b00:	d90c      	bls.n	8005b1c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b02:	4b65      	ldr	r3, [pc, #404]	@ (8005c98 <HAL_RCC_ClockConfig+0x1b8>)
 8005b04:	683a      	ldr	r2, [r7, #0]
 8005b06:	b2d2      	uxtb	r2, r2
 8005b08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b0a:	4b63      	ldr	r3, [pc, #396]	@ (8005c98 <HAL_RCC_ClockConfig+0x1b8>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f003 0307 	and.w	r3, r3, #7
 8005b12:	683a      	ldr	r2, [r7, #0]
 8005b14:	429a      	cmp	r2, r3
 8005b16:	d001      	beq.n	8005b1c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	e0b8      	b.n	8005c8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f003 0302 	and.w	r3, r3, #2
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d020      	beq.n	8005b6a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f003 0304 	and.w	r3, r3, #4
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d005      	beq.n	8005b40 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005b34:	4b59      	ldr	r3, [pc, #356]	@ (8005c9c <HAL_RCC_ClockConfig+0x1bc>)
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	4a58      	ldr	r2, [pc, #352]	@ (8005c9c <HAL_RCC_ClockConfig+0x1bc>)
 8005b3a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005b3e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f003 0308 	and.w	r3, r3, #8
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d005      	beq.n	8005b58 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005b4c:	4b53      	ldr	r3, [pc, #332]	@ (8005c9c <HAL_RCC_ClockConfig+0x1bc>)
 8005b4e:	689b      	ldr	r3, [r3, #8]
 8005b50:	4a52      	ldr	r2, [pc, #328]	@ (8005c9c <HAL_RCC_ClockConfig+0x1bc>)
 8005b52:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005b56:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b58:	4b50      	ldr	r3, [pc, #320]	@ (8005c9c <HAL_RCC_ClockConfig+0x1bc>)
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	689b      	ldr	r3, [r3, #8]
 8005b64:	494d      	ldr	r1, [pc, #308]	@ (8005c9c <HAL_RCC_ClockConfig+0x1bc>)
 8005b66:	4313      	orrs	r3, r2
 8005b68:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f003 0301 	and.w	r3, r3, #1
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d044      	beq.n	8005c00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	2b01      	cmp	r3, #1
 8005b7c:	d107      	bne.n	8005b8e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b7e:	4b47      	ldr	r3, [pc, #284]	@ (8005c9c <HAL_RCC_ClockConfig+0x1bc>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d119      	bne.n	8005bbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e07f      	b.n	8005c8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	2b02      	cmp	r3, #2
 8005b94:	d003      	beq.n	8005b9e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005b9a:	2b03      	cmp	r3, #3
 8005b9c:	d107      	bne.n	8005bae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b9e:	4b3f      	ldr	r3, [pc, #252]	@ (8005c9c <HAL_RCC_ClockConfig+0x1bc>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d109      	bne.n	8005bbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005baa:	2301      	movs	r3, #1
 8005bac:	e06f      	b.n	8005c8e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bae:	4b3b      	ldr	r3, [pc, #236]	@ (8005c9c <HAL_RCC_ClockConfig+0x1bc>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f003 0302 	and.w	r3, r3, #2
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d101      	bne.n	8005bbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e067      	b.n	8005c8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005bbe:	4b37      	ldr	r3, [pc, #220]	@ (8005c9c <HAL_RCC_ClockConfig+0x1bc>)
 8005bc0:	689b      	ldr	r3, [r3, #8]
 8005bc2:	f023 0203 	bic.w	r2, r3, #3
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	4934      	ldr	r1, [pc, #208]	@ (8005c9c <HAL_RCC_ClockConfig+0x1bc>)
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005bd0:	f7fe fd78 	bl	80046c4 <HAL_GetTick>
 8005bd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005bd6:	e00a      	b.n	8005bee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005bd8:	f7fe fd74 	bl	80046c4 <HAL_GetTick>
 8005bdc:	4602      	mov	r2, r0
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	1ad3      	subs	r3, r2, r3
 8005be2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d901      	bls.n	8005bee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005bea:	2303      	movs	r3, #3
 8005bec:	e04f      	b.n	8005c8e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005bee:	4b2b      	ldr	r3, [pc, #172]	@ (8005c9c <HAL_RCC_ClockConfig+0x1bc>)
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	f003 020c 	and.w	r2, r3, #12
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	685b      	ldr	r3, [r3, #4]
 8005bfa:	009b      	lsls	r3, r3, #2
 8005bfc:	429a      	cmp	r2, r3
 8005bfe:	d1eb      	bne.n	8005bd8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005c00:	4b25      	ldr	r3, [pc, #148]	@ (8005c98 <HAL_RCC_ClockConfig+0x1b8>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f003 0307 	and.w	r3, r3, #7
 8005c08:	683a      	ldr	r2, [r7, #0]
 8005c0a:	429a      	cmp	r2, r3
 8005c0c:	d20c      	bcs.n	8005c28 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c0e:	4b22      	ldr	r3, [pc, #136]	@ (8005c98 <HAL_RCC_ClockConfig+0x1b8>)
 8005c10:	683a      	ldr	r2, [r7, #0]
 8005c12:	b2d2      	uxtb	r2, r2
 8005c14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c16:	4b20      	ldr	r3, [pc, #128]	@ (8005c98 <HAL_RCC_ClockConfig+0x1b8>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f003 0307 	and.w	r3, r3, #7
 8005c1e:	683a      	ldr	r2, [r7, #0]
 8005c20:	429a      	cmp	r2, r3
 8005c22:	d001      	beq.n	8005c28 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005c24:	2301      	movs	r3, #1
 8005c26:	e032      	b.n	8005c8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f003 0304 	and.w	r3, r3, #4
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d008      	beq.n	8005c46 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005c34:	4b19      	ldr	r3, [pc, #100]	@ (8005c9c <HAL_RCC_ClockConfig+0x1bc>)
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	68db      	ldr	r3, [r3, #12]
 8005c40:	4916      	ldr	r1, [pc, #88]	@ (8005c9c <HAL_RCC_ClockConfig+0x1bc>)
 8005c42:	4313      	orrs	r3, r2
 8005c44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f003 0308 	and.w	r3, r3, #8
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d009      	beq.n	8005c66 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005c52:	4b12      	ldr	r3, [pc, #72]	@ (8005c9c <HAL_RCC_ClockConfig+0x1bc>)
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	691b      	ldr	r3, [r3, #16]
 8005c5e:	00db      	lsls	r3, r3, #3
 8005c60:	490e      	ldr	r1, [pc, #56]	@ (8005c9c <HAL_RCC_ClockConfig+0x1bc>)
 8005c62:	4313      	orrs	r3, r2
 8005c64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005c66:	f000 f821 	bl	8005cac <HAL_RCC_GetSysClockFreq>
 8005c6a:	4602      	mov	r2, r0
 8005c6c:	4b0b      	ldr	r3, [pc, #44]	@ (8005c9c <HAL_RCC_ClockConfig+0x1bc>)
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	091b      	lsrs	r3, r3, #4
 8005c72:	f003 030f 	and.w	r3, r3, #15
 8005c76:	490a      	ldr	r1, [pc, #40]	@ (8005ca0 <HAL_RCC_ClockConfig+0x1c0>)
 8005c78:	5ccb      	ldrb	r3, [r1, r3]
 8005c7a:	fa22 f303 	lsr.w	r3, r2, r3
 8005c7e:	4a09      	ldr	r2, [pc, #36]	@ (8005ca4 <HAL_RCC_ClockConfig+0x1c4>)
 8005c80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005c82:	4b09      	ldr	r3, [pc, #36]	@ (8005ca8 <HAL_RCC_ClockConfig+0x1c8>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4618      	mov	r0, r3
 8005c88:	f7fe fcd8 	bl	800463c <HAL_InitTick>

  return HAL_OK;
 8005c8c:	2300      	movs	r3, #0
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	3710      	adds	r7, #16
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}
 8005c96:	bf00      	nop
 8005c98:	40023c00 	.word	0x40023c00
 8005c9c:	40023800 	.word	0x40023800
 8005ca0:	0800d778 	.word	0x0800d778
 8005ca4:	20000008 	.word	0x20000008
 8005ca8:	2000000c 	.word	0x2000000c

08005cac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005cac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005cb0:	b090      	sub	sp, #64	@ 0x40
 8005cb2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005cc4:	4b59      	ldr	r3, [pc, #356]	@ (8005e2c <HAL_RCC_GetSysClockFreq+0x180>)
 8005cc6:	689b      	ldr	r3, [r3, #8]
 8005cc8:	f003 030c 	and.w	r3, r3, #12
 8005ccc:	2b08      	cmp	r3, #8
 8005cce:	d00d      	beq.n	8005cec <HAL_RCC_GetSysClockFreq+0x40>
 8005cd0:	2b08      	cmp	r3, #8
 8005cd2:	f200 80a1 	bhi.w	8005e18 <HAL_RCC_GetSysClockFreq+0x16c>
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d002      	beq.n	8005ce0 <HAL_RCC_GetSysClockFreq+0x34>
 8005cda:	2b04      	cmp	r3, #4
 8005cdc:	d003      	beq.n	8005ce6 <HAL_RCC_GetSysClockFreq+0x3a>
 8005cde:	e09b      	b.n	8005e18 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005ce0:	4b53      	ldr	r3, [pc, #332]	@ (8005e30 <HAL_RCC_GetSysClockFreq+0x184>)
 8005ce2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005ce4:	e09b      	b.n	8005e1e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005ce6:	4b53      	ldr	r3, [pc, #332]	@ (8005e34 <HAL_RCC_GetSysClockFreq+0x188>)
 8005ce8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005cea:	e098      	b.n	8005e1e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005cec:	4b4f      	ldr	r3, [pc, #316]	@ (8005e2c <HAL_RCC_GetSysClockFreq+0x180>)
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005cf4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005cf6:	4b4d      	ldr	r3, [pc, #308]	@ (8005e2c <HAL_RCC_GetSysClockFreq+0x180>)
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d028      	beq.n	8005d54 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d02:	4b4a      	ldr	r3, [pc, #296]	@ (8005e2c <HAL_RCC_GetSysClockFreq+0x180>)
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	099b      	lsrs	r3, r3, #6
 8005d08:	2200      	movs	r2, #0
 8005d0a:	623b      	str	r3, [r7, #32]
 8005d0c:	627a      	str	r2, [r7, #36]	@ 0x24
 8005d0e:	6a3b      	ldr	r3, [r7, #32]
 8005d10:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005d14:	2100      	movs	r1, #0
 8005d16:	4b47      	ldr	r3, [pc, #284]	@ (8005e34 <HAL_RCC_GetSysClockFreq+0x188>)
 8005d18:	fb03 f201 	mul.w	r2, r3, r1
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	fb00 f303 	mul.w	r3, r0, r3
 8005d22:	4413      	add	r3, r2
 8005d24:	4a43      	ldr	r2, [pc, #268]	@ (8005e34 <HAL_RCC_GetSysClockFreq+0x188>)
 8005d26:	fba0 1202 	umull	r1, r2, r0, r2
 8005d2a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d2c:	460a      	mov	r2, r1
 8005d2e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005d30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d32:	4413      	add	r3, r2
 8005d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d38:	2200      	movs	r2, #0
 8005d3a:	61bb      	str	r3, [r7, #24]
 8005d3c:	61fa      	str	r2, [r7, #28]
 8005d3e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d42:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005d46:	f7fa ff37 	bl	8000bb8 <__aeabi_uldivmod>
 8005d4a:	4602      	mov	r2, r0
 8005d4c:	460b      	mov	r3, r1
 8005d4e:	4613      	mov	r3, r2
 8005d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d52:	e053      	b.n	8005dfc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d54:	4b35      	ldr	r3, [pc, #212]	@ (8005e2c <HAL_RCC_GetSysClockFreq+0x180>)
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	099b      	lsrs	r3, r3, #6
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	613b      	str	r3, [r7, #16]
 8005d5e:	617a      	str	r2, [r7, #20]
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005d66:	f04f 0b00 	mov.w	fp, #0
 8005d6a:	4652      	mov	r2, sl
 8005d6c:	465b      	mov	r3, fp
 8005d6e:	f04f 0000 	mov.w	r0, #0
 8005d72:	f04f 0100 	mov.w	r1, #0
 8005d76:	0159      	lsls	r1, r3, #5
 8005d78:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005d7c:	0150      	lsls	r0, r2, #5
 8005d7e:	4602      	mov	r2, r0
 8005d80:	460b      	mov	r3, r1
 8005d82:	ebb2 080a 	subs.w	r8, r2, sl
 8005d86:	eb63 090b 	sbc.w	r9, r3, fp
 8005d8a:	f04f 0200 	mov.w	r2, #0
 8005d8e:	f04f 0300 	mov.w	r3, #0
 8005d92:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005d96:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005d9a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005d9e:	ebb2 0408 	subs.w	r4, r2, r8
 8005da2:	eb63 0509 	sbc.w	r5, r3, r9
 8005da6:	f04f 0200 	mov.w	r2, #0
 8005daa:	f04f 0300 	mov.w	r3, #0
 8005dae:	00eb      	lsls	r3, r5, #3
 8005db0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005db4:	00e2      	lsls	r2, r4, #3
 8005db6:	4614      	mov	r4, r2
 8005db8:	461d      	mov	r5, r3
 8005dba:	eb14 030a 	adds.w	r3, r4, sl
 8005dbe:	603b      	str	r3, [r7, #0]
 8005dc0:	eb45 030b 	adc.w	r3, r5, fp
 8005dc4:	607b      	str	r3, [r7, #4]
 8005dc6:	f04f 0200 	mov.w	r2, #0
 8005dca:	f04f 0300 	mov.w	r3, #0
 8005dce:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005dd2:	4629      	mov	r1, r5
 8005dd4:	028b      	lsls	r3, r1, #10
 8005dd6:	4621      	mov	r1, r4
 8005dd8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005ddc:	4621      	mov	r1, r4
 8005dde:	028a      	lsls	r2, r1, #10
 8005de0:	4610      	mov	r0, r2
 8005de2:	4619      	mov	r1, r3
 8005de4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005de6:	2200      	movs	r2, #0
 8005de8:	60bb      	str	r3, [r7, #8]
 8005dea:	60fa      	str	r2, [r7, #12]
 8005dec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005df0:	f7fa fee2 	bl	8000bb8 <__aeabi_uldivmod>
 8005df4:	4602      	mov	r2, r0
 8005df6:	460b      	mov	r3, r1
 8005df8:	4613      	mov	r3, r2
 8005dfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8005e2c <HAL_RCC_GetSysClockFreq+0x180>)
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	0c1b      	lsrs	r3, r3, #16
 8005e02:	f003 0303 	and.w	r3, r3, #3
 8005e06:	3301      	adds	r3, #1
 8005e08:	005b      	lsls	r3, r3, #1
 8005e0a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005e0c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e10:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e14:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005e16:	e002      	b.n	8005e1e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005e18:	4b05      	ldr	r3, [pc, #20]	@ (8005e30 <HAL_RCC_GetSysClockFreq+0x184>)
 8005e1a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005e1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005e20:	4618      	mov	r0, r3
 8005e22:	3740      	adds	r7, #64	@ 0x40
 8005e24:	46bd      	mov	sp, r7
 8005e26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e2a:	bf00      	nop
 8005e2c:	40023800 	.word	0x40023800
 8005e30:	00f42400 	.word	0x00f42400
 8005e34:	017d7840 	.word	0x017d7840

08005e38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e38:	b480      	push	{r7}
 8005e3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005e3c:	4b03      	ldr	r3, [pc, #12]	@ (8005e4c <HAL_RCC_GetHCLKFreq+0x14>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	46bd      	mov	sp, r7
 8005e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e48:	4770      	bx	lr
 8005e4a:	bf00      	nop
 8005e4c:	20000008 	.word	0x20000008

08005e50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005e54:	f7ff fff0 	bl	8005e38 <HAL_RCC_GetHCLKFreq>
 8005e58:	4602      	mov	r2, r0
 8005e5a:	4b05      	ldr	r3, [pc, #20]	@ (8005e70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005e5c:	689b      	ldr	r3, [r3, #8]
 8005e5e:	0a9b      	lsrs	r3, r3, #10
 8005e60:	f003 0307 	and.w	r3, r3, #7
 8005e64:	4903      	ldr	r1, [pc, #12]	@ (8005e74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005e66:	5ccb      	ldrb	r3, [r1, r3]
 8005e68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	bd80      	pop	{r7, pc}
 8005e70:	40023800 	.word	0x40023800
 8005e74:	0800d788 	.word	0x0800d788

08005e78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005e7c:	f7ff ffdc 	bl	8005e38 <HAL_RCC_GetHCLKFreq>
 8005e80:	4602      	mov	r2, r0
 8005e82:	4b05      	ldr	r3, [pc, #20]	@ (8005e98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005e84:	689b      	ldr	r3, [r3, #8]
 8005e86:	0b5b      	lsrs	r3, r3, #13
 8005e88:	f003 0307 	and.w	r3, r3, #7
 8005e8c:	4903      	ldr	r1, [pc, #12]	@ (8005e9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005e8e:	5ccb      	ldrb	r3, [r1, r3]
 8005e90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	bd80      	pop	{r7, pc}
 8005e98:	40023800 	.word	0x40023800
 8005e9c:	0800d788 	.word	0x0800d788

08005ea0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b082      	sub	sp, #8
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d101      	bne.n	8005eb2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e07b      	b.n	8005faa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d108      	bne.n	8005ecc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ec2:	d009      	beq.n	8005ed8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	61da      	str	r2, [r3, #28]
 8005eca:	e005      	b.n	8005ed8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2200      	movs	r2, #0
 8005edc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005ee4:	b2db      	uxtb	r3, r3
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d106      	bne.n	8005ef8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2200      	movs	r2, #0
 8005eee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f7fe f818 	bl	8003f28 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2202      	movs	r2, #2
 8005efc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f0e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005f20:	431a      	orrs	r2, r3
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	68db      	ldr	r3, [r3, #12]
 8005f26:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f2a:	431a      	orrs	r2, r3
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	691b      	ldr	r3, [r3, #16]
 8005f30:	f003 0302 	and.w	r3, r3, #2
 8005f34:	431a      	orrs	r2, r3
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	695b      	ldr	r3, [r3, #20]
 8005f3a:	f003 0301 	and.w	r3, r3, #1
 8005f3e:	431a      	orrs	r2, r3
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	699b      	ldr	r3, [r3, #24]
 8005f44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005f48:	431a      	orrs	r2, r3
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	69db      	ldr	r3, [r3, #28]
 8005f4e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005f52:	431a      	orrs	r2, r3
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6a1b      	ldr	r3, [r3, #32]
 8005f58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f5c:	ea42 0103 	orr.w	r1, r2, r3
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f64:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	430a      	orrs	r2, r1
 8005f6e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	699b      	ldr	r3, [r3, #24]
 8005f74:	0c1b      	lsrs	r3, r3, #16
 8005f76:	f003 0104 	and.w	r1, r3, #4
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f7e:	f003 0210 	and.w	r2, r3, #16
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	430a      	orrs	r2, r1
 8005f88:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	69da      	ldr	r2, [r3, #28]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005f98:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005fa8:	2300      	movs	r3, #0
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	3708      	adds	r7, #8
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}

08005fb2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005fb2:	b580      	push	{r7, lr}
 8005fb4:	b088      	sub	sp, #32
 8005fb6:	af00      	add	r7, sp, #0
 8005fb8:	60f8      	str	r0, [r7, #12]
 8005fba:	60b9      	str	r1, [r7, #8]
 8005fbc:	603b      	str	r3, [r7, #0]
 8005fbe:	4613      	mov	r3, r2
 8005fc0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005fc2:	f7fe fb7f 	bl	80046c4 <HAL_GetTick>
 8005fc6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005fc8:	88fb      	ldrh	r3, [r7, #6]
 8005fca:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005fd2:	b2db      	uxtb	r3, r3
 8005fd4:	2b01      	cmp	r3, #1
 8005fd6:	d001      	beq.n	8005fdc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005fd8:	2302      	movs	r3, #2
 8005fda:	e12a      	b.n	8006232 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d002      	beq.n	8005fe8 <HAL_SPI_Transmit+0x36>
 8005fe2:	88fb      	ldrh	r3, [r7, #6]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d101      	bne.n	8005fec <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005fe8:	2301      	movs	r3, #1
 8005fea:	e122      	b.n	8006232 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005ff2:	2b01      	cmp	r3, #1
 8005ff4:	d101      	bne.n	8005ffa <HAL_SPI_Transmit+0x48>
 8005ff6:	2302      	movs	r3, #2
 8005ff8:	e11b      	b.n	8006232 <HAL_SPI_Transmit+0x280>
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	2203      	movs	r2, #3
 8006006:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	2200      	movs	r2, #0
 800600e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	68ba      	ldr	r2, [r7, #8]
 8006014:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	88fa      	ldrh	r2, [r7, #6]
 800601a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	88fa      	ldrh	r2, [r7, #6]
 8006020:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2200      	movs	r2, #0
 8006026:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2200      	movs	r2, #0
 800602c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2200      	movs	r2, #0
 8006032:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2200      	movs	r2, #0
 8006038:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2200      	movs	r2, #0
 800603e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006048:	d10f      	bne.n	800606a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	681a      	ldr	r2, [r3, #0]
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006058:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	681a      	ldr	r2, [r3, #0]
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006068:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006074:	2b40      	cmp	r3, #64	@ 0x40
 8006076:	d007      	beq.n	8006088 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	681a      	ldr	r2, [r3, #0]
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006086:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	68db      	ldr	r3, [r3, #12]
 800608c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006090:	d152      	bne.n	8006138 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d002      	beq.n	80060a0 <HAL_SPI_Transmit+0xee>
 800609a:	8b7b      	ldrh	r3, [r7, #26]
 800609c:	2b01      	cmp	r3, #1
 800609e:	d145      	bne.n	800612c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060a4:	881a      	ldrh	r2, [r3, #0]
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060b0:	1c9a      	adds	r2, r3, #2
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80060ba:	b29b      	uxth	r3, r3
 80060bc:	3b01      	subs	r3, #1
 80060be:	b29a      	uxth	r2, r3
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80060c4:	e032      	b.n	800612c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	f003 0302 	and.w	r3, r3, #2
 80060d0:	2b02      	cmp	r3, #2
 80060d2:	d112      	bne.n	80060fa <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060d8:	881a      	ldrh	r2, [r3, #0]
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060e4:	1c9a      	adds	r2, r3, #2
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80060ee:	b29b      	uxth	r3, r3
 80060f0:	3b01      	subs	r3, #1
 80060f2:	b29a      	uxth	r2, r3
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80060f8:	e018      	b.n	800612c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80060fa:	f7fe fae3 	bl	80046c4 <HAL_GetTick>
 80060fe:	4602      	mov	r2, r0
 8006100:	69fb      	ldr	r3, [r7, #28]
 8006102:	1ad3      	subs	r3, r2, r3
 8006104:	683a      	ldr	r2, [r7, #0]
 8006106:	429a      	cmp	r2, r3
 8006108:	d803      	bhi.n	8006112 <HAL_SPI_Transmit+0x160>
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006110:	d102      	bne.n	8006118 <HAL_SPI_Transmit+0x166>
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d109      	bne.n	800612c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2201      	movs	r2, #1
 800611c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2200      	movs	r2, #0
 8006124:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006128:	2303      	movs	r3, #3
 800612a:	e082      	b.n	8006232 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006130:	b29b      	uxth	r3, r3
 8006132:	2b00      	cmp	r3, #0
 8006134:	d1c7      	bne.n	80060c6 <HAL_SPI_Transmit+0x114>
 8006136:	e053      	b.n	80061e0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d002      	beq.n	8006146 <HAL_SPI_Transmit+0x194>
 8006140:	8b7b      	ldrh	r3, [r7, #26]
 8006142:	2b01      	cmp	r3, #1
 8006144:	d147      	bne.n	80061d6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	330c      	adds	r3, #12
 8006150:	7812      	ldrb	r2, [r2, #0]
 8006152:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006158:	1c5a      	adds	r2, r3, #1
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006162:	b29b      	uxth	r3, r3
 8006164:	3b01      	subs	r3, #1
 8006166:	b29a      	uxth	r2, r3
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800616c:	e033      	b.n	80061d6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	689b      	ldr	r3, [r3, #8]
 8006174:	f003 0302 	and.w	r3, r3, #2
 8006178:	2b02      	cmp	r3, #2
 800617a:	d113      	bne.n	80061a4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	330c      	adds	r3, #12
 8006186:	7812      	ldrb	r2, [r2, #0]
 8006188:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800618e:	1c5a      	adds	r2, r3, #1
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006198:	b29b      	uxth	r3, r3
 800619a:	3b01      	subs	r3, #1
 800619c:	b29a      	uxth	r2, r3
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	86da      	strh	r2, [r3, #54]	@ 0x36
 80061a2:	e018      	b.n	80061d6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80061a4:	f7fe fa8e 	bl	80046c4 <HAL_GetTick>
 80061a8:	4602      	mov	r2, r0
 80061aa:	69fb      	ldr	r3, [r7, #28]
 80061ac:	1ad3      	subs	r3, r2, r3
 80061ae:	683a      	ldr	r2, [r7, #0]
 80061b0:	429a      	cmp	r2, r3
 80061b2:	d803      	bhi.n	80061bc <HAL_SPI_Transmit+0x20a>
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061ba:	d102      	bne.n	80061c2 <HAL_SPI_Transmit+0x210>
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d109      	bne.n	80061d6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2201      	movs	r2, #1
 80061c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2200      	movs	r2, #0
 80061ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80061d2:	2303      	movs	r3, #3
 80061d4:	e02d      	b.n	8006232 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80061da:	b29b      	uxth	r3, r3
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d1c6      	bne.n	800616e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80061e0:	69fa      	ldr	r2, [r7, #28]
 80061e2:	6839      	ldr	r1, [r7, #0]
 80061e4:	68f8      	ldr	r0, [r7, #12]
 80061e6:	f000 fbd9 	bl	800699c <SPI_EndRxTxTransaction>
 80061ea:	4603      	mov	r3, r0
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d002      	beq.n	80061f6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2220      	movs	r2, #32
 80061f4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	689b      	ldr	r3, [r3, #8]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d10a      	bne.n	8006214 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80061fe:	2300      	movs	r3, #0
 8006200:	617b      	str	r3, [r7, #20]
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	68db      	ldr	r3, [r3, #12]
 8006208:	617b      	str	r3, [r7, #20]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	617b      	str	r3, [r7, #20]
 8006212:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2200      	movs	r2, #0
 8006220:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006228:	2b00      	cmp	r3, #0
 800622a:	d001      	beq.n	8006230 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800622c:	2301      	movs	r3, #1
 800622e:	e000      	b.n	8006232 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8006230:	2300      	movs	r3, #0
  }
}
 8006232:	4618      	mov	r0, r3
 8006234:	3720      	adds	r7, #32
 8006236:	46bd      	mov	sp, r7
 8006238:	bd80      	pop	{r7, pc}

0800623a <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800623a:	b580      	push	{r7, lr}
 800623c:	b088      	sub	sp, #32
 800623e:	af02      	add	r7, sp, #8
 8006240:	60f8      	str	r0, [r7, #12]
 8006242:	60b9      	str	r1, [r7, #8]
 8006244:	603b      	str	r3, [r7, #0]
 8006246:	4613      	mov	r3, r2
 8006248:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006250:	b2db      	uxtb	r3, r3
 8006252:	2b01      	cmp	r3, #1
 8006254:	d001      	beq.n	800625a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8006256:	2302      	movs	r3, #2
 8006258:	e104      	b.n	8006464 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d002      	beq.n	8006266 <HAL_SPI_Receive+0x2c>
 8006260:	88fb      	ldrh	r3, [r7, #6]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d101      	bne.n	800626a <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8006266:	2301      	movs	r3, #1
 8006268:	e0fc      	b.n	8006464 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	685b      	ldr	r3, [r3, #4]
 800626e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006272:	d112      	bne.n	800629a <HAL_SPI_Receive+0x60>
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	689b      	ldr	r3, [r3, #8]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d10e      	bne.n	800629a <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	2204      	movs	r2, #4
 8006280:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006284:	88fa      	ldrh	r2, [r7, #6]
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	9300      	str	r3, [sp, #0]
 800628a:	4613      	mov	r3, r2
 800628c:	68ba      	ldr	r2, [r7, #8]
 800628e:	68b9      	ldr	r1, [r7, #8]
 8006290:	68f8      	ldr	r0, [r7, #12]
 8006292:	f000 f8eb 	bl	800646c <HAL_SPI_TransmitReceive>
 8006296:	4603      	mov	r3, r0
 8006298:	e0e4      	b.n	8006464 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800629a:	f7fe fa13 	bl	80046c4 <HAL_GetTick>
 800629e:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80062a6:	2b01      	cmp	r3, #1
 80062a8:	d101      	bne.n	80062ae <HAL_SPI_Receive+0x74>
 80062aa:	2302      	movs	r3, #2
 80062ac:	e0da      	b.n	8006464 <HAL_SPI_Receive+0x22a>
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	2201      	movs	r2, #1
 80062b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	2204      	movs	r2, #4
 80062ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	2200      	movs	r2, #0
 80062c2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	68ba      	ldr	r2, [r7, #8]
 80062c8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	88fa      	ldrh	r2, [r7, #6]
 80062ce:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	88fa      	ldrh	r2, [r7, #6]
 80062d4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	2200      	movs	r2, #0
 80062da:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	2200      	movs	r2, #0
 80062e0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	2200      	movs	r2, #0
 80062e6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2200      	movs	r2, #0
 80062ec:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2200      	movs	r2, #0
 80062f2:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062fc:	d10f      	bne.n	800631e <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	681a      	ldr	r2, [r3, #0]
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800630c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	681a      	ldr	r2, [r3, #0]
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800631c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006328:	2b40      	cmp	r3, #64	@ 0x40
 800632a:	d007      	beq.n	800633c <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	681a      	ldr	r2, [r3, #0]
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800633a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	68db      	ldr	r3, [r3, #12]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d170      	bne.n	8006426 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006344:	e035      	b.n	80063b2 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	f003 0301 	and.w	r3, r3, #1
 8006350:	2b01      	cmp	r3, #1
 8006352:	d115      	bne.n	8006380 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f103 020c 	add.w	r2, r3, #12
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006360:	7812      	ldrb	r2, [r2, #0]
 8006362:	b2d2      	uxtb	r2, r2
 8006364:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800636a:	1c5a      	adds	r2, r3, #1
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006374:	b29b      	uxth	r3, r3
 8006376:	3b01      	subs	r3, #1
 8006378:	b29a      	uxth	r2, r3
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800637e:	e018      	b.n	80063b2 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006380:	f7fe f9a0 	bl	80046c4 <HAL_GetTick>
 8006384:	4602      	mov	r2, r0
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	1ad3      	subs	r3, r2, r3
 800638a:	683a      	ldr	r2, [r7, #0]
 800638c:	429a      	cmp	r2, r3
 800638e:	d803      	bhi.n	8006398 <HAL_SPI_Receive+0x15e>
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006396:	d102      	bne.n	800639e <HAL_SPI_Receive+0x164>
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d109      	bne.n	80063b2 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2201      	movs	r2, #1
 80063a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2200      	movs	r2, #0
 80063aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80063ae:	2303      	movs	r3, #3
 80063b0:	e058      	b.n	8006464 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063b6:	b29b      	uxth	r3, r3
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d1c4      	bne.n	8006346 <HAL_SPI_Receive+0x10c>
 80063bc:	e038      	b.n	8006430 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	689b      	ldr	r3, [r3, #8]
 80063c4:	f003 0301 	and.w	r3, r3, #1
 80063c8:	2b01      	cmp	r3, #1
 80063ca:	d113      	bne.n	80063f4 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	68da      	ldr	r2, [r3, #12]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063d6:	b292      	uxth	r2, r2
 80063d8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063de:	1c9a      	adds	r2, r3, #2
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063e8:	b29b      	uxth	r3, r3
 80063ea:	3b01      	subs	r3, #1
 80063ec:	b29a      	uxth	r2, r3
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80063f2:	e018      	b.n	8006426 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80063f4:	f7fe f966 	bl	80046c4 <HAL_GetTick>
 80063f8:	4602      	mov	r2, r0
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	1ad3      	subs	r3, r2, r3
 80063fe:	683a      	ldr	r2, [r7, #0]
 8006400:	429a      	cmp	r2, r3
 8006402:	d803      	bhi.n	800640c <HAL_SPI_Receive+0x1d2>
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	f1b3 3fff 	cmp.w	r3, #4294967295
 800640a:	d102      	bne.n	8006412 <HAL_SPI_Receive+0x1d8>
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d109      	bne.n	8006426 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2201      	movs	r2, #1
 8006416:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2200      	movs	r2, #0
 800641e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006422:	2303      	movs	r3, #3
 8006424:	e01e      	b.n	8006464 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800642a:	b29b      	uxth	r3, r3
 800642c:	2b00      	cmp	r3, #0
 800642e:	d1c6      	bne.n	80063be <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006430:	697a      	ldr	r2, [r7, #20]
 8006432:	6839      	ldr	r1, [r7, #0]
 8006434:	68f8      	ldr	r0, [r7, #12]
 8006436:	f000 fa4b 	bl	80068d0 <SPI_EndRxTransaction>
 800643a:	4603      	mov	r3, r0
 800643c:	2b00      	cmp	r3, #0
 800643e:	d002      	beq.n	8006446 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2220      	movs	r2, #32
 8006444:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2201      	movs	r2, #1
 800644a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2200      	movs	r2, #0
 8006452:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800645a:	2b00      	cmp	r3, #0
 800645c:	d001      	beq.n	8006462 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800645e:	2301      	movs	r3, #1
 8006460:	e000      	b.n	8006464 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8006462:	2300      	movs	r3, #0
  }
}
 8006464:	4618      	mov	r0, r3
 8006466:	3718      	adds	r7, #24
 8006468:	46bd      	mov	sp, r7
 800646a:	bd80      	pop	{r7, pc}

0800646c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b08a      	sub	sp, #40	@ 0x28
 8006470:	af00      	add	r7, sp, #0
 8006472:	60f8      	str	r0, [r7, #12]
 8006474:	60b9      	str	r1, [r7, #8]
 8006476:	607a      	str	r2, [r7, #4]
 8006478:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800647a:	2301      	movs	r3, #1
 800647c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800647e:	f7fe f921 	bl	80046c4 <HAL_GetTick>
 8006482:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800648a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006492:	887b      	ldrh	r3, [r7, #2]
 8006494:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006496:	7ffb      	ldrb	r3, [r7, #31]
 8006498:	2b01      	cmp	r3, #1
 800649a:	d00c      	beq.n	80064b6 <HAL_SPI_TransmitReceive+0x4a>
 800649c:	69bb      	ldr	r3, [r7, #24]
 800649e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80064a2:	d106      	bne.n	80064b2 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	689b      	ldr	r3, [r3, #8]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d102      	bne.n	80064b2 <HAL_SPI_TransmitReceive+0x46>
 80064ac:	7ffb      	ldrb	r3, [r7, #31]
 80064ae:	2b04      	cmp	r3, #4
 80064b0:	d001      	beq.n	80064b6 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80064b2:	2302      	movs	r3, #2
 80064b4:	e17f      	b.n	80067b6 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d005      	beq.n	80064c8 <HAL_SPI_TransmitReceive+0x5c>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d002      	beq.n	80064c8 <HAL_SPI_TransmitReceive+0x5c>
 80064c2:	887b      	ldrh	r3, [r7, #2]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d101      	bne.n	80064cc <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80064c8:	2301      	movs	r3, #1
 80064ca:	e174      	b.n	80067b6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	d101      	bne.n	80064da <HAL_SPI_TransmitReceive+0x6e>
 80064d6:	2302      	movs	r3, #2
 80064d8:	e16d      	b.n	80067b6 <HAL_SPI_TransmitReceive+0x34a>
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2201      	movs	r2, #1
 80064de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80064e8:	b2db      	uxtb	r3, r3
 80064ea:	2b04      	cmp	r3, #4
 80064ec:	d003      	beq.n	80064f6 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2205      	movs	r2, #5
 80064f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2200      	movs	r2, #0
 80064fa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	687a      	ldr	r2, [r7, #4]
 8006500:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	887a      	ldrh	r2, [r7, #2]
 8006506:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	887a      	ldrh	r2, [r7, #2]
 800650c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	68ba      	ldr	r2, [r7, #8]
 8006512:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	887a      	ldrh	r2, [r7, #2]
 8006518:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	887a      	ldrh	r2, [r7, #2]
 800651e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	2200      	movs	r2, #0
 8006524:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	2200      	movs	r2, #0
 800652a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006536:	2b40      	cmp	r3, #64	@ 0x40
 8006538:	d007      	beq.n	800654a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	681a      	ldr	r2, [r3, #0]
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006548:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	68db      	ldr	r3, [r3, #12]
 800654e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006552:	d17e      	bne.n	8006652 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d002      	beq.n	8006562 <HAL_SPI_TransmitReceive+0xf6>
 800655c:	8afb      	ldrh	r3, [r7, #22]
 800655e:	2b01      	cmp	r3, #1
 8006560:	d16c      	bne.n	800663c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006566:	881a      	ldrh	r2, [r3, #0]
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006572:	1c9a      	adds	r2, r3, #2
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800657c:	b29b      	uxth	r3, r3
 800657e:	3b01      	subs	r3, #1
 8006580:	b29a      	uxth	r2, r3
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006586:	e059      	b.n	800663c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	689b      	ldr	r3, [r3, #8]
 800658e:	f003 0302 	and.w	r3, r3, #2
 8006592:	2b02      	cmp	r3, #2
 8006594:	d11b      	bne.n	80065ce <HAL_SPI_TransmitReceive+0x162>
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800659a:	b29b      	uxth	r3, r3
 800659c:	2b00      	cmp	r3, #0
 800659e:	d016      	beq.n	80065ce <HAL_SPI_TransmitReceive+0x162>
 80065a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a2:	2b01      	cmp	r3, #1
 80065a4:	d113      	bne.n	80065ce <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065aa:	881a      	ldrh	r2, [r3, #0]
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065b6:	1c9a      	adds	r2, r3, #2
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80065c0:	b29b      	uxth	r3, r3
 80065c2:	3b01      	subs	r3, #1
 80065c4:	b29a      	uxth	r2, r3
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80065ca:	2300      	movs	r3, #0
 80065cc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	689b      	ldr	r3, [r3, #8]
 80065d4:	f003 0301 	and.w	r3, r3, #1
 80065d8:	2b01      	cmp	r3, #1
 80065da:	d119      	bne.n	8006610 <HAL_SPI_TransmitReceive+0x1a4>
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065e0:	b29b      	uxth	r3, r3
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d014      	beq.n	8006610 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	68da      	ldr	r2, [r3, #12]
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065f0:	b292      	uxth	r2, r2
 80065f2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065f8:	1c9a      	adds	r2, r3, #2
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006602:	b29b      	uxth	r3, r3
 8006604:	3b01      	subs	r3, #1
 8006606:	b29a      	uxth	r2, r3
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800660c:	2301      	movs	r3, #1
 800660e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006610:	f7fe f858 	bl	80046c4 <HAL_GetTick>
 8006614:	4602      	mov	r2, r0
 8006616:	6a3b      	ldr	r3, [r7, #32]
 8006618:	1ad3      	subs	r3, r2, r3
 800661a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800661c:	429a      	cmp	r2, r3
 800661e:	d80d      	bhi.n	800663c <HAL_SPI_TransmitReceive+0x1d0>
 8006620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006622:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006626:	d009      	beq.n	800663c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	2201      	movs	r2, #1
 800662c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	2200      	movs	r2, #0
 8006634:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006638:	2303      	movs	r3, #3
 800663a:	e0bc      	b.n	80067b6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006640:	b29b      	uxth	r3, r3
 8006642:	2b00      	cmp	r3, #0
 8006644:	d1a0      	bne.n	8006588 <HAL_SPI_TransmitReceive+0x11c>
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800664a:	b29b      	uxth	r3, r3
 800664c:	2b00      	cmp	r3, #0
 800664e:	d19b      	bne.n	8006588 <HAL_SPI_TransmitReceive+0x11c>
 8006650:	e082      	b.n	8006758 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d002      	beq.n	8006660 <HAL_SPI_TransmitReceive+0x1f4>
 800665a:	8afb      	ldrh	r3, [r7, #22]
 800665c:	2b01      	cmp	r3, #1
 800665e:	d171      	bne.n	8006744 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	330c      	adds	r3, #12
 800666a:	7812      	ldrb	r2, [r2, #0]
 800666c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006672:	1c5a      	adds	r2, r3, #1
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800667c:	b29b      	uxth	r3, r3
 800667e:	3b01      	subs	r3, #1
 8006680:	b29a      	uxth	r2, r3
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006686:	e05d      	b.n	8006744 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	689b      	ldr	r3, [r3, #8]
 800668e:	f003 0302 	and.w	r3, r3, #2
 8006692:	2b02      	cmp	r3, #2
 8006694:	d11c      	bne.n	80066d0 <HAL_SPI_TransmitReceive+0x264>
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800669a:	b29b      	uxth	r3, r3
 800669c:	2b00      	cmp	r3, #0
 800669e:	d017      	beq.n	80066d0 <HAL_SPI_TransmitReceive+0x264>
 80066a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066a2:	2b01      	cmp	r3, #1
 80066a4:	d114      	bne.n	80066d0 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	330c      	adds	r3, #12
 80066b0:	7812      	ldrb	r2, [r2, #0]
 80066b2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066b8:	1c5a      	adds	r2, r3, #1
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80066c2:	b29b      	uxth	r3, r3
 80066c4:	3b01      	subs	r3, #1
 80066c6:	b29a      	uxth	r2, r3
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80066cc:	2300      	movs	r3, #0
 80066ce:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	689b      	ldr	r3, [r3, #8]
 80066d6:	f003 0301 	and.w	r3, r3, #1
 80066da:	2b01      	cmp	r3, #1
 80066dc:	d119      	bne.n	8006712 <HAL_SPI_TransmitReceive+0x2a6>
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066e2:	b29b      	uxth	r3, r3
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d014      	beq.n	8006712 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	68da      	ldr	r2, [r3, #12]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066f2:	b2d2      	uxtb	r2, r2
 80066f4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066fa:	1c5a      	adds	r2, r3, #1
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006704:	b29b      	uxth	r3, r3
 8006706:	3b01      	subs	r3, #1
 8006708:	b29a      	uxth	r2, r3
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800670e:	2301      	movs	r3, #1
 8006710:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006712:	f7fd ffd7 	bl	80046c4 <HAL_GetTick>
 8006716:	4602      	mov	r2, r0
 8006718:	6a3b      	ldr	r3, [r7, #32]
 800671a:	1ad3      	subs	r3, r2, r3
 800671c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800671e:	429a      	cmp	r2, r3
 8006720:	d803      	bhi.n	800672a <HAL_SPI_TransmitReceive+0x2be>
 8006722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006724:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006728:	d102      	bne.n	8006730 <HAL_SPI_TransmitReceive+0x2c4>
 800672a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800672c:	2b00      	cmp	r3, #0
 800672e:	d109      	bne.n	8006744 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2201      	movs	r2, #1
 8006734:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	2200      	movs	r2, #0
 800673c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006740:	2303      	movs	r3, #3
 8006742:	e038      	b.n	80067b6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006748:	b29b      	uxth	r3, r3
 800674a:	2b00      	cmp	r3, #0
 800674c:	d19c      	bne.n	8006688 <HAL_SPI_TransmitReceive+0x21c>
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006752:	b29b      	uxth	r3, r3
 8006754:	2b00      	cmp	r3, #0
 8006756:	d197      	bne.n	8006688 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006758:	6a3a      	ldr	r2, [r7, #32]
 800675a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800675c:	68f8      	ldr	r0, [r7, #12]
 800675e:	f000 f91d 	bl	800699c <SPI_EndRxTxTransaction>
 8006762:	4603      	mov	r3, r0
 8006764:	2b00      	cmp	r3, #0
 8006766:	d008      	beq.n	800677a <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	2220      	movs	r2, #32
 800676c:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2200      	movs	r2, #0
 8006772:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006776:	2301      	movs	r3, #1
 8006778:	e01d      	b.n	80067b6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	689b      	ldr	r3, [r3, #8]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d10a      	bne.n	8006798 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006782:	2300      	movs	r3, #0
 8006784:	613b      	str	r3, [r7, #16]
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	68db      	ldr	r3, [r3, #12]
 800678c:	613b      	str	r3, [r7, #16]
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	689b      	ldr	r3, [r3, #8]
 8006794:	613b      	str	r3, [r7, #16]
 8006796:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	2201      	movs	r2, #1
 800679c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	2200      	movs	r2, #0
 80067a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d001      	beq.n	80067b4 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80067b0:	2301      	movs	r3, #1
 80067b2:	e000      	b.n	80067b6 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80067b4:	2300      	movs	r3, #0
  }
}
 80067b6:	4618      	mov	r0, r3
 80067b8:	3728      	adds	r7, #40	@ 0x28
 80067ba:	46bd      	mov	sp, r7
 80067bc:	bd80      	pop	{r7, pc}
	...

080067c0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b088      	sub	sp, #32
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	60f8      	str	r0, [r7, #12]
 80067c8:	60b9      	str	r1, [r7, #8]
 80067ca:	603b      	str	r3, [r7, #0]
 80067cc:	4613      	mov	r3, r2
 80067ce:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80067d0:	f7fd ff78 	bl	80046c4 <HAL_GetTick>
 80067d4:	4602      	mov	r2, r0
 80067d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067d8:	1a9b      	subs	r3, r3, r2
 80067da:	683a      	ldr	r2, [r7, #0]
 80067dc:	4413      	add	r3, r2
 80067de:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80067e0:	f7fd ff70 	bl	80046c4 <HAL_GetTick>
 80067e4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80067e6:	4b39      	ldr	r3, [pc, #228]	@ (80068cc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	015b      	lsls	r3, r3, #5
 80067ec:	0d1b      	lsrs	r3, r3, #20
 80067ee:	69fa      	ldr	r2, [r7, #28]
 80067f0:	fb02 f303 	mul.w	r3, r2, r3
 80067f4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80067f6:	e055      	b.n	80068a4 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067fe:	d051      	beq.n	80068a4 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006800:	f7fd ff60 	bl	80046c4 <HAL_GetTick>
 8006804:	4602      	mov	r2, r0
 8006806:	69bb      	ldr	r3, [r7, #24]
 8006808:	1ad3      	subs	r3, r2, r3
 800680a:	69fa      	ldr	r2, [r7, #28]
 800680c:	429a      	cmp	r2, r3
 800680e:	d902      	bls.n	8006816 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006810:	69fb      	ldr	r3, [r7, #28]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d13d      	bne.n	8006892 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	685a      	ldr	r2, [r3, #4]
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006824:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800682e:	d111      	bne.n	8006854 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	689b      	ldr	r3, [r3, #8]
 8006834:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006838:	d004      	beq.n	8006844 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006842:	d107      	bne.n	8006854 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	681a      	ldr	r2, [r3, #0]
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006852:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006858:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800685c:	d10f      	bne.n	800687e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	681a      	ldr	r2, [r3, #0]
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800686c:	601a      	str	r2, [r3, #0]
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	681a      	ldr	r2, [r3, #0]
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800687c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2201      	movs	r2, #1
 8006882:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	2200      	movs	r2, #0
 800688a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800688e:	2303      	movs	r3, #3
 8006890:	e018      	b.n	80068c4 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d102      	bne.n	800689e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8006898:	2300      	movs	r3, #0
 800689a:	61fb      	str	r3, [r7, #28]
 800689c:	e002      	b.n	80068a4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	3b01      	subs	r3, #1
 80068a2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	689a      	ldr	r2, [r3, #8]
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	4013      	ands	r3, r2
 80068ae:	68ba      	ldr	r2, [r7, #8]
 80068b0:	429a      	cmp	r2, r3
 80068b2:	bf0c      	ite	eq
 80068b4:	2301      	moveq	r3, #1
 80068b6:	2300      	movne	r3, #0
 80068b8:	b2db      	uxtb	r3, r3
 80068ba:	461a      	mov	r2, r3
 80068bc:	79fb      	ldrb	r3, [r7, #7]
 80068be:	429a      	cmp	r2, r3
 80068c0:	d19a      	bne.n	80067f8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80068c2:	2300      	movs	r3, #0
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3720      	adds	r7, #32
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}
 80068cc:	20000008 	.word	0x20000008

080068d0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b086      	sub	sp, #24
 80068d4:	af02      	add	r7, sp, #8
 80068d6:	60f8      	str	r0, [r7, #12]
 80068d8:	60b9      	str	r1, [r7, #8]
 80068da:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80068e4:	d111      	bne.n	800690a <SPI_EndRxTransaction+0x3a>
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	689b      	ldr	r3, [r3, #8]
 80068ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80068ee:	d004      	beq.n	80068fa <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	689b      	ldr	r3, [r3, #8]
 80068f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068f8:	d107      	bne.n	800690a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	681a      	ldr	r2, [r3, #0]
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006908:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006912:	d12a      	bne.n	800696a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800691c:	d012      	beq.n	8006944 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	9300      	str	r3, [sp, #0]
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	2200      	movs	r2, #0
 8006926:	2180      	movs	r1, #128	@ 0x80
 8006928:	68f8      	ldr	r0, [r7, #12]
 800692a:	f7ff ff49 	bl	80067c0 <SPI_WaitFlagStateUntilTimeout>
 800692e:	4603      	mov	r3, r0
 8006930:	2b00      	cmp	r3, #0
 8006932:	d02d      	beq.n	8006990 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006938:	f043 0220 	orr.w	r2, r3, #32
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006940:	2303      	movs	r3, #3
 8006942:	e026      	b.n	8006992 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	9300      	str	r3, [sp, #0]
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	2200      	movs	r2, #0
 800694c:	2101      	movs	r1, #1
 800694e:	68f8      	ldr	r0, [r7, #12]
 8006950:	f7ff ff36 	bl	80067c0 <SPI_WaitFlagStateUntilTimeout>
 8006954:	4603      	mov	r3, r0
 8006956:	2b00      	cmp	r3, #0
 8006958:	d01a      	beq.n	8006990 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800695e:	f043 0220 	orr.w	r2, r3, #32
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006966:	2303      	movs	r3, #3
 8006968:	e013      	b.n	8006992 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	9300      	str	r3, [sp, #0]
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	2200      	movs	r2, #0
 8006972:	2101      	movs	r1, #1
 8006974:	68f8      	ldr	r0, [r7, #12]
 8006976:	f7ff ff23 	bl	80067c0 <SPI_WaitFlagStateUntilTimeout>
 800697a:	4603      	mov	r3, r0
 800697c:	2b00      	cmp	r3, #0
 800697e:	d007      	beq.n	8006990 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006984:	f043 0220 	orr.w	r2, r3, #32
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800698c:	2303      	movs	r3, #3
 800698e:	e000      	b.n	8006992 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006990:	2300      	movs	r3, #0
}
 8006992:	4618      	mov	r0, r3
 8006994:	3710      	adds	r7, #16
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}
	...

0800699c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b088      	sub	sp, #32
 80069a0:	af02      	add	r7, sp, #8
 80069a2:	60f8      	str	r0, [r7, #12]
 80069a4:	60b9      	str	r1, [r7, #8]
 80069a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	9300      	str	r3, [sp, #0]
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	2201      	movs	r2, #1
 80069b0:	2102      	movs	r1, #2
 80069b2:	68f8      	ldr	r0, [r7, #12]
 80069b4:	f7ff ff04 	bl	80067c0 <SPI_WaitFlagStateUntilTimeout>
 80069b8:	4603      	mov	r3, r0
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d007      	beq.n	80069ce <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069c2:	f043 0220 	orr.w	r2, r3, #32
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80069ca:	2303      	movs	r3, #3
 80069cc:	e032      	b.n	8006a34 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80069ce:	4b1b      	ldr	r3, [pc, #108]	@ (8006a3c <SPI_EndRxTxTransaction+0xa0>)
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a1b      	ldr	r2, [pc, #108]	@ (8006a40 <SPI_EndRxTxTransaction+0xa4>)
 80069d4:	fba2 2303 	umull	r2, r3, r2, r3
 80069d8:	0d5b      	lsrs	r3, r3, #21
 80069da:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80069de:	fb02 f303 	mul.w	r3, r2, r3
 80069e2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80069ec:	d112      	bne.n	8006a14 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	9300      	str	r3, [sp, #0]
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	2200      	movs	r2, #0
 80069f6:	2180      	movs	r1, #128	@ 0x80
 80069f8:	68f8      	ldr	r0, [r7, #12]
 80069fa:	f7ff fee1 	bl	80067c0 <SPI_WaitFlagStateUntilTimeout>
 80069fe:	4603      	mov	r3, r0
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d016      	beq.n	8006a32 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a08:	f043 0220 	orr.w	r2, r3, #32
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006a10:	2303      	movs	r3, #3
 8006a12:	e00f      	b.n	8006a34 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d00a      	beq.n	8006a30 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	3b01      	subs	r3, #1
 8006a1e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	689b      	ldr	r3, [r3, #8]
 8006a26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a2a:	2b80      	cmp	r3, #128	@ 0x80
 8006a2c:	d0f2      	beq.n	8006a14 <SPI_EndRxTxTransaction+0x78>
 8006a2e:	e000      	b.n	8006a32 <SPI_EndRxTxTransaction+0x96>
        break;
 8006a30:	bf00      	nop
  }

  return HAL_OK;
 8006a32:	2300      	movs	r3, #0
}
 8006a34:	4618      	mov	r0, r3
 8006a36:	3718      	adds	r7, #24
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	bd80      	pop	{r7, pc}
 8006a3c:	20000008 	.word	0x20000008
 8006a40:	165e9f81 	.word	0x165e9f81

08006a44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b082      	sub	sp, #8
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d101      	bne.n	8006a56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006a52:	2301      	movs	r3, #1
 8006a54:	e041      	b.n	8006ada <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a5c:	b2db      	uxtb	r3, r3
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d106      	bne.n	8006a70 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2200      	movs	r2, #0
 8006a66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	f7fd faa4 	bl	8003fb8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2202      	movs	r2, #2
 8006a74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681a      	ldr	r2, [r3, #0]
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	3304      	adds	r3, #4
 8006a80:	4619      	mov	r1, r3
 8006a82:	4610      	mov	r0, r2
 8006a84:	f000 fd7a 	bl	800757c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2201      	movs	r2, #1
 8006a94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2201      	movs	r2, #1
 8006a9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2201      	movs	r2, #1
 8006aa4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2201      	movs	r2, #1
 8006aac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2201      	movs	r2, #1
 8006ab4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2201      	movs	r2, #1
 8006abc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2201      	movs	r2, #1
 8006acc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ad8:	2300      	movs	r3, #0
}
 8006ada:	4618      	mov	r0, r3
 8006adc:	3708      	adds	r7, #8
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}

08006ae2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006ae2:	b580      	push	{r7, lr}
 8006ae4:	b082      	sub	sp, #8
 8006ae6:	af00      	add	r7, sp, #0
 8006ae8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d101      	bne.n	8006af4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006af0:	2301      	movs	r3, #1
 8006af2:	e041      	b.n	8006b78 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006afa:	b2db      	uxtb	r3, r3
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d106      	bne.n	8006b0e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2200      	movs	r2, #0
 8006b04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006b08:	6878      	ldr	r0, [r7, #4]
 8006b0a:	f000 f839 	bl	8006b80 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2202      	movs	r2, #2
 8006b12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681a      	ldr	r2, [r3, #0]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	3304      	adds	r3, #4
 8006b1e:	4619      	mov	r1, r3
 8006b20:	4610      	mov	r0, r2
 8006b22:	f000 fd2b 	bl	800757c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2201      	movs	r2, #1
 8006b2a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2201      	movs	r2, #1
 8006b32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2201      	movs	r2, #1
 8006b3a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2201      	movs	r2, #1
 8006b42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2201      	movs	r2, #1
 8006b4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2201      	movs	r2, #1
 8006b52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2201      	movs	r2, #1
 8006b5a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2201      	movs	r2, #1
 8006b62:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2201      	movs	r2, #1
 8006b6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2201      	movs	r2, #1
 8006b72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006b76:	2300      	movs	r3, #0
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	3708      	adds	r7, #8
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd80      	pop	{r7, pc}

08006b80 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006b80:	b480      	push	{r7}
 8006b82:	b083      	sub	sp, #12
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006b88:	bf00      	nop
 8006b8a:	370c      	adds	r7, #12
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b92:	4770      	bx	lr

08006b94 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b084      	sub	sp, #16
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
 8006b9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d109      	bne.n	8006bb8 <HAL_TIM_PWM_Start+0x24>
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006baa:	b2db      	uxtb	r3, r3
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	bf14      	ite	ne
 8006bb0:	2301      	movne	r3, #1
 8006bb2:	2300      	moveq	r3, #0
 8006bb4:	b2db      	uxtb	r3, r3
 8006bb6:	e022      	b.n	8006bfe <HAL_TIM_PWM_Start+0x6a>
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	2b04      	cmp	r3, #4
 8006bbc:	d109      	bne.n	8006bd2 <HAL_TIM_PWM_Start+0x3e>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006bc4:	b2db      	uxtb	r3, r3
 8006bc6:	2b01      	cmp	r3, #1
 8006bc8:	bf14      	ite	ne
 8006bca:	2301      	movne	r3, #1
 8006bcc:	2300      	moveq	r3, #0
 8006bce:	b2db      	uxtb	r3, r3
 8006bd0:	e015      	b.n	8006bfe <HAL_TIM_PWM_Start+0x6a>
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	2b08      	cmp	r3, #8
 8006bd6:	d109      	bne.n	8006bec <HAL_TIM_PWM_Start+0x58>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006bde:	b2db      	uxtb	r3, r3
 8006be0:	2b01      	cmp	r3, #1
 8006be2:	bf14      	ite	ne
 8006be4:	2301      	movne	r3, #1
 8006be6:	2300      	moveq	r3, #0
 8006be8:	b2db      	uxtb	r3, r3
 8006bea:	e008      	b.n	8006bfe <HAL_TIM_PWM_Start+0x6a>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bf2:	b2db      	uxtb	r3, r3
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	bf14      	ite	ne
 8006bf8:	2301      	movne	r3, #1
 8006bfa:	2300      	moveq	r3, #0
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d001      	beq.n	8006c06 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006c02:	2301      	movs	r3, #1
 8006c04:	e068      	b.n	8006cd8 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d104      	bne.n	8006c16 <HAL_TIM_PWM_Start+0x82>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2202      	movs	r2, #2
 8006c10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c14:	e013      	b.n	8006c3e <HAL_TIM_PWM_Start+0xaa>
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	2b04      	cmp	r3, #4
 8006c1a:	d104      	bne.n	8006c26 <HAL_TIM_PWM_Start+0x92>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2202      	movs	r2, #2
 8006c20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c24:	e00b      	b.n	8006c3e <HAL_TIM_PWM_Start+0xaa>
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	2b08      	cmp	r3, #8
 8006c2a:	d104      	bne.n	8006c36 <HAL_TIM_PWM_Start+0xa2>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2202      	movs	r2, #2
 8006c30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c34:	e003      	b.n	8006c3e <HAL_TIM_PWM_Start+0xaa>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2202      	movs	r2, #2
 8006c3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	2201      	movs	r2, #1
 8006c44:	6839      	ldr	r1, [r7, #0]
 8006c46:	4618      	mov	r0, r3
 8006c48:	f000 ff44 	bl	8007ad4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4a23      	ldr	r2, [pc, #140]	@ (8006ce0 <HAL_TIM_PWM_Start+0x14c>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d107      	bne.n	8006c66 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006c64:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	4a1d      	ldr	r2, [pc, #116]	@ (8006ce0 <HAL_TIM_PWM_Start+0x14c>)
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	d018      	beq.n	8006ca2 <HAL_TIM_PWM_Start+0x10e>
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c78:	d013      	beq.n	8006ca2 <HAL_TIM_PWM_Start+0x10e>
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	4a19      	ldr	r2, [pc, #100]	@ (8006ce4 <HAL_TIM_PWM_Start+0x150>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d00e      	beq.n	8006ca2 <HAL_TIM_PWM_Start+0x10e>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	4a17      	ldr	r2, [pc, #92]	@ (8006ce8 <HAL_TIM_PWM_Start+0x154>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d009      	beq.n	8006ca2 <HAL_TIM_PWM_Start+0x10e>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	4a16      	ldr	r2, [pc, #88]	@ (8006cec <HAL_TIM_PWM_Start+0x158>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d004      	beq.n	8006ca2 <HAL_TIM_PWM_Start+0x10e>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4a14      	ldr	r2, [pc, #80]	@ (8006cf0 <HAL_TIM_PWM_Start+0x15c>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d111      	bne.n	8006cc6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	689b      	ldr	r3, [r3, #8]
 8006ca8:	f003 0307 	and.w	r3, r3, #7
 8006cac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	2b06      	cmp	r3, #6
 8006cb2:	d010      	beq.n	8006cd6 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	681a      	ldr	r2, [r3, #0]
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f042 0201 	orr.w	r2, r2, #1
 8006cc2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cc4:	e007      	b.n	8006cd6 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	681a      	ldr	r2, [r3, #0]
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f042 0201 	orr.w	r2, r2, #1
 8006cd4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006cd6:	2300      	movs	r3, #0
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	3710      	adds	r7, #16
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd80      	pop	{r7, pc}
 8006ce0:	40010000 	.word	0x40010000
 8006ce4:	40000400 	.word	0x40000400
 8006ce8:	40000800 	.word	0x40000800
 8006cec:	40000c00 	.word	0x40000c00
 8006cf0:	40014000 	.word	0x40014000

08006cf4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b082      	sub	sp, #8
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
 8006cfc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	2200      	movs	r2, #0
 8006d04:	6839      	ldr	r1, [r7, #0]
 8006d06:	4618      	mov	r0, r3
 8006d08:	f000 fee4 	bl	8007ad4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a29      	ldr	r2, [pc, #164]	@ (8006db8 <HAL_TIM_PWM_Stop+0xc4>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d117      	bne.n	8006d46 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	6a1a      	ldr	r2, [r3, #32]
 8006d1c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006d20:	4013      	ands	r3, r2
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d10f      	bne.n	8006d46 <HAL_TIM_PWM_Stop+0x52>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	6a1a      	ldr	r2, [r3, #32]
 8006d2c:	f240 4344 	movw	r3, #1092	@ 0x444
 8006d30:	4013      	ands	r3, r2
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d107      	bne.n	8006d46 <HAL_TIM_PWM_Stop+0x52>
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006d44:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	6a1a      	ldr	r2, [r3, #32]
 8006d4c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006d50:	4013      	ands	r3, r2
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d10f      	bne.n	8006d76 <HAL_TIM_PWM_Stop+0x82>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	6a1a      	ldr	r2, [r3, #32]
 8006d5c:	f240 4344 	movw	r3, #1092	@ 0x444
 8006d60:	4013      	ands	r3, r2
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d107      	bne.n	8006d76 <HAL_TIM_PWM_Stop+0x82>
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	681a      	ldr	r2, [r3, #0]
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f022 0201 	bic.w	r2, r2, #1
 8006d74:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d104      	bne.n	8006d86 <HAL_TIM_PWM_Stop+0x92>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2201      	movs	r2, #1
 8006d80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d84:	e013      	b.n	8006dae <HAL_TIM_PWM_Stop+0xba>
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	2b04      	cmp	r3, #4
 8006d8a:	d104      	bne.n	8006d96 <HAL_TIM_PWM_Stop+0xa2>
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2201      	movs	r2, #1
 8006d90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006d94:	e00b      	b.n	8006dae <HAL_TIM_PWM_Stop+0xba>
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	2b08      	cmp	r3, #8
 8006d9a:	d104      	bne.n	8006da6 <HAL_TIM_PWM_Stop+0xb2>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2201      	movs	r2, #1
 8006da0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006da4:	e003      	b.n	8006dae <HAL_TIM_PWM_Stop+0xba>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2201      	movs	r2, #1
 8006daa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8006dae:	2300      	movs	r3, #0
}
 8006db0:	4618      	mov	r0, r3
 8006db2:	3708      	adds	r7, #8
 8006db4:	46bd      	mov	sp, r7
 8006db6:	bd80      	pop	{r7, pc}
 8006db8:	40010000 	.word	0x40010000

08006dbc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	b086      	sub	sp, #24
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
 8006dc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d101      	bne.n	8006dd0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006dcc:	2301      	movs	r3, #1
 8006dce:	e097      	b.n	8006f00 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006dd6:	b2db      	uxtb	r3, r3
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d106      	bne.n	8006dea <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2200      	movs	r2, #0
 8006de0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006de4:	6878      	ldr	r0, [r7, #4]
 8006de6:	f7fd f925 	bl	8004034 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2202      	movs	r2, #2
 8006dee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	689b      	ldr	r3, [r3, #8]
 8006df8:	687a      	ldr	r2, [r7, #4]
 8006dfa:	6812      	ldr	r2, [r2, #0]
 8006dfc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006e00:	f023 0307 	bic.w	r3, r3, #7
 8006e04:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681a      	ldr	r2, [r3, #0]
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	3304      	adds	r3, #4
 8006e0e:	4619      	mov	r1, r3
 8006e10:	4610      	mov	r0, r2
 8006e12:	f000 fbb3 	bl	800757c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	689b      	ldr	r3, [r3, #8]
 8006e1c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	699b      	ldr	r3, [r3, #24]
 8006e24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	6a1b      	ldr	r3, [r3, #32]
 8006e2c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	697a      	ldr	r2, [r7, #20]
 8006e34:	4313      	orrs	r3, r2
 8006e36:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006e38:	693b      	ldr	r3, [r7, #16]
 8006e3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e3e:	f023 0303 	bic.w	r3, r3, #3
 8006e42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	689a      	ldr	r2, [r3, #8]
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	699b      	ldr	r3, [r3, #24]
 8006e4c:	021b      	lsls	r3, r3, #8
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	693a      	ldr	r2, [r7, #16]
 8006e52:	4313      	orrs	r3, r2
 8006e54:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006e56:	693b      	ldr	r3, [r7, #16]
 8006e58:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006e5c:	f023 030c 	bic.w	r3, r3, #12
 8006e60:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006e62:	693b      	ldr	r3, [r7, #16]
 8006e64:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006e68:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006e6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	68da      	ldr	r2, [r3, #12]
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	69db      	ldr	r3, [r3, #28]
 8006e76:	021b      	lsls	r3, r3, #8
 8006e78:	4313      	orrs	r3, r2
 8006e7a:	693a      	ldr	r2, [r7, #16]
 8006e7c:	4313      	orrs	r3, r2
 8006e7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	691b      	ldr	r3, [r3, #16]
 8006e84:	011a      	lsls	r2, r3, #4
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	6a1b      	ldr	r3, [r3, #32]
 8006e8a:	031b      	lsls	r3, r3, #12
 8006e8c:	4313      	orrs	r3, r2
 8006e8e:	693a      	ldr	r2, [r7, #16]
 8006e90:	4313      	orrs	r3, r2
 8006e92:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8006e9a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006ea2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	685a      	ldr	r2, [r3, #4]
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	695b      	ldr	r3, [r3, #20]
 8006eac:	011b      	lsls	r3, r3, #4
 8006eae:	4313      	orrs	r3, r2
 8006eb0:	68fa      	ldr	r2, [r7, #12]
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	697a      	ldr	r2, [r7, #20]
 8006ebc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	693a      	ldr	r2, [r7, #16]
 8006ec4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	68fa      	ldr	r2, [r7, #12]
 8006ecc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2201      	movs	r2, #1
 8006eda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2201      	movs	r2, #1
 8006ee2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2201      	movs	r2, #1
 8006eea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2201      	movs	r2, #1
 8006ef2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2201      	movs	r2, #1
 8006efa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006efe:	2300      	movs	r3, #0
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3718      	adds	r7, #24
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}

08006f08 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b084      	sub	sp, #16
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006f18:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006f20:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006f28:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006f30:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d110      	bne.n	8006f5a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f38:	7bfb      	ldrb	r3, [r7, #15]
 8006f3a:	2b01      	cmp	r3, #1
 8006f3c:	d102      	bne.n	8006f44 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006f3e:	7b7b      	ldrb	r3, [r7, #13]
 8006f40:	2b01      	cmp	r3, #1
 8006f42:	d001      	beq.n	8006f48 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006f44:	2301      	movs	r3, #1
 8006f46:	e069      	b.n	800701c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2202      	movs	r2, #2
 8006f4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2202      	movs	r2, #2
 8006f54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f58:	e031      	b.n	8006fbe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	2b04      	cmp	r3, #4
 8006f5e:	d110      	bne.n	8006f82 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f60:	7bbb      	ldrb	r3, [r7, #14]
 8006f62:	2b01      	cmp	r3, #1
 8006f64:	d102      	bne.n	8006f6c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006f66:	7b3b      	ldrb	r3, [r7, #12]
 8006f68:	2b01      	cmp	r3, #1
 8006f6a:	d001      	beq.n	8006f70 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	e055      	b.n	800701c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2202      	movs	r2, #2
 8006f74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2202      	movs	r2, #2
 8006f7c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006f80:	e01d      	b.n	8006fbe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f82:	7bfb      	ldrb	r3, [r7, #15]
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	d108      	bne.n	8006f9a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f88:	7bbb      	ldrb	r3, [r7, #14]
 8006f8a:	2b01      	cmp	r3, #1
 8006f8c:	d105      	bne.n	8006f9a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f8e:	7b7b      	ldrb	r3, [r7, #13]
 8006f90:	2b01      	cmp	r3, #1
 8006f92:	d102      	bne.n	8006f9a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006f94:	7b3b      	ldrb	r3, [r7, #12]
 8006f96:	2b01      	cmp	r3, #1
 8006f98:	d001      	beq.n	8006f9e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	e03e      	b.n	800701c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2202      	movs	r2, #2
 8006fa2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2202      	movs	r2, #2
 8006faa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2202      	movs	r2, #2
 8006fb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2202      	movs	r2, #2
 8006fba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d003      	beq.n	8006fcc <HAL_TIM_Encoder_Start+0xc4>
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	2b04      	cmp	r3, #4
 8006fc8:	d008      	beq.n	8006fdc <HAL_TIM_Encoder_Start+0xd4>
 8006fca:	e00f      	b.n	8006fec <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	2100      	movs	r1, #0
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	f000 fd7d 	bl	8007ad4 <TIM_CCxChannelCmd>
      break;
 8006fda:	e016      	b.n	800700a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	2201      	movs	r2, #1
 8006fe2:	2104      	movs	r1, #4
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	f000 fd75 	bl	8007ad4 <TIM_CCxChannelCmd>
      break;
 8006fea:	e00e      	b.n	800700a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	2201      	movs	r2, #1
 8006ff2:	2100      	movs	r1, #0
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	f000 fd6d 	bl	8007ad4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	2201      	movs	r2, #1
 8007000:	2104      	movs	r1, #4
 8007002:	4618      	mov	r0, r3
 8007004:	f000 fd66 	bl	8007ad4 <TIM_CCxChannelCmd>
      break;
 8007008:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	681a      	ldr	r2, [r3, #0]
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f042 0201 	orr.w	r2, r2, #1
 8007018:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800701a:	2300      	movs	r3, #0
}
 800701c:	4618      	mov	r0, r3
 800701e:	3710      	adds	r7, #16
 8007020:	46bd      	mov	sp, r7
 8007022:	bd80      	pop	{r7, pc}

08007024 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b084      	sub	sp, #16
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	68db      	ldr	r3, [r3, #12]
 8007032:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	691b      	ldr	r3, [r3, #16]
 800703a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	f003 0302 	and.w	r3, r3, #2
 8007042:	2b00      	cmp	r3, #0
 8007044:	d020      	beq.n	8007088 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	f003 0302 	and.w	r3, r3, #2
 800704c:	2b00      	cmp	r3, #0
 800704e:	d01b      	beq.n	8007088 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f06f 0202 	mvn.w	r2, #2
 8007058:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2201      	movs	r2, #1
 800705e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	699b      	ldr	r3, [r3, #24]
 8007066:	f003 0303 	and.w	r3, r3, #3
 800706a:	2b00      	cmp	r3, #0
 800706c:	d003      	beq.n	8007076 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800706e:	6878      	ldr	r0, [r7, #4]
 8007070:	f000 fa65 	bl	800753e <HAL_TIM_IC_CaptureCallback>
 8007074:	e005      	b.n	8007082 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	f000 fa57 	bl	800752a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800707c:	6878      	ldr	r0, [r7, #4]
 800707e:	f000 fa68 	bl	8007552 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2200      	movs	r2, #0
 8007086:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	f003 0304 	and.w	r3, r3, #4
 800708e:	2b00      	cmp	r3, #0
 8007090:	d020      	beq.n	80070d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	f003 0304 	and.w	r3, r3, #4
 8007098:	2b00      	cmp	r3, #0
 800709a:	d01b      	beq.n	80070d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f06f 0204 	mvn.w	r2, #4
 80070a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2202      	movs	r2, #2
 80070aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	699b      	ldr	r3, [r3, #24]
 80070b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d003      	beq.n	80070c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f000 fa3f 	bl	800753e <HAL_TIM_IC_CaptureCallback>
 80070c0:	e005      	b.n	80070ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	f000 fa31 	bl	800752a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070c8:	6878      	ldr	r0, [r7, #4]
 80070ca:	f000 fa42 	bl	8007552 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2200      	movs	r2, #0
 80070d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	f003 0308 	and.w	r3, r3, #8
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d020      	beq.n	8007120 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	f003 0308 	and.w	r3, r3, #8
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d01b      	beq.n	8007120 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f06f 0208 	mvn.w	r2, #8
 80070f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2204      	movs	r2, #4
 80070f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	69db      	ldr	r3, [r3, #28]
 80070fe:	f003 0303 	and.w	r3, r3, #3
 8007102:	2b00      	cmp	r3, #0
 8007104:	d003      	beq.n	800710e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007106:	6878      	ldr	r0, [r7, #4]
 8007108:	f000 fa19 	bl	800753e <HAL_TIM_IC_CaptureCallback>
 800710c:	e005      	b.n	800711a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800710e:	6878      	ldr	r0, [r7, #4]
 8007110:	f000 fa0b 	bl	800752a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	f000 fa1c 	bl	8007552 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2200      	movs	r2, #0
 800711e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	f003 0310 	and.w	r3, r3, #16
 8007126:	2b00      	cmp	r3, #0
 8007128:	d020      	beq.n	800716c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	f003 0310 	and.w	r3, r3, #16
 8007130:	2b00      	cmp	r3, #0
 8007132:	d01b      	beq.n	800716c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f06f 0210 	mvn.w	r2, #16
 800713c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2208      	movs	r2, #8
 8007142:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	69db      	ldr	r3, [r3, #28]
 800714a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800714e:	2b00      	cmp	r3, #0
 8007150:	d003      	beq.n	800715a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f000 f9f3 	bl	800753e <HAL_TIM_IC_CaptureCallback>
 8007158:	e005      	b.n	8007166 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	f000 f9e5 	bl	800752a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f000 f9f6 	bl	8007552 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2200      	movs	r2, #0
 800716a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	f003 0301 	and.w	r3, r3, #1
 8007172:	2b00      	cmp	r3, #0
 8007174:	d00c      	beq.n	8007190 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	f003 0301 	and.w	r3, r3, #1
 800717c:	2b00      	cmp	r3, #0
 800717e:	d007      	beq.n	8007190 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f06f 0201 	mvn.w	r2, #1
 8007188:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f000 f9c3 	bl	8007516 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007196:	2b00      	cmp	r3, #0
 8007198:	d00c      	beq.n	80071b4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d007      	beq.n	80071b4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80071ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f000 fd80 	bl	8007cb4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d00c      	beq.n	80071d8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d007      	beq.n	80071d8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80071d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80071d2:	6878      	ldr	r0, [r7, #4]
 80071d4:	f000 f9c7 	bl	8007566 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	f003 0320 	and.w	r3, r3, #32
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d00c      	beq.n	80071fc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	f003 0320 	and.w	r3, r3, #32
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d007      	beq.n	80071fc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f06f 0220 	mvn.w	r2, #32
 80071f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80071f6:	6878      	ldr	r0, [r7, #4]
 80071f8:	f000 fd52 	bl	8007ca0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80071fc:	bf00      	nop
 80071fe:	3710      	adds	r7, #16
 8007200:	46bd      	mov	sp, r7
 8007202:	bd80      	pop	{r7, pc}

08007204 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	b086      	sub	sp, #24
 8007208:	af00      	add	r7, sp, #0
 800720a:	60f8      	str	r0, [r7, #12]
 800720c:	60b9      	str	r1, [r7, #8]
 800720e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007210:	2300      	movs	r3, #0
 8007212:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800721a:	2b01      	cmp	r3, #1
 800721c:	d101      	bne.n	8007222 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800721e:	2302      	movs	r3, #2
 8007220:	e0ae      	b.n	8007380 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	2201      	movs	r2, #1
 8007226:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2b0c      	cmp	r3, #12
 800722e:	f200 809f 	bhi.w	8007370 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007232:	a201      	add	r2, pc, #4	@ (adr r2, 8007238 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007238:	0800726d 	.word	0x0800726d
 800723c:	08007371 	.word	0x08007371
 8007240:	08007371 	.word	0x08007371
 8007244:	08007371 	.word	0x08007371
 8007248:	080072ad 	.word	0x080072ad
 800724c:	08007371 	.word	0x08007371
 8007250:	08007371 	.word	0x08007371
 8007254:	08007371 	.word	0x08007371
 8007258:	080072ef 	.word	0x080072ef
 800725c:	08007371 	.word	0x08007371
 8007260:	08007371 	.word	0x08007371
 8007264:	08007371 	.word	0x08007371
 8007268:	0800732f 	.word	0x0800732f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	68b9      	ldr	r1, [r7, #8]
 8007272:	4618      	mov	r0, r3
 8007274:	f000 fa08 	bl	8007688 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	699a      	ldr	r2, [r3, #24]
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f042 0208 	orr.w	r2, r2, #8
 8007286:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	699a      	ldr	r2, [r3, #24]
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f022 0204 	bic.w	r2, r2, #4
 8007296:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	6999      	ldr	r1, [r3, #24]
 800729e:	68bb      	ldr	r3, [r7, #8]
 80072a0:	691a      	ldr	r2, [r3, #16]
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	430a      	orrs	r2, r1
 80072a8:	619a      	str	r2, [r3, #24]
      break;
 80072aa:	e064      	b.n	8007376 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	68b9      	ldr	r1, [r7, #8]
 80072b2:	4618      	mov	r0, r3
 80072b4:	f000 fa4e 	bl	8007754 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	699a      	ldr	r2, [r3, #24]
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80072c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	699a      	ldr	r2, [r3, #24]
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80072d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	6999      	ldr	r1, [r3, #24]
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	691b      	ldr	r3, [r3, #16]
 80072e2:	021a      	lsls	r2, r3, #8
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	430a      	orrs	r2, r1
 80072ea:	619a      	str	r2, [r3, #24]
      break;
 80072ec:	e043      	b.n	8007376 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	68b9      	ldr	r1, [r7, #8]
 80072f4:	4618      	mov	r0, r3
 80072f6:	f000 fa99 	bl	800782c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	69da      	ldr	r2, [r3, #28]
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f042 0208 	orr.w	r2, r2, #8
 8007308:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	69da      	ldr	r2, [r3, #28]
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f022 0204 	bic.w	r2, r2, #4
 8007318:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	69d9      	ldr	r1, [r3, #28]
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	691a      	ldr	r2, [r3, #16]
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	430a      	orrs	r2, r1
 800732a:	61da      	str	r2, [r3, #28]
      break;
 800732c:	e023      	b.n	8007376 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	68b9      	ldr	r1, [r7, #8]
 8007334:	4618      	mov	r0, r3
 8007336:	f000 fae3 	bl	8007900 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	69da      	ldr	r2, [r3, #28]
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007348:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	69da      	ldr	r2, [r3, #28]
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007358:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	69d9      	ldr	r1, [r3, #28]
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	691b      	ldr	r3, [r3, #16]
 8007364:	021a      	lsls	r2, r3, #8
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	430a      	orrs	r2, r1
 800736c:	61da      	str	r2, [r3, #28]
      break;
 800736e:	e002      	b.n	8007376 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007370:	2301      	movs	r3, #1
 8007372:	75fb      	strb	r3, [r7, #23]
      break;
 8007374:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	2200      	movs	r2, #0
 800737a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800737e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007380:	4618      	mov	r0, r3
 8007382:	3718      	adds	r7, #24
 8007384:	46bd      	mov	sp, r7
 8007386:	bd80      	pop	{r7, pc}

08007388 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b084      	sub	sp, #16
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
 8007390:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007392:	2300      	movs	r3, #0
 8007394:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800739c:	2b01      	cmp	r3, #1
 800739e:	d101      	bne.n	80073a4 <HAL_TIM_ConfigClockSource+0x1c>
 80073a0:	2302      	movs	r3, #2
 80073a2:	e0b4      	b.n	800750e <HAL_TIM_ConfigClockSource+0x186>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2201      	movs	r2, #1
 80073a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2202      	movs	r2, #2
 80073b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	689b      	ldr	r3, [r3, #8]
 80073ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80073c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80073ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	68ba      	ldr	r2, [r7, #8]
 80073d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073dc:	d03e      	beq.n	800745c <HAL_TIM_ConfigClockSource+0xd4>
 80073de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073e2:	f200 8087 	bhi.w	80074f4 <HAL_TIM_ConfigClockSource+0x16c>
 80073e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073ea:	f000 8086 	beq.w	80074fa <HAL_TIM_ConfigClockSource+0x172>
 80073ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073f2:	d87f      	bhi.n	80074f4 <HAL_TIM_ConfigClockSource+0x16c>
 80073f4:	2b70      	cmp	r3, #112	@ 0x70
 80073f6:	d01a      	beq.n	800742e <HAL_TIM_ConfigClockSource+0xa6>
 80073f8:	2b70      	cmp	r3, #112	@ 0x70
 80073fa:	d87b      	bhi.n	80074f4 <HAL_TIM_ConfigClockSource+0x16c>
 80073fc:	2b60      	cmp	r3, #96	@ 0x60
 80073fe:	d050      	beq.n	80074a2 <HAL_TIM_ConfigClockSource+0x11a>
 8007400:	2b60      	cmp	r3, #96	@ 0x60
 8007402:	d877      	bhi.n	80074f4 <HAL_TIM_ConfigClockSource+0x16c>
 8007404:	2b50      	cmp	r3, #80	@ 0x50
 8007406:	d03c      	beq.n	8007482 <HAL_TIM_ConfigClockSource+0xfa>
 8007408:	2b50      	cmp	r3, #80	@ 0x50
 800740a:	d873      	bhi.n	80074f4 <HAL_TIM_ConfigClockSource+0x16c>
 800740c:	2b40      	cmp	r3, #64	@ 0x40
 800740e:	d058      	beq.n	80074c2 <HAL_TIM_ConfigClockSource+0x13a>
 8007410:	2b40      	cmp	r3, #64	@ 0x40
 8007412:	d86f      	bhi.n	80074f4 <HAL_TIM_ConfigClockSource+0x16c>
 8007414:	2b30      	cmp	r3, #48	@ 0x30
 8007416:	d064      	beq.n	80074e2 <HAL_TIM_ConfigClockSource+0x15a>
 8007418:	2b30      	cmp	r3, #48	@ 0x30
 800741a:	d86b      	bhi.n	80074f4 <HAL_TIM_ConfigClockSource+0x16c>
 800741c:	2b20      	cmp	r3, #32
 800741e:	d060      	beq.n	80074e2 <HAL_TIM_ConfigClockSource+0x15a>
 8007420:	2b20      	cmp	r3, #32
 8007422:	d867      	bhi.n	80074f4 <HAL_TIM_ConfigClockSource+0x16c>
 8007424:	2b00      	cmp	r3, #0
 8007426:	d05c      	beq.n	80074e2 <HAL_TIM_ConfigClockSource+0x15a>
 8007428:	2b10      	cmp	r3, #16
 800742a:	d05a      	beq.n	80074e2 <HAL_TIM_ConfigClockSource+0x15a>
 800742c:	e062      	b.n	80074f4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800743e:	f000 fb29 	bl	8007a94 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	689b      	ldr	r3, [r3, #8]
 8007448:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007450:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	68ba      	ldr	r2, [r7, #8]
 8007458:	609a      	str	r2, [r3, #8]
      break;
 800745a:	e04f      	b.n	80074fc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800746c:	f000 fb12 	bl	8007a94 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	689a      	ldr	r2, [r3, #8]
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800747e:	609a      	str	r2, [r3, #8]
      break;
 8007480:	e03c      	b.n	80074fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800748e:	461a      	mov	r2, r3
 8007490:	f000 fa86 	bl	80079a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	2150      	movs	r1, #80	@ 0x50
 800749a:	4618      	mov	r0, r3
 800749c:	f000 fadf 	bl	8007a5e <TIM_ITRx_SetConfig>
      break;
 80074a0:	e02c      	b.n	80074fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80074ae:	461a      	mov	r2, r3
 80074b0:	f000 faa5 	bl	80079fe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	2160      	movs	r1, #96	@ 0x60
 80074ba:	4618      	mov	r0, r3
 80074bc:	f000 facf 	bl	8007a5e <TIM_ITRx_SetConfig>
      break;
 80074c0:	e01c      	b.n	80074fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80074ce:	461a      	mov	r2, r3
 80074d0:	f000 fa66 	bl	80079a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	2140      	movs	r1, #64	@ 0x40
 80074da:	4618      	mov	r0, r3
 80074dc:	f000 fabf 	bl	8007a5e <TIM_ITRx_SetConfig>
      break;
 80074e0:	e00c      	b.n	80074fc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681a      	ldr	r2, [r3, #0]
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	4619      	mov	r1, r3
 80074ec:	4610      	mov	r0, r2
 80074ee:	f000 fab6 	bl	8007a5e <TIM_ITRx_SetConfig>
      break;
 80074f2:	e003      	b.n	80074fc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80074f4:	2301      	movs	r3, #1
 80074f6:	73fb      	strb	r3, [r7, #15]
      break;
 80074f8:	e000      	b.n	80074fc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80074fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2201      	movs	r2, #1
 8007500:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2200      	movs	r2, #0
 8007508:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800750c:	7bfb      	ldrb	r3, [r7, #15]
}
 800750e:	4618      	mov	r0, r3
 8007510:	3710      	adds	r7, #16
 8007512:	46bd      	mov	sp, r7
 8007514:	bd80      	pop	{r7, pc}

08007516 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007516:	b480      	push	{r7}
 8007518:	b083      	sub	sp, #12
 800751a:	af00      	add	r7, sp, #0
 800751c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800751e:	bf00      	nop
 8007520:	370c      	adds	r7, #12
 8007522:	46bd      	mov	sp, r7
 8007524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007528:	4770      	bx	lr

0800752a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800752a:	b480      	push	{r7}
 800752c:	b083      	sub	sp, #12
 800752e:	af00      	add	r7, sp, #0
 8007530:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007532:	bf00      	nop
 8007534:	370c      	adds	r7, #12
 8007536:	46bd      	mov	sp, r7
 8007538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753c:	4770      	bx	lr

0800753e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800753e:	b480      	push	{r7}
 8007540:	b083      	sub	sp, #12
 8007542:	af00      	add	r7, sp, #0
 8007544:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007546:	bf00      	nop
 8007548:	370c      	adds	r7, #12
 800754a:	46bd      	mov	sp, r7
 800754c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007550:	4770      	bx	lr

08007552 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007552:	b480      	push	{r7}
 8007554:	b083      	sub	sp, #12
 8007556:	af00      	add	r7, sp, #0
 8007558:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800755a:	bf00      	nop
 800755c:	370c      	adds	r7, #12
 800755e:	46bd      	mov	sp, r7
 8007560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007564:	4770      	bx	lr

08007566 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007566:	b480      	push	{r7}
 8007568:	b083      	sub	sp, #12
 800756a:	af00      	add	r7, sp, #0
 800756c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800756e:	bf00      	nop
 8007570:	370c      	adds	r7, #12
 8007572:	46bd      	mov	sp, r7
 8007574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007578:	4770      	bx	lr
	...

0800757c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800757c:	b480      	push	{r7}
 800757e:	b085      	sub	sp, #20
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
 8007584:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	4a37      	ldr	r2, [pc, #220]	@ (800766c <TIM_Base_SetConfig+0xf0>)
 8007590:	4293      	cmp	r3, r2
 8007592:	d00f      	beq.n	80075b4 <TIM_Base_SetConfig+0x38>
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800759a:	d00b      	beq.n	80075b4 <TIM_Base_SetConfig+0x38>
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	4a34      	ldr	r2, [pc, #208]	@ (8007670 <TIM_Base_SetConfig+0xf4>)
 80075a0:	4293      	cmp	r3, r2
 80075a2:	d007      	beq.n	80075b4 <TIM_Base_SetConfig+0x38>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	4a33      	ldr	r2, [pc, #204]	@ (8007674 <TIM_Base_SetConfig+0xf8>)
 80075a8:	4293      	cmp	r3, r2
 80075aa:	d003      	beq.n	80075b4 <TIM_Base_SetConfig+0x38>
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	4a32      	ldr	r2, [pc, #200]	@ (8007678 <TIM_Base_SetConfig+0xfc>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d108      	bne.n	80075c6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	685b      	ldr	r3, [r3, #4]
 80075c0:	68fa      	ldr	r2, [r7, #12]
 80075c2:	4313      	orrs	r3, r2
 80075c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	4a28      	ldr	r2, [pc, #160]	@ (800766c <TIM_Base_SetConfig+0xf0>)
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d01b      	beq.n	8007606 <TIM_Base_SetConfig+0x8a>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075d4:	d017      	beq.n	8007606 <TIM_Base_SetConfig+0x8a>
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	4a25      	ldr	r2, [pc, #148]	@ (8007670 <TIM_Base_SetConfig+0xf4>)
 80075da:	4293      	cmp	r3, r2
 80075dc:	d013      	beq.n	8007606 <TIM_Base_SetConfig+0x8a>
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	4a24      	ldr	r2, [pc, #144]	@ (8007674 <TIM_Base_SetConfig+0xf8>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d00f      	beq.n	8007606 <TIM_Base_SetConfig+0x8a>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	4a23      	ldr	r2, [pc, #140]	@ (8007678 <TIM_Base_SetConfig+0xfc>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d00b      	beq.n	8007606 <TIM_Base_SetConfig+0x8a>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	4a22      	ldr	r2, [pc, #136]	@ (800767c <TIM_Base_SetConfig+0x100>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d007      	beq.n	8007606 <TIM_Base_SetConfig+0x8a>
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	4a21      	ldr	r2, [pc, #132]	@ (8007680 <TIM_Base_SetConfig+0x104>)
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d003      	beq.n	8007606 <TIM_Base_SetConfig+0x8a>
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	4a20      	ldr	r2, [pc, #128]	@ (8007684 <TIM_Base_SetConfig+0x108>)
 8007602:	4293      	cmp	r3, r2
 8007604:	d108      	bne.n	8007618 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800760c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	68db      	ldr	r3, [r3, #12]
 8007612:	68fa      	ldr	r2, [r7, #12]
 8007614:	4313      	orrs	r3, r2
 8007616:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	695b      	ldr	r3, [r3, #20]
 8007622:	4313      	orrs	r3, r2
 8007624:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	689a      	ldr	r2, [r3, #8]
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	681a      	ldr	r2, [r3, #0]
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4a0c      	ldr	r2, [pc, #48]	@ (800766c <TIM_Base_SetConfig+0xf0>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d103      	bne.n	8007646 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800763e:	683b      	ldr	r3, [r7, #0]
 8007640:	691a      	ldr	r2, [r3, #16]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f043 0204 	orr.w	r2, r3, #4
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2201      	movs	r2, #1
 8007656:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	68fa      	ldr	r2, [r7, #12]
 800765c:	601a      	str	r2, [r3, #0]
}
 800765e:	bf00      	nop
 8007660:	3714      	adds	r7, #20
 8007662:	46bd      	mov	sp, r7
 8007664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007668:	4770      	bx	lr
 800766a:	bf00      	nop
 800766c:	40010000 	.word	0x40010000
 8007670:	40000400 	.word	0x40000400
 8007674:	40000800 	.word	0x40000800
 8007678:	40000c00 	.word	0x40000c00
 800767c:	40014000 	.word	0x40014000
 8007680:	40014400 	.word	0x40014400
 8007684:	40014800 	.word	0x40014800

08007688 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007688:	b480      	push	{r7}
 800768a:	b087      	sub	sp, #28
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
 8007690:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6a1b      	ldr	r3, [r3, #32]
 8007696:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6a1b      	ldr	r3, [r3, #32]
 800769c:	f023 0201 	bic.w	r2, r3, #1
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	685b      	ldr	r3, [r3, #4]
 80076a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	699b      	ldr	r3, [r3, #24]
 80076ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f023 0303 	bic.w	r3, r3, #3
 80076be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	68fa      	ldr	r2, [r7, #12]
 80076c6:	4313      	orrs	r3, r2
 80076c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	f023 0302 	bic.w	r3, r3, #2
 80076d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	689b      	ldr	r3, [r3, #8]
 80076d6:	697a      	ldr	r2, [r7, #20]
 80076d8:	4313      	orrs	r3, r2
 80076da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	4a1c      	ldr	r2, [pc, #112]	@ (8007750 <TIM_OC1_SetConfig+0xc8>)
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d10c      	bne.n	80076fe <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	f023 0308 	bic.w	r3, r3, #8
 80076ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	68db      	ldr	r3, [r3, #12]
 80076f0:	697a      	ldr	r2, [r7, #20]
 80076f2:	4313      	orrs	r3, r2
 80076f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	f023 0304 	bic.w	r3, r3, #4
 80076fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	4a13      	ldr	r2, [pc, #76]	@ (8007750 <TIM_OC1_SetConfig+0xc8>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d111      	bne.n	800772a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800770c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800770e:	693b      	ldr	r3, [r7, #16]
 8007710:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007714:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	695b      	ldr	r3, [r3, #20]
 800771a:	693a      	ldr	r2, [r7, #16]
 800771c:	4313      	orrs	r3, r2
 800771e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	699b      	ldr	r3, [r3, #24]
 8007724:	693a      	ldr	r2, [r7, #16]
 8007726:	4313      	orrs	r3, r2
 8007728:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	693a      	ldr	r2, [r7, #16]
 800772e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	68fa      	ldr	r2, [r7, #12]
 8007734:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	685a      	ldr	r2, [r3, #4]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	697a      	ldr	r2, [r7, #20]
 8007742:	621a      	str	r2, [r3, #32]
}
 8007744:	bf00      	nop
 8007746:	371c      	adds	r7, #28
 8007748:	46bd      	mov	sp, r7
 800774a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774e:	4770      	bx	lr
 8007750:	40010000 	.word	0x40010000

08007754 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007754:	b480      	push	{r7}
 8007756:	b087      	sub	sp, #28
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
 800775c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6a1b      	ldr	r3, [r3, #32]
 8007762:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6a1b      	ldr	r3, [r3, #32]
 8007768:	f023 0210 	bic.w	r2, r3, #16
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	685b      	ldr	r3, [r3, #4]
 8007774:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	699b      	ldr	r3, [r3, #24]
 800777a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007782:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800778a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	021b      	lsls	r3, r3, #8
 8007792:	68fa      	ldr	r2, [r7, #12]
 8007794:	4313      	orrs	r3, r2
 8007796:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007798:	697b      	ldr	r3, [r7, #20]
 800779a:	f023 0320 	bic.w	r3, r3, #32
 800779e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	689b      	ldr	r3, [r3, #8]
 80077a4:	011b      	lsls	r3, r3, #4
 80077a6:	697a      	ldr	r2, [r7, #20]
 80077a8:	4313      	orrs	r3, r2
 80077aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	4a1e      	ldr	r2, [pc, #120]	@ (8007828 <TIM_OC2_SetConfig+0xd4>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d10d      	bne.n	80077d0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80077ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	68db      	ldr	r3, [r3, #12]
 80077c0:	011b      	lsls	r3, r3, #4
 80077c2:	697a      	ldr	r2, [r7, #20]
 80077c4:	4313      	orrs	r3, r2
 80077c6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80077c8:	697b      	ldr	r3, [r7, #20]
 80077ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80077ce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	4a15      	ldr	r2, [pc, #84]	@ (8007828 <TIM_OC2_SetConfig+0xd4>)
 80077d4:	4293      	cmp	r3, r2
 80077d6:	d113      	bne.n	8007800 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80077d8:	693b      	ldr	r3, [r7, #16]
 80077da:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80077de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80077e0:	693b      	ldr	r3, [r7, #16]
 80077e2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80077e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	695b      	ldr	r3, [r3, #20]
 80077ec:	009b      	lsls	r3, r3, #2
 80077ee:	693a      	ldr	r2, [r7, #16]
 80077f0:	4313      	orrs	r3, r2
 80077f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	699b      	ldr	r3, [r3, #24]
 80077f8:	009b      	lsls	r3, r3, #2
 80077fa:	693a      	ldr	r2, [r7, #16]
 80077fc:	4313      	orrs	r3, r2
 80077fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	693a      	ldr	r2, [r7, #16]
 8007804:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	68fa      	ldr	r2, [r7, #12]
 800780a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	685a      	ldr	r2, [r3, #4]
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	697a      	ldr	r2, [r7, #20]
 8007818:	621a      	str	r2, [r3, #32]
}
 800781a:	bf00      	nop
 800781c:	371c      	adds	r7, #28
 800781e:	46bd      	mov	sp, r7
 8007820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007824:	4770      	bx	lr
 8007826:	bf00      	nop
 8007828:	40010000 	.word	0x40010000

0800782c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800782c:	b480      	push	{r7}
 800782e:	b087      	sub	sp, #28
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
 8007834:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6a1b      	ldr	r3, [r3, #32]
 800783a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6a1b      	ldr	r3, [r3, #32]
 8007840:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	685b      	ldr	r3, [r3, #4]
 800784c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	69db      	ldr	r3, [r3, #28]
 8007852:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800785a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	f023 0303 	bic.w	r3, r3, #3
 8007862:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	68fa      	ldr	r2, [r7, #12]
 800786a:	4313      	orrs	r3, r2
 800786c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007874:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	689b      	ldr	r3, [r3, #8]
 800787a:	021b      	lsls	r3, r3, #8
 800787c:	697a      	ldr	r2, [r7, #20]
 800787e:	4313      	orrs	r3, r2
 8007880:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	4a1d      	ldr	r2, [pc, #116]	@ (80078fc <TIM_OC3_SetConfig+0xd0>)
 8007886:	4293      	cmp	r3, r2
 8007888:	d10d      	bne.n	80078a6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800788a:	697b      	ldr	r3, [r7, #20]
 800788c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007890:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	68db      	ldr	r3, [r3, #12]
 8007896:	021b      	lsls	r3, r3, #8
 8007898:	697a      	ldr	r2, [r7, #20]
 800789a:	4313      	orrs	r3, r2
 800789c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80078a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	4a14      	ldr	r2, [pc, #80]	@ (80078fc <TIM_OC3_SetConfig+0xd0>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d113      	bne.n	80078d6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80078ae:	693b      	ldr	r3, [r7, #16]
 80078b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80078b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80078bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	695b      	ldr	r3, [r3, #20]
 80078c2:	011b      	lsls	r3, r3, #4
 80078c4:	693a      	ldr	r2, [r7, #16]
 80078c6:	4313      	orrs	r3, r2
 80078c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	699b      	ldr	r3, [r3, #24]
 80078ce:	011b      	lsls	r3, r3, #4
 80078d0:	693a      	ldr	r2, [r7, #16]
 80078d2:	4313      	orrs	r3, r2
 80078d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	693a      	ldr	r2, [r7, #16]
 80078da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	68fa      	ldr	r2, [r7, #12]
 80078e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	685a      	ldr	r2, [r3, #4]
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	697a      	ldr	r2, [r7, #20]
 80078ee:	621a      	str	r2, [r3, #32]
}
 80078f0:	bf00      	nop
 80078f2:	371c      	adds	r7, #28
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr
 80078fc:	40010000 	.word	0x40010000

08007900 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007900:	b480      	push	{r7}
 8007902:	b087      	sub	sp, #28
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
 8007908:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6a1b      	ldr	r3, [r3, #32]
 800790e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6a1b      	ldr	r3, [r3, #32]
 8007914:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	685b      	ldr	r3, [r3, #4]
 8007920:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	69db      	ldr	r3, [r3, #28]
 8007926:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800792e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007936:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	021b      	lsls	r3, r3, #8
 800793e:	68fa      	ldr	r2, [r7, #12]
 8007940:	4313      	orrs	r3, r2
 8007942:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007944:	693b      	ldr	r3, [r7, #16]
 8007946:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800794a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	689b      	ldr	r3, [r3, #8]
 8007950:	031b      	lsls	r3, r3, #12
 8007952:	693a      	ldr	r2, [r7, #16]
 8007954:	4313      	orrs	r3, r2
 8007956:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	4a10      	ldr	r2, [pc, #64]	@ (800799c <TIM_OC4_SetConfig+0x9c>)
 800795c:	4293      	cmp	r3, r2
 800795e:	d109      	bne.n	8007974 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007960:	697b      	ldr	r3, [r7, #20]
 8007962:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007966:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	695b      	ldr	r3, [r3, #20]
 800796c:	019b      	lsls	r3, r3, #6
 800796e:	697a      	ldr	r2, [r7, #20]
 8007970:	4313      	orrs	r3, r2
 8007972:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	697a      	ldr	r2, [r7, #20]
 8007978:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	68fa      	ldr	r2, [r7, #12]
 800797e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	685a      	ldr	r2, [r3, #4]
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	693a      	ldr	r2, [r7, #16]
 800798c:	621a      	str	r2, [r3, #32]
}
 800798e:	bf00      	nop
 8007990:	371c      	adds	r7, #28
 8007992:	46bd      	mov	sp, r7
 8007994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007998:	4770      	bx	lr
 800799a:	bf00      	nop
 800799c:	40010000 	.word	0x40010000

080079a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079a0:	b480      	push	{r7}
 80079a2:	b087      	sub	sp, #28
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	60f8      	str	r0, [r7, #12]
 80079a8:	60b9      	str	r1, [r7, #8]
 80079aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	6a1b      	ldr	r3, [r3, #32]
 80079b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	6a1b      	ldr	r3, [r3, #32]
 80079b6:	f023 0201 	bic.w	r2, r3, #1
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	699b      	ldr	r3, [r3, #24]
 80079c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80079c4:	693b      	ldr	r3, [r7, #16]
 80079c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80079ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	011b      	lsls	r3, r3, #4
 80079d0:	693a      	ldr	r2, [r7, #16]
 80079d2:	4313      	orrs	r3, r2
 80079d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	f023 030a 	bic.w	r3, r3, #10
 80079dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80079de:	697a      	ldr	r2, [r7, #20]
 80079e0:	68bb      	ldr	r3, [r7, #8]
 80079e2:	4313      	orrs	r3, r2
 80079e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	693a      	ldr	r2, [r7, #16]
 80079ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	697a      	ldr	r2, [r7, #20]
 80079f0:	621a      	str	r2, [r3, #32]
}
 80079f2:	bf00      	nop
 80079f4:	371c      	adds	r7, #28
 80079f6:	46bd      	mov	sp, r7
 80079f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fc:	4770      	bx	lr

080079fe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079fe:	b480      	push	{r7}
 8007a00:	b087      	sub	sp, #28
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	60f8      	str	r0, [r7, #12]
 8007a06:	60b9      	str	r1, [r7, #8]
 8007a08:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	6a1b      	ldr	r3, [r3, #32]
 8007a0e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	6a1b      	ldr	r3, [r3, #32]
 8007a14:	f023 0210 	bic.w	r2, r3, #16
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	699b      	ldr	r3, [r3, #24]
 8007a20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007a22:	693b      	ldr	r3, [r7, #16]
 8007a24:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007a28:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	031b      	lsls	r3, r3, #12
 8007a2e:	693a      	ldr	r2, [r7, #16]
 8007a30:	4313      	orrs	r3, r2
 8007a32:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a34:	697b      	ldr	r3, [r7, #20]
 8007a36:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007a3a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	011b      	lsls	r3, r3, #4
 8007a40:	697a      	ldr	r2, [r7, #20]
 8007a42:	4313      	orrs	r3, r2
 8007a44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	693a      	ldr	r2, [r7, #16]
 8007a4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	697a      	ldr	r2, [r7, #20]
 8007a50:	621a      	str	r2, [r3, #32]
}
 8007a52:	bf00      	nop
 8007a54:	371c      	adds	r7, #28
 8007a56:	46bd      	mov	sp, r7
 8007a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5c:	4770      	bx	lr

08007a5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007a5e:	b480      	push	{r7}
 8007a60:	b085      	sub	sp, #20
 8007a62:	af00      	add	r7, sp, #0
 8007a64:	6078      	str	r0, [r7, #4]
 8007a66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	689b      	ldr	r3, [r3, #8]
 8007a6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007a76:	683a      	ldr	r2, [r7, #0]
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	4313      	orrs	r3, r2
 8007a7c:	f043 0307 	orr.w	r3, r3, #7
 8007a80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	68fa      	ldr	r2, [r7, #12]
 8007a86:	609a      	str	r2, [r3, #8]
}
 8007a88:	bf00      	nop
 8007a8a:	3714      	adds	r7, #20
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a92:	4770      	bx	lr

08007a94 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b087      	sub	sp, #28
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	60f8      	str	r0, [r7, #12]
 8007a9c:	60b9      	str	r1, [r7, #8]
 8007a9e:	607a      	str	r2, [r7, #4]
 8007aa0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	689b      	ldr	r3, [r3, #8]
 8007aa6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007aa8:	697b      	ldr	r3, [r7, #20]
 8007aaa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007aae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	021a      	lsls	r2, r3, #8
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	431a      	orrs	r2, r3
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	4313      	orrs	r3, r2
 8007abc:	697a      	ldr	r2, [r7, #20]
 8007abe:	4313      	orrs	r3, r2
 8007ac0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	697a      	ldr	r2, [r7, #20]
 8007ac6:	609a      	str	r2, [r3, #8]
}
 8007ac8:	bf00      	nop
 8007aca:	371c      	adds	r7, #28
 8007acc:	46bd      	mov	sp, r7
 8007ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad2:	4770      	bx	lr

08007ad4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b087      	sub	sp, #28
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	60f8      	str	r0, [r7, #12]
 8007adc:	60b9      	str	r1, [r7, #8]
 8007ade:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007ae0:	68bb      	ldr	r3, [r7, #8]
 8007ae2:	f003 031f 	and.w	r3, r3, #31
 8007ae6:	2201      	movs	r2, #1
 8007ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8007aec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	6a1a      	ldr	r2, [r3, #32]
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	43db      	mvns	r3, r3
 8007af6:	401a      	ands	r2, r3
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	6a1a      	ldr	r2, [r3, #32]
 8007b00:	68bb      	ldr	r3, [r7, #8]
 8007b02:	f003 031f 	and.w	r3, r3, #31
 8007b06:	6879      	ldr	r1, [r7, #4]
 8007b08:	fa01 f303 	lsl.w	r3, r1, r3
 8007b0c:	431a      	orrs	r2, r3
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	621a      	str	r2, [r3, #32]
}
 8007b12:	bf00      	nop
 8007b14:	371c      	adds	r7, #28
 8007b16:	46bd      	mov	sp, r7
 8007b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1c:	4770      	bx	lr
	...

08007b20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007b20:	b480      	push	{r7}
 8007b22:	b085      	sub	sp, #20
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
 8007b28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b30:	2b01      	cmp	r3, #1
 8007b32:	d101      	bne.n	8007b38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007b34:	2302      	movs	r3, #2
 8007b36:	e050      	b.n	8007bda <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2201      	movs	r2, #1
 8007b3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2202      	movs	r2, #2
 8007b44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	685b      	ldr	r3, [r3, #4]
 8007b4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	689b      	ldr	r3, [r3, #8]
 8007b56:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b5e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	68fa      	ldr	r2, [r7, #12]
 8007b66:	4313      	orrs	r3, r2
 8007b68:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	68fa      	ldr	r2, [r7, #12]
 8007b70:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	4a1c      	ldr	r2, [pc, #112]	@ (8007be8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007b78:	4293      	cmp	r3, r2
 8007b7a:	d018      	beq.n	8007bae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b84:	d013      	beq.n	8007bae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	4a18      	ldr	r2, [pc, #96]	@ (8007bec <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d00e      	beq.n	8007bae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4a16      	ldr	r2, [pc, #88]	@ (8007bf0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d009      	beq.n	8007bae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	4a15      	ldr	r2, [pc, #84]	@ (8007bf4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d004      	beq.n	8007bae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	4a13      	ldr	r2, [pc, #76]	@ (8007bf8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d10c      	bne.n	8007bc8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007bae:	68bb      	ldr	r3, [r7, #8]
 8007bb0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007bb4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	685b      	ldr	r3, [r3, #4]
 8007bba:	68ba      	ldr	r2, [r7, #8]
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	68ba      	ldr	r2, [r7, #8]
 8007bc6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2201      	movs	r2, #1
 8007bcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007bd8:	2300      	movs	r3, #0
}
 8007bda:	4618      	mov	r0, r3
 8007bdc:	3714      	adds	r7, #20
 8007bde:	46bd      	mov	sp, r7
 8007be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be4:	4770      	bx	lr
 8007be6:	bf00      	nop
 8007be8:	40010000 	.word	0x40010000
 8007bec:	40000400 	.word	0x40000400
 8007bf0:	40000800 	.word	0x40000800
 8007bf4:	40000c00 	.word	0x40000c00
 8007bf8:	40014000 	.word	0x40014000

08007bfc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b085      	sub	sp, #20
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
 8007c04:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007c06:	2300      	movs	r3, #0
 8007c08:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c10:	2b01      	cmp	r3, #1
 8007c12:	d101      	bne.n	8007c18 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007c14:	2302      	movs	r3, #2
 8007c16:	e03d      	b.n	8007c94 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	68db      	ldr	r3, [r3, #12]
 8007c2a:	4313      	orrs	r3, r2
 8007c2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	689b      	ldr	r3, [r3, #8]
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	685b      	ldr	r3, [r3, #4]
 8007c46:	4313      	orrs	r3, r2
 8007c48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	4313      	orrs	r3, r2
 8007c56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	691b      	ldr	r3, [r3, #16]
 8007c62:	4313      	orrs	r3, r2
 8007c64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007c6c:	683b      	ldr	r3, [r7, #0]
 8007c6e:	695b      	ldr	r3, [r3, #20]
 8007c70:	4313      	orrs	r3, r2
 8007c72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	69db      	ldr	r3, [r3, #28]
 8007c7e:	4313      	orrs	r3, r2
 8007c80:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	68fa      	ldr	r2, [r7, #12]
 8007c88:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007c92:	2300      	movs	r3, #0
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	3714      	adds	r7, #20
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9e:	4770      	bx	lr

08007ca0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007ca0:	b480      	push	{r7}
 8007ca2:	b083      	sub	sp, #12
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007ca8:	bf00      	nop
 8007caa:	370c      	adds	r7, #12
 8007cac:	46bd      	mov	sp, r7
 8007cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb2:	4770      	bx	lr

08007cb4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b083      	sub	sp, #12
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007cbc:	bf00      	nop
 8007cbe:	370c      	adds	r7, #12
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc6:	4770      	bx	lr

08007cc8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b082      	sub	sp, #8
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d101      	bne.n	8007cda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	e042      	b.n	8007d60 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ce0:	b2db      	uxtb	r3, r3
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d106      	bne.n	8007cf4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007cee:	6878      	ldr	r0, [r7, #4]
 8007cf0:	f7fc faba 	bl	8004268 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2224      	movs	r2, #36	@ 0x24
 8007cf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	68da      	ldr	r2, [r3, #12]
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007d0a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007d0c:	6878      	ldr	r0, [r7, #4]
 8007d0e:	f000 fd7f 	bl	8008810 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	691a      	ldr	r2, [r3, #16]
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007d20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	695a      	ldr	r2, [r3, #20]
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007d30:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	68da      	ldr	r2, [r3, #12]
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007d40:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2200      	movs	r2, #0
 8007d46:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2220      	movs	r2, #32
 8007d4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2220      	movs	r2, #32
 8007d54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007d5e:	2300      	movs	r3, #0
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	3708      	adds	r7, #8
 8007d64:	46bd      	mov	sp, r7
 8007d66:	bd80      	pop	{r7, pc}

08007d68 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b08a      	sub	sp, #40	@ 0x28
 8007d6c:	af02      	add	r7, sp, #8
 8007d6e:	60f8      	str	r0, [r7, #12]
 8007d70:	60b9      	str	r1, [r7, #8]
 8007d72:	603b      	str	r3, [r7, #0]
 8007d74:	4613      	mov	r3, r2
 8007d76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007d78:	2300      	movs	r3, #0
 8007d7a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d82:	b2db      	uxtb	r3, r3
 8007d84:	2b20      	cmp	r3, #32
 8007d86:	d175      	bne.n	8007e74 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d002      	beq.n	8007d94 <HAL_UART_Transmit+0x2c>
 8007d8e:	88fb      	ldrh	r3, [r7, #6]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d101      	bne.n	8007d98 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007d94:	2301      	movs	r3, #1
 8007d96:	e06e      	b.n	8007e76 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	2221      	movs	r2, #33	@ 0x21
 8007da2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007da6:	f7fc fc8d 	bl	80046c4 <HAL_GetTick>
 8007daa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	88fa      	ldrh	r2, [r7, #6]
 8007db0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	88fa      	ldrh	r2, [r7, #6]
 8007db6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	689b      	ldr	r3, [r3, #8]
 8007dbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007dc0:	d108      	bne.n	8007dd4 <HAL_UART_Transmit+0x6c>
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	691b      	ldr	r3, [r3, #16]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d104      	bne.n	8007dd4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007dca:	2300      	movs	r3, #0
 8007dcc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	61bb      	str	r3, [r7, #24]
 8007dd2:	e003      	b.n	8007ddc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007dd8:	2300      	movs	r3, #0
 8007dda:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007ddc:	e02e      	b.n	8007e3c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	9300      	str	r3, [sp, #0]
 8007de2:	697b      	ldr	r3, [r7, #20]
 8007de4:	2200      	movs	r2, #0
 8007de6:	2180      	movs	r1, #128	@ 0x80
 8007de8:	68f8      	ldr	r0, [r7, #12]
 8007dea:	f000 fb1d 	bl	8008428 <UART_WaitOnFlagUntilTimeout>
 8007dee:	4603      	mov	r3, r0
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d005      	beq.n	8007e00 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	2220      	movs	r2, #32
 8007df8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007dfc:	2303      	movs	r3, #3
 8007dfe:	e03a      	b.n	8007e76 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007e00:	69fb      	ldr	r3, [r7, #28]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d10b      	bne.n	8007e1e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007e06:	69bb      	ldr	r3, [r7, #24]
 8007e08:	881b      	ldrh	r3, [r3, #0]
 8007e0a:	461a      	mov	r2, r3
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e14:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007e16:	69bb      	ldr	r3, [r7, #24]
 8007e18:	3302      	adds	r3, #2
 8007e1a:	61bb      	str	r3, [r7, #24]
 8007e1c:	e007      	b.n	8007e2e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007e1e:	69fb      	ldr	r3, [r7, #28]
 8007e20:	781a      	ldrb	r2, [r3, #0]
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007e28:	69fb      	ldr	r3, [r7, #28]
 8007e2a:	3301      	adds	r3, #1
 8007e2c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007e32:	b29b      	uxth	r3, r3
 8007e34:	3b01      	subs	r3, #1
 8007e36:	b29a      	uxth	r2, r3
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007e40:	b29b      	uxth	r3, r3
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d1cb      	bne.n	8007dde <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	9300      	str	r3, [sp, #0]
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	2140      	movs	r1, #64	@ 0x40
 8007e50:	68f8      	ldr	r0, [r7, #12]
 8007e52:	f000 fae9 	bl	8008428 <UART_WaitOnFlagUntilTimeout>
 8007e56:	4603      	mov	r3, r0
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d005      	beq.n	8007e68 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	2220      	movs	r2, #32
 8007e60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007e64:	2303      	movs	r3, #3
 8007e66:	e006      	b.n	8007e76 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	2220      	movs	r2, #32
 8007e6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007e70:	2300      	movs	r3, #0
 8007e72:	e000      	b.n	8007e76 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007e74:	2302      	movs	r3, #2
  }
}
 8007e76:	4618      	mov	r0, r3
 8007e78:	3720      	adds	r7, #32
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	bd80      	pop	{r7, pc}
	...

08007e80 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007e80:	b580      	push	{r7, lr}
 8007e82:	b0ba      	sub	sp, #232	@ 0xe8
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	68db      	ldr	r3, [r3, #12]
 8007e98:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	695b      	ldr	r3, [r3, #20]
 8007ea2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007eac:	2300      	movs	r3, #0
 8007eae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007eb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007eb6:	f003 030f 	and.w	r3, r3, #15
 8007eba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007ebe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d10f      	bne.n	8007ee6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007ec6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007eca:	f003 0320 	and.w	r3, r3, #32
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d009      	beq.n	8007ee6 <HAL_UART_IRQHandler+0x66>
 8007ed2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ed6:	f003 0320 	and.w	r3, r3, #32
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d003      	beq.n	8007ee6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007ede:	6878      	ldr	r0, [r7, #4]
 8007ee0:	f000 fbd7 	bl	8008692 <UART_Receive_IT>
      return;
 8007ee4:	e273      	b.n	80083ce <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007ee6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	f000 80de 	beq.w	80080ac <HAL_UART_IRQHandler+0x22c>
 8007ef0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ef4:	f003 0301 	and.w	r3, r3, #1
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d106      	bne.n	8007f0a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007efc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f00:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	f000 80d1 	beq.w	80080ac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f0e:	f003 0301 	and.w	r3, r3, #1
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d00b      	beq.n	8007f2e <HAL_UART_IRQHandler+0xae>
 8007f16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d005      	beq.n	8007f2e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f26:	f043 0201 	orr.w	r2, r3, #1
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007f2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f32:	f003 0304 	and.w	r3, r3, #4
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d00b      	beq.n	8007f52 <HAL_UART_IRQHandler+0xd2>
 8007f3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007f3e:	f003 0301 	and.w	r3, r3, #1
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d005      	beq.n	8007f52 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f4a:	f043 0202 	orr.w	r2, r3, #2
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007f52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f56:	f003 0302 	and.w	r3, r3, #2
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d00b      	beq.n	8007f76 <HAL_UART_IRQHandler+0xf6>
 8007f5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007f62:	f003 0301 	and.w	r3, r3, #1
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d005      	beq.n	8007f76 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f6e:	f043 0204 	orr.w	r2, r3, #4
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007f76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f7a:	f003 0308 	and.w	r3, r3, #8
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d011      	beq.n	8007fa6 <HAL_UART_IRQHandler+0x126>
 8007f82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f86:	f003 0320 	and.w	r3, r3, #32
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d105      	bne.n	8007f9a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007f8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007f92:	f003 0301 	and.w	r3, r3, #1
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d005      	beq.n	8007fa6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f9e:	f043 0208 	orr.w	r2, r3, #8
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	f000 820a 	beq.w	80083c4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007fb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fb4:	f003 0320 	and.w	r3, r3, #32
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d008      	beq.n	8007fce <HAL_UART_IRQHandler+0x14e>
 8007fbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007fc0:	f003 0320 	and.w	r3, r3, #32
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d002      	beq.n	8007fce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007fc8:	6878      	ldr	r0, [r7, #4]
 8007fca:	f000 fb62 	bl	8008692 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	695b      	ldr	r3, [r3, #20]
 8007fd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fd8:	2b40      	cmp	r3, #64	@ 0x40
 8007fda:	bf0c      	ite	eq
 8007fdc:	2301      	moveq	r3, #1
 8007fde:	2300      	movne	r3, #0
 8007fe0:	b2db      	uxtb	r3, r3
 8007fe2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fea:	f003 0308 	and.w	r3, r3, #8
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d103      	bne.n	8007ffa <HAL_UART_IRQHandler+0x17a>
 8007ff2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d04f      	beq.n	800809a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f000 fa6d 	bl	80084da <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	695b      	ldr	r3, [r3, #20]
 8008006:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800800a:	2b40      	cmp	r3, #64	@ 0x40
 800800c:	d141      	bne.n	8008092 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	3314      	adds	r3, #20
 8008014:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008018:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800801c:	e853 3f00 	ldrex	r3, [r3]
 8008020:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008024:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008028:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800802c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	3314      	adds	r3, #20
 8008036:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800803a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800803e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008042:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008046:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800804a:	e841 2300 	strex	r3, r2, [r1]
 800804e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008052:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008056:	2b00      	cmp	r3, #0
 8008058:	d1d9      	bne.n	800800e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800805e:	2b00      	cmp	r3, #0
 8008060:	d013      	beq.n	800808a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008066:	4a8a      	ldr	r2, [pc, #552]	@ (8008290 <HAL_UART_IRQHandler+0x410>)
 8008068:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800806e:	4618      	mov	r0, r3
 8008070:	f7fd f8cb 	bl	800520a <HAL_DMA_Abort_IT>
 8008074:	4603      	mov	r3, r0
 8008076:	2b00      	cmp	r3, #0
 8008078:	d016      	beq.n	80080a8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800807e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008080:	687a      	ldr	r2, [r7, #4]
 8008082:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008084:	4610      	mov	r0, r2
 8008086:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008088:	e00e      	b.n	80080a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800808a:	6878      	ldr	r0, [r7, #4]
 800808c:	f000 f9b6 	bl	80083fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008090:	e00a      	b.n	80080a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008092:	6878      	ldr	r0, [r7, #4]
 8008094:	f000 f9b2 	bl	80083fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008098:	e006      	b.n	80080a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800809a:	6878      	ldr	r0, [r7, #4]
 800809c:	f000 f9ae 	bl	80083fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2200      	movs	r2, #0
 80080a4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80080a6:	e18d      	b.n	80083c4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080a8:	bf00      	nop
    return;
 80080aa:	e18b      	b.n	80083c4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080b0:	2b01      	cmp	r3, #1
 80080b2:	f040 8167 	bne.w	8008384 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80080b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080ba:	f003 0310 	and.w	r3, r3, #16
 80080be:	2b00      	cmp	r3, #0
 80080c0:	f000 8160 	beq.w	8008384 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80080c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080c8:	f003 0310 	and.w	r3, r3, #16
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	f000 8159 	beq.w	8008384 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80080d2:	2300      	movs	r3, #0
 80080d4:	60bb      	str	r3, [r7, #8]
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	60bb      	str	r3, [r7, #8]
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	685b      	ldr	r3, [r3, #4]
 80080e4:	60bb      	str	r3, [r7, #8]
 80080e6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	695b      	ldr	r3, [r3, #20]
 80080ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080f2:	2b40      	cmp	r3, #64	@ 0x40
 80080f4:	f040 80ce 	bne.w	8008294 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	685b      	ldr	r3, [r3, #4]
 8008100:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008104:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008108:	2b00      	cmp	r3, #0
 800810a:	f000 80a9 	beq.w	8008260 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008112:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008116:	429a      	cmp	r2, r3
 8008118:	f080 80a2 	bcs.w	8008260 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008122:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008128:	69db      	ldr	r3, [r3, #28]
 800812a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800812e:	f000 8088 	beq.w	8008242 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	330c      	adds	r3, #12
 8008138:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800813c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008140:	e853 3f00 	ldrex	r3, [r3]
 8008144:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008148:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800814c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008150:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	330c      	adds	r3, #12
 800815a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800815e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008162:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008166:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800816a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800816e:	e841 2300 	strex	r3, r2, [r1]
 8008172:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008176:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800817a:	2b00      	cmp	r3, #0
 800817c:	d1d9      	bne.n	8008132 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	3314      	adds	r3, #20
 8008184:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008186:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008188:	e853 3f00 	ldrex	r3, [r3]
 800818c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800818e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008190:	f023 0301 	bic.w	r3, r3, #1
 8008194:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	3314      	adds	r3, #20
 800819e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80081a2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80081a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081a8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80081aa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80081ae:	e841 2300 	strex	r3, r2, [r1]
 80081b2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80081b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d1e1      	bne.n	800817e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	3314      	adds	r3, #20
 80081c0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80081c4:	e853 3f00 	ldrex	r3, [r3]
 80081c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80081ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80081cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80081d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	3314      	adds	r3, #20
 80081da:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80081de:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80081e0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081e2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80081e4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80081e6:	e841 2300 	strex	r3, r2, [r1]
 80081ea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80081ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d1e3      	bne.n	80081ba <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2220      	movs	r2, #32
 80081f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2200      	movs	r2, #0
 80081fe:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	330c      	adds	r3, #12
 8008206:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008208:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800820a:	e853 3f00 	ldrex	r3, [r3]
 800820e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008210:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008212:	f023 0310 	bic.w	r3, r3, #16
 8008216:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	330c      	adds	r3, #12
 8008220:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008224:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008226:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008228:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800822a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800822c:	e841 2300 	strex	r3, r2, [r1]
 8008230:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008232:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008234:	2b00      	cmp	r3, #0
 8008236:	d1e3      	bne.n	8008200 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800823c:	4618      	mov	r0, r3
 800823e:	f7fc ff74 	bl	800512a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2202      	movs	r2, #2
 8008246:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008250:	b29b      	uxth	r3, r3
 8008252:	1ad3      	subs	r3, r2, r3
 8008254:	b29b      	uxth	r3, r3
 8008256:	4619      	mov	r1, r3
 8008258:	6878      	ldr	r0, [r7, #4]
 800825a:	f000 f8d9 	bl	8008410 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800825e:	e0b3      	b.n	80083c8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008264:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008268:	429a      	cmp	r2, r3
 800826a:	f040 80ad 	bne.w	80083c8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008272:	69db      	ldr	r3, [r3, #28]
 8008274:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008278:	f040 80a6 	bne.w	80083c8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2202      	movs	r2, #2
 8008280:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008286:	4619      	mov	r1, r3
 8008288:	6878      	ldr	r0, [r7, #4]
 800828a:	f000 f8c1 	bl	8008410 <HAL_UARTEx_RxEventCallback>
      return;
 800828e:	e09b      	b.n	80083c8 <HAL_UART_IRQHandler+0x548>
 8008290:	080085a1 	.word	0x080085a1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800829c:	b29b      	uxth	r3, r3
 800829e:	1ad3      	subs	r3, r2, r3
 80082a0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80082a8:	b29b      	uxth	r3, r3
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	f000 808e 	beq.w	80083cc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80082b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	f000 8089 	beq.w	80083cc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	330c      	adds	r3, #12
 80082c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082c4:	e853 3f00 	ldrex	r3, [r3]
 80082c8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80082ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80082d0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	330c      	adds	r3, #12
 80082da:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80082de:	647a      	str	r2, [r7, #68]	@ 0x44
 80082e0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082e2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80082e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80082e6:	e841 2300 	strex	r3, r2, [r1]
 80082ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80082ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d1e3      	bne.n	80082ba <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	3314      	adds	r3, #20
 80082f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082fc:	e853 3f00 	ldrex	r3, [r3]
 8008300:	623b      	str	r3, [r7, #32]
   return(result);
 8008302:	6a3b      	ldr	r3, [r7, #32]
 8008304:	f023 0301 	bic.w	r3, r3, #1
 8008308:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	3314      	adds	r3, #20
 8008312:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008316:	633a      	str	r2, [r7, #48]	@ 0x30
 8008318:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800831a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800831c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800831e:	e841 2300 	strex	r3, r2, [r1]
 8008322:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008326:	2b00      	cmp	r3, #0
 8008328:	d1e3      	bne.n	80082f2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2220      	movs	r2, #32
 800832e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2200      	movs	r2, #0
 8008336:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	330c      	adds	r3, #12
 800833e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008340:	693b      	ldr	r3, [r7, #16]
 8008342:	e853 3f00 	ldrex	r3, [r3]
 8008346:	60fb      	str	r3, [r7, #12]
   return(result);
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	f023 0310 	bic.w	r3, r3, #16
 800834e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	330c      	adds	r3, #12
 8008358:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800835c:	61fa      	str	r2, [r7, #28]
 800835e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008360:	69b9      	ldr	r1, [r7, #24]
 8008362:	69fa      	ldr	r2, [r7, #28]
 8008364:	e841 2300 	strex	r3, r2, [r1]
 8008368:	617b      	str	r3, [r7, #20]
   return(result);
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d1e3      	bne.n	8008338 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2202      	movs	r2, #2
 8008374:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008376:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800837a:	4619      	mov	r1, r3
 800837c:	6878      	ldr	r0, [r7, #4]
 800837e:	f000 f847 	bl	8008410 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008382:	e023      	b.n	80083cc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008384:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008388:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800838c:	2b00      	cmp	r3, #0
 800838e:	d009      	beq.n	80083a4 <HAL_UART_IRQHandler+0x524>
 8008390:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008394:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008398:	2b00      	cmp	r3, #0
 800839a:	d003      	beq.n	80083a4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800839c:	6878      	ldr	r0, [r7, #4]
 800839e:	f000 f910 	bl	80085c2 <UART_Transmit_IT>
    return;
 80083a2:	e014      	b.n	80083ce <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80083a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d00e      	beq.n	80083ce <HAL_UART_IRQHandler+0x54e>
 80083b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d008      	beq.n	80083ce <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80083bc:	6878      	ldr	r0, [r7, #4]
 80083be:	f000 f950 	bl	8008662 <UART_EndTransmit_IT>
    return;
 80083c2:	e004      	b.n	80083ce <HAL_UART_IRQHandler+0x54e>
    return;
 80083c4:	bf00      	nop
 80083c6:	e002      	b.n	80083ce <HAL_UART_IRQHandler+0x54e>
      return;
 80083c8:	bf00      	nop
 80083ca:	e000      	b.n	80083ce <HAL_UART_IRQHandler+0x54e>
      return;
 80083cc:	bf00      	nop
  }
}
 80083ce:	37e8      	adds	r7, #232	@ 0xe8
 80083d0:	46bd      	mov	sp, r7
 80083d2:	bd80      	pop	{r7, pc}

080083d4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80083d4:	b480      	push	{r7}
 80083d6:	b083      	sub	sp, #12
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80083dc:	bf00      	nop
 80083de:	370c      	adds	r7, #12
 80083e0:	46bd      	mov	sp, r7
 80083e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e6:	4770      	bx	lr

080083e8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80083e8:	b480      	push	{r7}
 80083ea:	b083      	sub	sp, #12
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80083f0:	bf00      	nop
 80083f2:	370c      	adds	r7, #12
 80083f4:	46bd      	mov	sp, r7
 80083f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fa:	4770      	bx	lr

080083fc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80083fc:	b480      	push	{r7}
 80083fe:	b083      	sub	sp, #12
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008404:	bf00      	nop
 8008406:	370c      	adds	r7, #12
 8008408:	46bd      	mov	sp, r7
 800840a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840e:	4770      	bx	lr

08008410 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008410:	b480      	push	{r7}
 8008412:	b083      	sub	sp, #12
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
 8008418:	460b      	mov	r3, r1
 800841a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800841c:	bf00      	nop
 800841e:	370c      	adds	r7, #12
 8008420:	46bd      	mov	sp, r7
 8008422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008426:	4770      	bx	lr

08008428 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008428:	b580      	push	{r7, lr}
 800842a:	b086      	sub	sp, #24
 800842c:	af00      	add	r7, sp, #0
 800842e:	60f8      	str	r0, [r7, #12]
 8008430:	60b9      	str	r1, [r7, #8]
 8008432:	603b      	str	r3, [r7, #0]
 8008434:	4613      	mov	r3, r2
 8008436:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008438:	e03b      	b.n	80084b2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800843a:	6a3b      	ldr	r3, [r7, #32]
 800843c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008440:	d037      	beq.n	80084b2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008442:	f7fc f93f 	bl	80046c4 <HAL_GetTick>
 8008446:	4602      	mov	r2, r0
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	1ad3      	subs	r3, r2, r3
 800844c:	6a3a      	ldr	r2, [r7, #32]
 800844e:	429a      	cmp	r2, r3
 8008450:	d302      	bcc.n	8008458 <UART_WaitOnFlagUntilTimeout+0x30>
 8008452:	6a3b      	ldr	r3, [r7, #32]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d101      	bne.n	800845c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008458:	2303      	movs	r3, #3
 800845a:	e03a      	b.n	80084d2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	68db      	ldr	r3, [r3, #12]
 8008462:	f003 0304 	and.w	r3, r3, #4
 8008466:	2b00      	cmp	r3, #0
 8008468:	d023      	beq.n	80084b2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	2b80      	cmp	r3, #128	@ 0x80
 800846e:	d020      	beq.n	80084b2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	2b40      	cmp	r3, #64	@ 0x40
 8008474:	d01d      	beq.n	80084b2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f003 0308 	and.w	r3, r3, #8
 8008480:	2b08      	cmp	r3, #8
 8008482:	d116      	bne.n	80084b2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008484:	2300      	movs	r3, #0
 8008486:	617b      	str	r3, [r7, #20]
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	617b      	str	r3, [r7, #20]
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	685b      	ldr	r3, [r3, #4]
 8008496:	617b      	str	r3, [r7, #20]
 8008498:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800849a:	68f8      	ldr	r0, [r7, #12]
 800849c:	f000 f81d 	bl	80084da <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	2208      	movs	r2, #8
 80084a4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	2200      	movs	r2, #0
 80084aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80084ae:	2301      	movs	r3, #1
 80084b0:	e00f      	b.n	80084d2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	681a      	ldr	r2, [r3, #0]
 80084b8:	68bb      	ldr	r3, [r7, #8]
 80084ba:	4013      	ands	r3, r2
 80084bc:	68ba      	ldr	r2, [r7, #8]
 80084be:	429a      	cmp	r2, r3
 80084c0:	bf0c      	ite	eq
 80084c2:	2301      	moveq	r3, #1
 80084c4:	2300      	movne	r3, #0
 80084c6:	b2db      	uxtb	r3, r3
 80084c8:	461a      	mov	r2, r3
 80084ca:	79fb      	ldrb	r3, [r7, #7]
 80084cc:	429a      	cmp	r2, r3
 80084ce:	d0b4      	beq.n	800843a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80084d0:	2300      	movs	r3, #0
}
 80084d2:	4618      	mov	r0, r3
 80084d4:	3718      	adds	r7, #24
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}

080084da <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80084da:	b480      	push	{r7}
 80084dc:	b095      	sub	sp, #84	@ 0x54
 80084de:	af00      	add	r7, sp, #0
 80084e0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	330c      	adds	r3, #12
 80084e8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084ec:	e853 3f00 	ldrex	r3, [r3]
 80084f0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80084f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80084f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	330c      	adds	r3, #12
 8008500:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008502:	643a      	str	r2, [r7, #64]	@ 0x40
 8008504:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008506:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008508:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800850a:	e841 2300 	strex	r3, r2, [r1]
 800850e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008512:	2b00      	cmp	r3, #0
 8008514:	d1e5      	bne.n	80084e2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	3314      	adds	r3, #20
 800851c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800851e:	6a3b      	ldr	r3, [r7, #32]
 8008520:	e853 3f00 	ldrex	r3, [r3]
 8008524:	61fb      	str	r3, [r7, #28]
   return(result);
 8008526:	69fb      	ldr	r3, [r7, #28]
 8008528:	f023 0301 	bic.w	r3, r3, #1
 800852c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	3314      	adds	r3, #20
 8008534:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008536:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008538:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800853a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800853c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800853e:	e841 2300 	strex	r3, r2, [r1]
 8008542:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008546:	2b00      	cmp	r3, #0
 8008548:	d1e5      	bne.n	8008516 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800854e:	2b01      	cmp	r3, #1
 8008550:	d119      	bne.n	8008586 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	330c      	adds	r3, #12
 8008558:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	e853 3f00 	ldrex	r3, [r3]
 8008560:	60bb      	str	r3, [r7, #8]
   return(result);
 8008562:	68bb      	ldr	r3, [r7, #8]
 8008564:	f023 0310 	bic.w	r3, r3, #16
 8008568:	647b      	str	r3, [r7, #68]	@ 0x44
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	330c      	adds	r3, #12
 8008570:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008572:	61ba      	str	r2, [r7, #24]
 8008574:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008576:	6979      	ldr	r1, [r7, #20]
 8008578:	69ba      	ldr	r2, [r7, #24]
 800857a:	e841 2300 	strex	r3, r2, [r1]
 800857e:	613b      	str	r3, [r7, #16]
   return(result);
 8008580:	693b      	ldr	r3, [r7, #16]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d1e5      	bne.n	8008552 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	2220      	movs	r2, #32
 800858a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	2200      	movs	r2, #0
 8008592:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008594:	bf00      	nop
 8008596:	3754      	adds	r7, #84	@ 0x54
 8008598:	46bd      	mov	sp, r7
 800859a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859e:	4770      	bx	lr

080085a0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b084      	sub	sp, #16
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085ac:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	2200      	movs	r2, #0
 80085b2:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80085b4:	68f8      	ldr	r0, [r7, #12]
 80085b6:	f7ff ff21 	bl	80083fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085ba:	bf00      	nop
 80085bc:	3710      	adds	r7, #16
 80085be:	46bd      	mov	sp, r7
 80085c0:	bd80      	pop	{r7, pc}

080085c2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80085c2:	b480      	push	{r7}
 80085c4:	b085      	sub	sp, #20
 80085c6:	af00      	add	r7, sp, #0
 80085c8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80085d0:	b2db      	uxtb	r3, r3
 80085d2:	2b21      	cmp	r3, #33	@ 0x21
 80085d4:	d13e      	bne.n	8008654 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	689b      	ldr	r3, [r3, #8]
 80085da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085de:	d114      	bne.n	800860a <UART_Transmit_IT+0x48>
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	691b      	ldr	r3, [r3, #16]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d110      	bne.n	800860a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6a1b      	ldr	r3, [r3, #32]
 80085ec:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	881b      	ldrh	r3, [r3, #0]
 80085f2:	461a      	mov	r2, r3
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80085fc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6a1b      	ldr	r3, [r3, #32]
 8008602:	1c9a      	adds	r2, r3, #2
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	621a      	str	r2, [r3, #32]
 8008608:	e008      	b.n	800861c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6a1b      	ldr	r3, [r3, #32]
 800860e:	1c59      	adds	r1, r3, #1
 8008610:	687a      	ldr	r2, [r7, #4]
 8008612:	6211      	str	r1, [r2, #32]
 8008614:	781a      	ldrb	r2, [r3, #0]
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008620:	b29b      	uxth	r3, r3
 8008622:	3b01      	subs	r3, #1
 8008624:	b29b      	uxth	r3, r3
 8008626:	687a      	ldr	r2, [r7, #4]
 8008628:	4619      	mov	r1, r3
 800862a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800862c:	2b00      	cmp	r3, #0
 800862e:	d10f      	bne.n	8008650 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	68da      	ldr	r2, [r3, #12]
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800863e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	68da      	ldr	r2, [r3, #12]
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800864e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008650:	2300      	movs	r3, #0
 8008652:	e000      	b.n	8008656 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008654:	2302      	movs	r3, #2
  }
}
 8008656:	4618      	mov	r0, r3
 8008658:	3714      	adds	r7, #20
 800865a:	46bd      	mov	sp, r7
 800865c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008660:	4770      	bx	lr

08008662 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008662:	b580      	push	{r7, lr}
 8008664:	b082      	sub	sp, #8
 8008666:	af00      	add	r7, sp, #0
 8008668:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	68da      	ldr	r2, [r3, #12]
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008678:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2220      	movs	r2, #32
 800867e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	f7ff fea6 	bl	80083d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008688:	2300      	movs	r3, #0
}
 800868a:	4618      	mov	r0, r3
 800868c:	3708      	adds	r7, #8
 800868e:	46bd      	mov	sp, r7
 8008690:	bd80      	pop	{r7, pc}

08008692 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008692:	b580      	push	{r7, lr}
 8008694:	b08c      	sub	sp, #48	@ 0x30
 8008696:	af00      	add	r7, sp, #0
 8008698:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800869a:	2300      	movs	r3, #0
 800869c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800869e:	2300      	movs	r3, #0
 80086a0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80086a8:	b2db      	uxtb	r3, r3
 80086aa:	2b22      	cmp	r3, #34	@ 0x22
 80086ac:	f040 80aa 	bne.w	8008804 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	689b      	ldr	r3, [r3, #8]
 80086b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086b8:	d115      	bne.n	80086e6 <UART_Receive_IT+0x54>
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	691b      	ldr	r3, [r3, #16]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d111      	bne.n	80086e6 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086c6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	b29b      	uxth	r3, r3
 80086d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086d4:	b29a      	uxth	r2, r3
 80086d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086d8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086de:	1c9a      	adds	r2, r3, #2
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	629a      	str	r2, [r3, #40]	@ 0x28
 80086e4:	e024      	b.n	8008730 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	689b      	ldr	r3, [r3, #8]
 80086f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086f4:	d007      	beq.n	8008706 <UART_Receive_IT+0x74>
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	689b      	ldr	r3, [r3, #8]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d10a      	bne.n	8008714 <UART_Receive_IT+0x82>
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	691b      	ldr	r3, [r3, #16]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d106      	bne.n	8008714 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	685b      	ldr	r3, [r3, #4]
 800870c:	b2da      	uxtb	r2, r3
 800870e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008710:	701a      	strb	r2, [r3, #0]
 8008712:	e008      	b.n	8008726 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	685b      	ldr	r3, [r3, #4]
 800871a:	b2db      	uxtb	r3, r3
 800871c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008720:	b2da      	uxtb	r2, r3
 8008722:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008724:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800872a:	1c5a      	adds	r2, r3, #1
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008734:	b29b      	uxth	r3, r3
 8008736:	3b01      	subs	r3, #1
 8008738:	b29b      	uxth	r3, r3
 800873a:	687a      	ldr	r2, [r7, #4]
 800873c:	4619      	mov	r1, r3
 800873e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008740:	2b00      	cmp	r3, #0
 8008742:	d15d      	bne.n	8008800 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	68da      	ldr	r2, [r3, #12]
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f022 0220 	bic.w	r2, r2, #32
 8008752:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	68da      	ldr	r2, [r3, #12]
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008762:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	695a      	ldr	r2, [r3, #20]
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	f022 0201 	bic.w	r2, r2, #1
 8008772:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2220      	movs	r2, #32
 8008778:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2200      	movs	r2, #0
 8008780:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008786:	2b01      	cmp	r3, #1
 8008788:	d135      	bne.n	80087f6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	2200      	movs	r2, #0
 800878e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	330c      	adds	r3, #12
 8008796:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008798:	697b      	ldr	r3, [r7, #20]
 800879a:	e853 3f00 	ldrex	r3, [r3]
 800879e:	613b      	str	r3, [r7, #16]
   return(result);
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	f023 0310 	bic.w	r3, r3, #16
 80087a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	330c      	adds	r3, #12
 80087ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087b0:	623a      	str	r2, [r7, #32]
 80087b2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087b4:	69f9      	ldr	r1, [r7, #28]
 80087b6:	6a3a      	ldr	r2, [r7, #32]
 80087b8:	e841 2300 	strex	r3, r2, [r1]
 80087bc:	61bb      	str	r3, [r7, #24]
   return(result);
 80087be:	69bb      	ldr	r3, [r7, #24]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d1e5      	bne.n	8008790 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f003 0310 	and.w	r3, r3, #16
 80087ce:	2b10      	cmp	r3, #16
 80087d0:	d10a      	bne.n	80087e8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80087d2:	2300      	movs	r3, #0
 80087d4:	60fb      	str	r3, [r7, #12]
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	60fb      	str	r3, [r7, #12]
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	685b      	ldr	r3, [r3, #4]
 80087e4:	60fb      	str	r3, [r7, #12]
 80087e6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80087ec:	4619      	mov	r1, r3
 80087ee:	6878      	ldr	r0, [r7, #4]
 80087f0:	f7ff fe0e 	bl	8008410 <HAL_UARTEx_RxEventCallback>
 80087f4:	e002      	b.n	80087fc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80087f6:	6878      	ldr	r0, [r7, #4]
 80087f8:	f7ff fdf6 	bl	80083e8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80087fc:	2300      	movs	r3, #0
 80087fe:	e002      	b.n	8008806 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008800:	2300      	movs	r3, #0
 8008802:	e000      	b.n	8008806 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008804:	2302      	movs	r3, #2
  }
}
 8008806:	4618      	mov	r0, r3
 8008808:	3730      	adds	r7, #48	@ 0x30
 800880a:	46bd      	mov	sp, r7
 800880c:	bd80      	pop	{r7, pc}
	...

08008810 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008810:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008814:	b0c0      	sub	sp, #256	@ 0x100
 8008816:	af00      	add	r7, sp, #0
 8008818:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800881c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	691b      	ldr	r3, [r3, #16]
 8008824:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800882c:	68d9      	ldr	r1, [r3, #12]
 800882e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008832:	681a      	ldr	r2, [r3, #0]
 8008834:	ea40 0301 	orr.w	r3, r0, r1
 8008838:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800883a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800883e:	689a      	ldr	r2, [r3, #8]
 8008840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008844:	691b      	ldr	r3, [r3, #16]
 8008846:	431a      	orrs	r2, r3
 8008848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800884c:	695b      	ldr	r3, [r3, #20]
 800884e:	431a      	orrs	r2, r3
 8008850:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008854:	69db      	ldr	r3, [r3, #28]
 8008856:	4313      	orrs	r3, r2
 8008858:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800885c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	68db      	ldr	r3, [r3, #12]
 8008864:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008868:	f021 010c 	bic.w	r1, r1, #12
 800886c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008870:	681a      	ldr	r2, [r3, #0]
 8008872:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008876:	430b      	orrs	r3, r1
 8008878:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800887a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	695b      	ldr	r3, [r3, #20]
 8008882:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008886:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800888a:	6999      	ldr	r1, [r3, #24]
 800888c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008890:	681a      	ldr	r2, [r3, #0]
 8008892:	ea40 0301 	orr.w	r3, r0, r1
 8008896:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800889c:	681a      	ldr	r2, [r3, #0]
 800889e:	4b8f      	ldr	r3, [pc, #572]	@ (8008adc <UART_SetConfig+0x2cc>)
 80088a0:	429a      	cmp	r2, r3
 80088a2:	d005      	beq.n	80088b0 <UART_SetConfig+0xa0>
 80088a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088a8:	681a      	ldr	r2, [r3, #0]
 80088aa:	4b8d      	ldr	r3, [pc, #564]	@ (8008ae0 <UART_SetConfig+0x2d0>)
 80088ac:	429a      	cmp	r2, r3
 80088ae:	d104      	bne.n	80088ba <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80088b0:	f7fd fae2 	bl	8005e78 <HAL_RCC_GetPCLK2Freq>
 80088b4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80088b8:	e003      	b.n	80088c2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80088ba:	f7fd fac9 	bl	8005e50 <HAL_RCC_GetPCLK1Freq>
 80088be:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80088c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088c6:	69db      	ldr	r3, [r3, #28]
 80088c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80088cc:	f040 810c 	bne.w	8008ae8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80088d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80088d4:	2200      	movs	r2, #0
 80088d6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80088da:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80088de:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80088e2:	4622      	mov	r2, r4
 80088e4:	462b      	mov	r3, r5
 80088e6:	1891      	adds	r1, r2, r2
 80088e8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80088ea:	415b      	adcs	r3, r3
 80088ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80088ee:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80088f2:	4621      	mov	r1, r4
 80088f4:	eb12 0801 	adds.w	r8, r2, r1
 80088f8:	4629      	mov	r1, r5
 80088fa:	eb43 0901 	adc.w	r9, r3, r1
 80088fe:	f04f 0200 	mov.w	r2, #0
 8008902:	f04f 0300 	mov.w	r3, #0
 8008906:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800890a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800890e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008912:	4690      	mov	r8, r2
 8008914:	4699      	mov	r9, r3
 8008916:	4623      	mov	r3, r4
 8008918:	eb18 0303 	adds.w	r3, r8, r3
 800891c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008920:	462b      	mov	r3, r5
 8008922:	eb49 0303 	adc.w	r3, r9, r3
 8008926:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800892a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800892e:	685b      	ldr	r3, [r3, #4]
 8008930:	2200      	movs	r2, #0
 8008932:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008936:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800893a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800893e:	460b      	mov	r3, r1
 8008940:	18db      	adds	r3, r3, r3
 8008942:	653b      	str	r3, [r7, #80]	@ 0x50
 8008944:	4613      	mov	r3, r2
 8008946:	eb42 0303 	adc.w	r3, r2, r3
 800894a:	657b      	str	r3, [r7, #84]	@ 0x54
 800894c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008950:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008954:	f7f8 f930 	bl	8000bb8 <__aeabi_uldivmod>
 8008958:	4602      	mov	r2, r0
 800895a:	460b      	mov	r3, r1
 800895c:	4b61      	ldr	r3, [pc, #388]	@ (8008ae4 <UART_SetConfig+0x2d4>)
 800895e:	fba3 2302 	umull	r2, r3, r3, r2
 8008962:	095b      	lsrs	r3, r3, #5
 8008964:	011c      	lsls	r4, r3, #4
 8008966:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800896a:	2200      	movs	r2, #0
 800896c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008970:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008974:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008978:	4642      	mov	r2, r8
 800897a:	464b      	mov	r3, r9
 800897c:	1891      	adds	r1, r2, r2
 800897e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008980:	415b      	adcs	r3, r3
 8008982:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008984:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008988:	4641      	mov	r1, r8
 800898a:	eb12 0a01 	adds.w	sl, r2, r1
 800898e:	4649      	mov	r1, r9
 8008990:	eb43 0b01 	adc.w	fp, r3, r1
 8008994:	f04f 0200 	mov.w	r2, #0
 8008998:	f04f 0300 	mov.w	r3, #0
 800899c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80089a0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80089a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80089a8:	4692      	mov	sl, r2
 80089aa:	469b      	mov	fp, r3
 80089ac:	4643      	mov	r3, r8
 80089ae:	eb1a 0303 	adds.w	r3, sl, r3
 80089b2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80089b6:	464b      	mov	r3, r9
 80089b8:	eb4b 0303 	adc.w	r3, fp, r3
 80089bc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80089c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089c4:	685b      	ldr	r3, [r3, #4]
 80089c6:	2200      	movs	r2, #0
 80089c8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80089cc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80089d0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80089d4:	460b      	mov	r3, r1
 80089d6:	18db      	adds	r3, r3, r3
 80089d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80089da:	4613      	mov	r3, r2
 80089dc:	eb42 0303 	adc.w	r3, r2, r3
 80089e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80089e2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80089e6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80089ea:	f7f8 f8e5 	bl	8000bb8 <__aeabi_uldivmod>
 80089ee:	4602      	mov	r2, r0
 80089f0:	460b      	mov	r3, r1
 80089f2:	4611      	mov	r1, r2
 80089f4:	4b3b      	ldr	r3, [pc, #236]	@ (8008ae4 <UART_SetConfig+0x2d4>)
 80089f6:	fba3 2301 	umull	r2, r3, r3, r1
 80089fa:	095b      	lsrs	r3, r3, #5
 80089fc:	2264      	movs	r2, #100	@ 0x64
 80089fe:	fb02 f303 	mul.w	r3, r2, r3
 8008a02:	1acb      	subs	r3, r1, r3
 8008a04:	00db      	lsls	r3, r3, #3
 8008a06:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008a0a:	4b36      	ldr	r3, [pc, #216]	@ (8008ae4 <UART_SetConfig+0x2d4>)
 8008a0c:	fba3 2302 	umull	r2, r3, r3, r2
 8008a10:	095b      	lsrs	r3, r3, #5
 8008a12:	005b      	lsls	r3, r3, #1
 8008a14:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008a18:	441c      	add	r4, r3
 8008a1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008a1e:	2200      	movs	r2, #0
 8008a20:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008a24:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008a28:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008a2c:	4642      	mov	r2, r8
 8008a2e:	464b      	mov	r3, r9
 8008a30:	1891      	adds	r1, r2, r2
 8008a32:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008a34:	415b      	adcs	r3, r3
 8008a36:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a38:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008a3c:	4641      	mov	r1, r8
 8008a3e:	1851      	adds	r1, r2, r1
 8008a40:	6339      	str	r1, [r7, #48]	@ 0x30
 8008a42:	4649      	mov	r1, r9
 8008a44:	414b      	adcs	r3, r1
 8008a46:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a48:	f04f 0200 	mov.w	r2, #0
 8008a4c:	f04f 0300 	mov.w	r3, #0
 8008a50:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008a54:	4659      	mov	r1, fp
 8008a56:	00cb      	lsls	r3, r1, #3
 8008a58:	4651      	mov	r1, sl
 8008a5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008a5e:	4651      	mov	r1, sl
 8008a60:	00ca      	lsls	r2, r1, #3
 8008a62:	4610      	mov	r0, r2
 8008a64:	4619      	mov	r1, r3
 8008a66:	4603      	mov	r3, r0
 8008a68:	4642      	mov	r2, r8
 8008a6a:	189b      	adds	r3, r3, r2
 8008a6c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008a70:	464b      	mov	r3, r9
 8008a72:	460a      	mov	r2, r1
 8008a74:	eb42 0303 	adc.w	r3, r2, r3
 8008a78:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a80:	685b      	ldr	r3, [r3, #4]
 8008a82:	2200      	movs	r2, #0
 8008a84:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008a88:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008a8c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008a90:	460b      	mov	r3, r1
 8008a92:	18db      	adds	r3, r3, r3
 8008a94:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008a96:	4613      	mov	r3, r2
 8008a98:	eb42 0303 	adc.w	r3, r2, r3
 8008a9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008a9e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008aa2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008aa6:	f7f8 f887 	bl	8000bb8 <__aeabi_uldivmod>
 8008aaa:	4602      	mov	r2, r0
 8008aac:	460b      	mov	r3, r1
 8008aae:	4b0d      	ldr	r3, [pc, #52]	@ (8008ae4 <UART_SetConfig+0x2d4>)
 8008ab0:	fba3 1302 	umull	r1, r3, r3, r2
 8008ab4:	095b      	lsrs	r3, r3, #5
 8008ab6:	2164      	movs	r1, #100	@ 0x64
 8008ab8:	fb01 f303 	mul.w	r3, r1, r3
 8008abc:	1ad3      	subs	r3, r2, r3
 8008abe:	00db      	lsls	r3, r3, #3
 8008ac0:	3332      	adds	r3, #50	@ 0x32
 8008ac2:	4a08      	ldr	r2, [pc, #32]	@ (8008ae4 <UART_SetConfig+0x2d4>)
 8008ac4:	fba2 2303 	umull	r2, r3, r2, r3
 8008ac8:	095b      	lsrs	r3, r3, #5
 8008aca:	f003 0207 	and.w	r2, r3, #7
 8008ace:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	4422      	add	r2, r4
 8008ad6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008ad8:	e106      	b.n	8008ce8 <UART_SetConfig+0x4d8>
 8008ada:	bf00      	nop
 8008adc:	40011000 	.word	0x40011000
 8008ae0:	40011400 	.word	0x40011400
 8008ae4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008ae8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008aec:	2200      	movs	r2, #0
 8008aee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008af2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008af6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008afa:	4642      	mov	r2, r8
 8008afc:	464b      	mov	r3, r9
 8008afe:	1891      	adds	r1, r2, r2
 8008b00:	6239      	str	r1, [r7, #32]
 8008b02:	415b      	adcs	r3, r3
 8008b04:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b06:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008b0a:	4641      	mov	r1, r8
 8008b0c:	1854      	adds	r4, r2, r1
 8008b0e:	4649      	mov	r1, r9
 8008b10:	eb43 0501 	adc.w	r5, r3, r1
 8008b14:	f04f 0200 	mov.w	r2, #0
 8008b18:	f04f 0300 	mov.w	r3, #0
 8008b1c:	00eb      	lsls	r3, r5, #3
 8008b1e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008b22:	00e2      	lsls	r2, r4, #3
 8008b24:	4614      	mov	r4, r2
 8008b26:	461d      	mov	r5, r3
 8008b28:	4643      	mov	r3, r8
 8008b2a:	18e3      	adds	r3, r4, r3
 8008b2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008b30:	464b      	mov	r3, r9
 8008b32:	eb45 0303 	adc.w	r3, r5, r3
 8008b36:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008b3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b3e:	685b      	ldr	r3, [r3, #4]
 8008b40:	2200      	movs	r2, #0
 8008b42:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008b46:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008b4a:	f04f 0200 	mov.w	r2, #0
 8008b4e:	f04f 0300 	mov.w	r3, #0
 8008b52:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008b56:	4629      	mov	r1, r5
 8008b58:	008b      	lsls	r3, r1, #2
 8008b5a:	4621      	mov	r1, r4
 8008b5c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008b60:	4621      	mov	r1, r4
 8008b62:	008a      	lsls	r2, r1, #2
 8008b64:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008b68:	f7f8 f826 	bl	8000bb8 <__aeabi_uldivmod>
 8008b6c:	4602      	mov	r2, r0
 8008b6e:	460b      	mov	r3, r1
 8008b70:	4b60      	ldr	r3, [pc, #384]	@ (8008cf4 <UART_SetConfig+0x4e4>)
 8008b72:	fba3 2302 	umull	r2, r3, r3, r2
 8008b76:	095b      	lsrs	r3, r3, #5
 8008b78:	011c      	lsls	r4, r3, #4
 8008b7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b7e:	2200      	movs	r2, #0
 8008b80:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008b84:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008b88:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008b8c:	4642      	mov	r2, r8
 8008b8e:	464b      	mov	r3, r9
 8008b90:	1891      	adds	r1, r2, r2
 8008b92:	61b9      	str	r1, [r7, #24]
 8008b94:	415b      	adcs	r3, r3
 8008b96:	61fb      	str	r3, [r7, #28]
 8008b98:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008b9c:	4641      	mov	r1, r8
 8008b9e:	1851      	adds	r1, r2, r1
 8008ba0:	6139      	str	r1, [r7, #16]
 8008ba2:	4649      	mov	r1, r9
 8008ba4:	414b      	adcs	r3, r1
 8008ba6:	617b      	str	r3, [r7, #20]
 8008ba8:	f04f 0200 	mov.w	r2, #0
 8008bac:	f04f 0300 	mov.w	r3, #0
 8008bb0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008bb4:	4659      	mov	r1, fp
 8008bb6:	00cb      	lsls	r3, r1, #3
 8008bb8:	4651      	mov	r1, sl
 8008bba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008bbe:	4651      	mov	r1, sl
 8008bc0:	00ca      	lsls	r2, r1, #3
 8008bc2:	4610      	mov	r0, r2
 8008bc4:	4619      	mov	r1, r3
 8008bc6:	4603      	mov	r3, r0
 8008bc8:	4642      	mov	r2, r8
 8008bca:	189b      	adds	r3, r3, r2
 8008bcc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008bd0:	464b      	mov	r3, r9
 8008bd2:	460a      	mov	r2, r1
 8008bd4:	eb42 0303 	adc.w	r3, r2, r3
 8008bd8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008be0:	685b      	ldr	r3, [r3, #4]
 8008be2:	2200      	movs	r2, #0
 8008be4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008be6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008be8:	f04f 0200 	mov.w	r2, #0
 8008bec:	f04f 0300 	mov.w	r3, #0
 8008bf0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008bf4:	4649      	mov	r1, r9
 8008bf6:	008b      	lsls	r3, r1, #2
 8008bf8:	4641      	mov	r1, r8
 8008bfa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008bfe:	4641      	mov	r1, r8
 8008c00:	008a      	lsls	r2, r1, #2
 8008c02:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008c06:	f7f7 ffd7 	bl	8000bb8 <__aeabi_uldivmod>
 8008c0a:	4602      	mov	r2, r0
 8008c0c:	460b      	mov	r3, r1
 8008c0e:	4611      	mov	r1, r2
 8008c10:	4b38      	ldr	r3, [pc, #224]	@ (8008cf4 <UART_SetConfig+0x4e4>)
 8008c12:	fba3 2301 	umull	r2, r3, r3, r1
 8008c16:	095b      	lsrs	r3, r3, #5
 8008c18:	2264      	movs	r2, #100	@ 0x64
 8008c1a:	fb02 f303 	mul.w	r3, r2, r3
 8008c1e:	1acb      	subs	r3, r1, r3
 8008c20:	011b      	lsls	r3, r3, #4
 8008c22:	3332      	adds	r3, #50	@ 0x32
 8008c24:	4a33      	ldr	r2, [pc, #204]	@ (8008cf4 <UART_SetConfig+0x4e4>)
 8008c26:	fba2 2303 	umull	r2, r3, r2, r3
 8008c2a:	095b      	lsrs	r3, r3, #5
 8008c2c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008c30:	441c      	add	r4, r3
 8008c32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c36:	2200      	movs	r2, #0
 8008c38:	673b      	str	r3, [r7, #112]	@ 0x70
 8008c3a:	677a      	str	r2, [r7, #116]	@ 0x74
 8008c3c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008c40:	4642      	mov	r2, r8
 8008c42:	464b      	mov	r3, r9
 8008c44:	1891      	adds	r1, r2, r2
 8008c46:	60b9      	str	r1, [r7, #8]
 8008c48:	415b      	adcs	r3, r3
 8008c4a:	60fb      	str	r3, [r7, #12]
 8008c4c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008c50:	4641      	mov	r1, r8
 8008c52:	1851      	adds	r1, r2, r1
 8008c54:	6039      	str	r1, [r7, #0]
 8008c56:	4649      	mov	r1, r9
 8008c58:	414b      	adcs	r3, r1
 8008c5a:	607b      	str	r3, [r7, #4]
 8008c5c:	f04f 0200 	mov.w	r2, #0
 8008c60:	f04f 0300 	mov.w	r3, #0
 8008c64:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008c68:	4659      	mov	r1, fp
 8008c6a:	00cb      	lsls	r3, r1, #3
 8008c6c:	4651      	mov	r1, sl
 8008c6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008c72:	4651      	mov	r1, sl
 8008c74:	00ca      	lsls	r2, r1, #3
 8008c76:	4610      	mov	r0, r2
 8008c78:	4619      	mov	r1, r3
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	4642      	mov	r2, r8
 8008c7e:	189b      	adds	r3, r3, r2
 8008c80:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008c82:	464b      	mov	r3, r9
 8008c84:	460a      	mov	r2, r1
 8008c86:	eb42 0303 	adc.w	r3, r2, r3
 8008c8a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008c8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c90:	685b      	ldr	r3, [r3, #4]
 8008c92:	2200      	movs	r2, #0
 8008c94:	663b      	str	r3, [r7, #96]	@ 0x60
 8008c96:	667a      	str	r2, [r7, #100]	@ 0x64
 8008c98:	f04f 0200 	mov.w	r2, #0
 8008c9c:	f04f 0300 	mov.w	r3, #0
 8008ca0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008ca4:	4649      	mov	r1, r9
 8008ca6:	008b      	lsls	r3, r1, #2
 8008ca8:	4641      	mov	r1, r8
 8008caa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008cae:	4641      	mov	r1, r8
 8008cb0:	008a      	lsls	r2, r1, #2
 8008cb2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008cb6:	f7f7 ff7f 	bl	8000bb8 <__aeabi_uldivmod>
 8008cba:	4602      	mov	r2, r0
 8008cbc:	460b      	mov	r3, r1
 8008cbe:	4b0d      	ldr	r3, [pc, #52]	@ (8008cf4 <UART_SetConfig+0x4e4>)
 8008cc0:	fba3 1302 	umull	r1, r3, r3, r2
 8008cc4:	095b      	lsrs	r3, r3, #5
 8008cc6:	2164      	movs	r1, #100	@ 0x64
 8008cc8:	fb01 f303 	mul.w	r3, r1, r3
 8008ccc:	1ad3      	subs	r3, r2, r3
 8008cce:	011b      	lsls	r3, r3, #4
 8008cd0:	3332      	adds	r3, #50	@ 0x32
 8008cd2:	4a08      	ldr	r2, [pc, #32]	@ (8008cf4 <UART_SetConfig+0x4e4>)
 8008cd4:	fba2 2303 	umull	r2, r3, r2, r3
 8008cd8:	095b      	lsrs	r3, r3, #5
 8008cda:	f003 020f 	and.w	r2, r3, #15
 8008cde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	4422      	add	r2, r4
 8008ce6:	609a      	str	r2, [r3, #8]
}
 8008ce8:	bf00      	nop
 8008cea:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008cf4:	51eb851f 	.word	0x51eb851f

08008cf8 <__cvt>:
 8008cf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008cfc:	ec57 6b10 	vmov	r6, r7, d0
 8008d00:	2f00      	cmp	r7, #0
 8008d02:	460c      	mov	r4, r1
 8008d04:	4619      	mov	r1, r3
 8008d06:	463b      	mov	r3, r7
 8008d08:	bfbb      	ittet	lt
 8008d0a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008d0e:	461f      	movlt	r7, r3
 8008d10:	2300      	movge	r3, #0
 8008d12:	232d      	movlt	r3, #45	@ 0x2d
 8008d14:	700b      	strb	r3, [r1, #0]
 8008d16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008d18:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008d1c:	4691      	mov	r9, r2
 8008d1e:	f023 0820 	bic.w	r8, r3, #32
 8008d22:	bfbc      	itt	lt
 8008d24:	4632      	movlt	r2, r6
 8008d26:	4616      	movlt	r6, r2
 8008d28:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008d2c:	d005      	beq.n	8008d3a <__cvt+0x42>
 8008d2e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008d32:	d100      	bne.n	8008d36 <__cvt+0x3e>
 8008d34:	3401      	adds	r4, #1
 8008d36:	2102      	movs	r1, #2
 8008d38:	e000      	b.n	8008d3c <__cvt+0x44>
 8008d3a:	2103      	movs	r1, #3
 8008d3c:	ab03      	add	r3, sp, #12
 8008d3e:	9301      	str	r3, [sp, #4]
 8008d40:	ab02      	add	r3, sp, #8
 8008d42:	9300      	str	r3, [sp, #0]
 8008d44:	ec47 6b10 	vmov	d0, r6, r7
 8008d48:	4653      	mov	r3, sl
 8008d4a:	4622      	mov	r2, r4
 8008d4c:	f000 fe74 	bl	8009a38 <_dtoa_r>
 8008d50:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008d54:	4605      	mov	r5, r0
 8008d56:	d119      	bne.n	8008d8c <__cvt+0x94>
 8008d58:	f019 0f01 	tst.w	r9, #1
 8008d5c:	d00e      	beq.n	8008d7c <__cvt+0x84>
 8008d5e:	eb00 0904 	add.w	r9, r0, r4
 8008d62:	2200      	movs	r2, #0
 8008d64:	2300      	movs	r3, #0
 8008d66:	4630      	mov	r0, r6
 8008d68:	4639      	mov	r1, r7
 8008d6a:	f7f7 feb5 	bl	8000ad8 <__aeabi_dcmpeq>
 8008d6e:	b108      	cbz	r0, 8008d74 <__cvt+0x7c>
 8008d70:	f8cd 900c 	str.w	r9, [sp, #12]
 8008d74:	2230      	movs	r2, #48	@ 0x30
 8008d76:	9b03      	ldr	r3, [sp, #12]
 8008d78:	454b      	cmp	r3, r9
 8008d7a:	d31e      	bcc.n	8008dba <__cvt+0xc2>
 8008d7c:	9b03      	ldr	r3, [sp, #12]
 8008d7e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008d80:	1b5b      	subs	r3, r3, r5
 8008d82:	4628      	mov	r0, r5
 8008d84:	6013      	str	r3, [r2, #0]
 8008d86:	b004      	add	sp, #16
 8008d88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d8c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008d90:	eb00 0904 	add.w	r9, r0, r4
 8008d94:	d1e5      	bne.n	8008d62 <__cvt+0x6a>
 8008d96:	7803      	ldrb	r3, [r0, #0]
 8008d98:	2b30      	cmp	r3, #48	@ 0x30
 8008d9a:	d10a      	bne.n	8008db2 <__cvt+0xba>
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	2300      	movs	r3, #0
 8008da0:	4630      	mov	r0, r6
 8008da2:	4639      	mov	r1, r7
 8008da4:	f7f7 fe98 	bl	8000ad8 <__aeabi_dcmpeq>
 8008da8:	b918      	cbnz	r0, 8008db2 <__cvt+0xba>
 8008daa:	f1c4 0401 	rsb	r4, r4, #1
 8008dae:	f8ca 4000 	str.w	r4, [sl]
 8008db2:	f8da 3000 	ldr.w	r3, [sl]
 8008db6:	4499      	add	r9, r3
 8008db8:	e7d3      	b.n	8008d62 <__cvt+0x6a>
 8008dba:	1c59      	adds	r1, r3, #1
 8008dbc:	9103      	str	r1, [sp, #12]
 8008dbe:	701a      	strb	r2, [r3, #0]
 8008dc0:	e7d9      	b.n	8008d76 <__cvt+0x7e>

08008dc2 <__exponent>:
 8008dc2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008dc4:	2900      	cmp	r1, #0
 8008dc6:	bfba      	itte	lt
 8008dc8:	4249      	neglt	r1, r1
 8008dca:	232d      	movlt	r3, #45	@ 0x2d
 8008dcc:	232b      	movge	r3, #43	@ 0x2b
 8008dce:	2909      	cmp	r1, #9
 8008dd0:	7002      	strb	r2, [r0, #0]
 8008dd2:	7043      	strb	r3, [r0, #1]
 8008dd4:	dd29      	ble.n	8008e2a <__exponent+0x68>
 8008dd6:	f10d 0307 	add.w	r3, sp, #7
 8008dda:	461d      	mov	r5, r3
 8008ddc:	270a      	movs	r7, #10
 8008dde:	461a      	mov	r2, r3
 8008de0:	fbb1 f6f7 	udiv	r6, r1, r7
 8008de4:	fb07 1416 	mls	r4, r7, r6, r1
 8008de8:	3430      	adds	r4, #48	@ 0x30
 8008dea:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008dee:	460c      	mov	r4, r1
 8008df0:	2c63      	cmp	r4, #99	@ 0x63
 8008df2:	f103 33ff 	add.w	r3, r3, #4294967295
 8008df6:	4631      	mov	r1, r6
 8008df8:	dcf1      	bgt.n	8008dde <__exponent+0x1c>
 8008dfa:	3130      	adds	r1, #48	@ 0x30
 8008dfc:	1e94      	subs	r4, r2, #2
 8008dfe:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008e02:	1c41      	adds	r1, r0, #1
 8008e04:	4623      	mov	r3, r4
 8008e06:	42ab      	cmp	r3, r5
 8008e08:	d30a      	bcc.n	8008e20 <__exponent+0x5e>
 8008e0a:	f10d 0309 	add.w	r3, sp, #9
 8008e0e:	1a9b      	subs	r3, r3, r2
 8008e10:	42ac      	cmp	r4, r5
 8008e12:	bf88      	it	hi
 8008e14:	2300      	movhi	r3, #0
 8008e16:	3302      	adds	r3, #2
 8008e18:	4403      	add	r3, r0
 8008e1a:	1a18      	subs	r0, r3, r0
 8008e1c:	b003      	add	sp, #12
 8008e1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e20:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008e24:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008e28:	e7ed      	b.n	8008e06 <__exponent+0x44>
 8008e2a:	2330      	movs	r3, #48	@ 0x30
 8008e2c:	3130      	adds	r1, #48	@ 0x30
 8008e2e:	7083      	strb	r3, [r0, #2]
 8008e30:	70c1      	strb	r1, [r0, #3]
 8008e32:	1d03      	adds	r3, r0, #4
 8008e34:	e7f1      	b.n	8008e1a <__exponent+0x58>
	...

08008e38 <_printf_float>:
 8008e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e3c:	b08d      	sub	sp, #52	@ 0x34
 8008e3e:	460c      	mov	r4, r1
 8008e40:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008e44:	4616      	mov	r6, r2
 8008e46:	461f      	mov	r7, r3
 8008e48:	4605      	mov	r5, r0
 8008e4a:	f000 fcf5 	bl	8009838 <_localeconv_r>
 8008e4e:	6803      	ldr	r3, [r0, #0]
 8008e50:	9304      	str	r3, [sp, #16]
 8008e52:	4618      	mov	r0, r3
 8008e54:	f7f7 fa14 	bl	8000280 <strlen>
 8008e58:	2300      	movs	r3, #0
 8008e5a:	930a      	str	r3, [sp, #40]	@ 0x28
 8008e5c:	f8d8 3000 	ldr.w	r3, [r8]
 8008e60:	9005      	str	r0, [sp, #20]
 8008e62:	3307      	adds	r3, #7
 8008e64:	f023 0307 	bic.w	r3, r3, #7
 8008e68:	f103 0208 	add.w	r2, r3, #8
 8008e6c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008e70:	f8d4 b000 	ldr.w	fp, [r4]
 8008e74:	f8c8 2000 	str.w	r2, [r8]
 8008e78:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008e7c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008e80:	9307      	str	r3, [sp, #28]
 8008e82:	f8cd 8018 	str.w	r8, [sp, #24]
 8008e86:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008e8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008e8e:	4b9c      	ldr	r3, [pc, #624]	@ (8009100 <_printf_float+0x2c8>)
 8008e90:	f04f 32ff 	mov.w	r2, #4294967295
 8008e94:	f7f7 fe52 	bl	8000b3c <__aeabi_dcmpun>
 8008e98:	bb70      	cbnz	r0, 8008ef8 <_printf_float+0xc0>
 8008e9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008e9e:	4b98      	ldr	r3, [pc, #608]	@ (8009100 <_printf_float+0x2c8>)
 8008ea0:	f04f 32ff 	mov.w	r2, #4294967295
 8008ea4:	f7f7 fe2c 	bl	8000b00 <__aeabi_dcmple>
 8008ea8:	bb30      	cbnz	r0, 8008ef8 <_printf_float+0xc0>
 8008eaa:	2200      	movs	r2, #0
 8008eac:	2300      	movs	r3, #0
 8008eae:	4640      	mov	r0, r8
 8008eb0:	4649      	mov	r1, r9
 8008eb2:	f7f7 fe1b 	bl	8000aec <__aeabi_dcmplt>
 8008eb6:	b110      	cbz	r0, 8008ebe <_printf_float+0x86>
 8008eb8:	232d      	movs	r3, #45	@ 0x2d
 8008eba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ebe:	4a91      	ldr	r2, [pc, #580]	@ (8009104 <_printf_float+0x2cc>)
 8008ec0:	4b91      	ldr	r3, [pc, #580]	@ (8009108 <_printf_float+0x2d0>)
 8008ec2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008ec6:	bf8c      	ite	hi
 8008ec8:	4690      	movhi	r8, r2
 8008eca:	4698      	movls	r8, r3
 8008ecc:	2303      	movs	r3, #3
 8008ece:	6123      	str	r3, [r4, #16]
 8008ed0:	f02b 0304 	bic.w	r3, fp, #4
 8008ed4:	6023      	str	r3, [r4, #0]
 8008ed6:	f04f 0900 	mov.w	r9, #0
 8008eda:	9700      	str	r7, [sp, #0]
 8008edc:	4633      	mov	r3, r6
 8008ede:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008ee0:	4621      	mov	r1, r4
 8008ee2:	4628      	mov	r0, r5
 8008ee4:	f000 f9d2 	bl	800928c <_printf_common>
 8008ee8:	3001      	adds	r0, #1
 8008eea:	f040 808d 	bne.w	8009008 <_printf_float+0x1d0>
 8008eee:	f04f 30ff 	mov.w	r0, #4294967295
 8008ef2:	b00d      	add	sp, #52	@ 0x34
 8008ef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ef8:	4642      	mov	r2, r8
 8008efa:	464b      	mov	r3, r9
 8008efc:	4640      	mov	r0, r8
 8008efe:	4649      	mov	r1, r9
 8008f00:	f7f7 fe1c 	bl	8000b3c <__aeabi_dcmpun>
 8008f04:	b140      	cbz	r0, 8008f18 <_printf_float+0xe0>
 8008f06:	464b      	mov	r3, r9
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	bfbc      	itt	lt
 8008f0c:	232d      	movlt	r3, #45	@ 0x2d
 8008f0e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008f12:	4a7e      	ldr	r2, [pc, #504]	@ (800910c <_printf_float+0x2d4>)
 8008f14:	4b7e      	ldr	r3, [pc, #504]	@ (8009110 <_printf_float+0x2d8>)
 8008f16:	e7d4      	b.n	8008ec2 <_printf_float+0x8a>
 8008f18:	6863      	ldr	r3, [r4, #4]
 8008f1a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008f1e:	9206      	str	r2, [sp, #24]
 8008f20:	1c5a      	adds	r2, r3, #1
 8008f22:	d13b      	bne.n	8008f9c <_printf_float+0x164>
 8008f24:	2306      	movs	r3, #6
 8008f26:	6063      	str	r3, [r4, #4]
 8008f28:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	6022      	str	r2, [r4, #0]
 8008f30:	9303      	str	r3, [sp, #12]
 8008f32:	ab0a      	add	r3, sp, #40	@ 0x28
 8008f34:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008f38:	ab09      	add	r3, sp, #36	@ 0x24
 8008f3a:	9300      	str	r3, [sp, #0]
 8008f3c:	6861      	ldr	r1, [r4, #4]
 8008f3e:	ec49 8b10 	vmov	d0, r8, r9
 8008f42:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008f46:	4628      	mov	r0, r5
 8008f48:	f7ff fed6 	bl	8008cf8 <__cvt>
 8008f4c:	9b06      	ldr	r3, [sp, #24]
 8008f4e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008f50:	2b47      	cmp	r3, #71	@ 0x47
 8008f52:	4680      	mov	r8, r0
 8008f54:	d129      	bne.n	8008faa <_printf_float+0x172>
 8008f56:	1cc8      	adds	r0, r1, #3
 8008f58:	db02      	blt.n	8008f60 <_printf_float+0x128>
 8008f5a:	6863      	ldr	r3, [r4, #4]
 8008f5c:	4299      	cmp	r1, r3
 8008f5e:	dd41      	ble.n	8008fe4 <_printf_float+0x1ac>
 8008f60:	f1aa 0a02 	sub.w	sl, sl, #2
 8008f64:	fa5f fa8a 	uxtb.w	sl, sl
 8008f68:	3901      	subs	r1, #1
 8008f6a:	4652      	mov	r2, sl
 8008f6c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008f70:	9109      	str	r1, [sp, #36]	@ 0x24
 8008f72:	f7ff ff26 	bl	8008dc2 <__exponent>
 8008f76:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008f78:	1813      	adds	r3, r2, r0
 8008f7a:	2a01      	cmp	r2, #1
 8008f7c:	4681      	mov	r9, r0
 8008f7e:	6123      	str	r3, [r4, #16]
 8008f80:	dc02      	bgt.n	8008f88 <_printf_float+0x150>
 8008f82:	6822      	ldr	r2, [r4, #0]
 8008f84:	07d2      	lsls	r2, r2, #31
 8008f86:	d501      	bpl.n	8008f8c <_printf_float+0x154>
 8008f88:	3301      	adds	r3, #1
 8008f8a:	6123      	str	r3, [r4, #16]
 8008f8c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d0a2      	beq.n	8008eda <_printf_float+0xa2>
 8008f94:	232d      	movs	r3, #45	@ 0x2d
 8008f96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008f9a:	e79e      	b.n	8008eda <_printf_float+0xa2>
 8008f9c:	9a06      	ldr	r2, [sp, #24]
 8008f9e:	2a47      	cmp	r2, #71	@ 0x47
 8008fa0:	d1c2      	bne.n	8008f28 <_printf_float+0xf0>
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d1c0      	bne.n	8008f28 <_printf_float+0xf0>
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	e7bd      	b.n	8008f26 <_printf_float+0xee>
 8008faa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008fae:	d9db      	bls.n	8008f68 <_printf_float+0x130>
 8008fb0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008fb4:	d118      	bne.n	8008fe8 <_printf_float+0x1b0>
 8008fb6:	2900      	cmp	r1, #0
 8008fb8:	6863      	ldr	r3, [r4, #4]
 8008fba:	dd0b      	ble.n	8008fd4 <_printf_float+0x19c>
 8008fbc:	6121      	str	r1, [r4, #16]
 8008fbe:	b913      	cbnz	r3, 8008fc6 <_printf_float+0x18e>
 8008fc0:	6822      	ldr	r2, [r4, #0]
 8008fc2:	07d0      	lsls	r0, r2, #31
 8008fc4:	d502      	bpl.n	8008fcc <_printf_float+0x194>
 8008fc6:	3301      	adds	r3, #1
 8008fc8:	440b      	add	r3, r1
 8008fca:	6123      	str	r3, [r4, #16]
 8008fcc:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008fce:	f04f 0900 	mov.w	r9, #0
 8008fd2:	e7db      	b.n	8008f8c <_printf_float+0x154>
 8008fd4:	b913      	cbnz	r3, 8008fdc <_printf_float+0x1a4>
 8008fd6:	6822      	ldr	r2, [r4, #0]
 8008fd8:	07d2      	lsls	r2, r2, #31
 8008fda:	d501      	bpl.n	8008fe0 <_printf_float+0x1a8>
 8008fdc:	3302      	adds	r3, #2
 8008fde:	e7f4      	b.n	8008fca <_printf_float+0x192>
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	e7f2      	b.n	8008fca <_printf_float+0x192>
 8008fe4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008fe8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008fea:	4299      	cmp	r1, r3
 8008fec:	db05      	blt.n	8008ffa <_printf_float+0x1c2>
 8008fee:	6823      	ldr	r3, [r4, #0]
 8008ff0:	6121      	str	r1, [r4, #16]
 8008ff2:	07d8      	lsls	r0, r3, #31
 8008ff4:	d5ea      	bpl.n	8008fcc <_printf_float+0x194>
 8008ff6:	1c4b      	adds	r3, r1, #1
 8008ff8:	e7e7      	b.n	8008fca <_printf_float+0x192>
 8008ffa:	2900      	cmp	r1, #0
 8008ffc:	bfd4      	ite	le
 8008ffe:	f1c1 0202 	rsble	r2, r1, #2
 8009002:	2201      	movgt	r2, #1
 8009004:	4413      	add	r3, r2
 8009006:	e7e0      	b.n	8008fca <_printf_float+0x192>
 8009008:	6823      	ldr	r3, [r4, #0]
 800900a:	055a      	lsls	r2, r3, #21
 800900c:	d407      	bmi.n	800901e <_printf_float+0x1e6>
 800900e:	6923      	ldr	r3, [r4, #16]
 8009010:	4642      	mov	r2, r8
 8009012:	4631      	mov	r1, r6
 8009014:	4628      	mov	r0, r5
 8009016:	47b8      	blx	r7
 8009018:	3001      	adds	r0, #1
 800901a:	d12b      	bne.n	8009074 <_printf_float+0x23c>
 800901c:	e767      	b.n	8008eee <_printf_float+0xb6>
 800901e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009022:	f240 80dd 	bls.w	80091e0 <_printf_float+0x3a8>
 8009026:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800902a:	2200      	movs	r2, #0
 800902c:	2300      	movs	r3, #0
 800902e:	f7f7 fd53 	bl	8000ad8 <__aeabi_dcmpeq>
 8009032:	2800      	cmp	r0, #0
 8009034:	d033      	beq.n	800909e <_printf_float+0x266>
 8009036:	4a37      	ldr	r2, [pc, #220]	@ (8009114 <_printf_float+0x2dc>)
 8009038:	2301      	movs	r3, #1
 800903a:	4631      	mov	r1, r6
 800903c:	4628      	mov	r0, r5
 800903e:	47b8      	blx	r7
 8009040:	3001      	adds	r0, #1
 8009042:	f43f af54 	beq.w	8008eee <_printf_float+0xb6>
 8009046:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800904a:	4543      	cmp	r3, r8
 800904c:	db02      	blt.n	8009054 <_printf_float+0x21c>
 800904e:	6823      	ldr	r3, [r4, #0]
 8009050:	07d8      	lsls	r0, r3, #31
 8009052:	d50f      	bpl.n	8009074 <_printf_float+0x23c>
 8009054:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009058:	4631      	mov	r1, r6
 800905a:	4628      	mov	r0, r5
 800905c:	47b8      	blx	r7
 800905e:	3001      	adds	r0, #1
 8009060:	f43f af45 	beq.w	8008eee <_printf_float+0xb6>
 8009064:	f04f 0900 	mov.w	r9, #0
 8009068:	f108 38ff 	add.w	r8, r8, #4294967295
 800906c:	f104 0a1a 	add.w	sl, r4, #26
 8009070:	45c8      	cmp	r8, r9
 8009072:	dc09      	bgt.n	8009088 <_printf_float+0x250>
 8009074:	6823      	ldr	r3, [r4, #0]
 8009076:	079b      	lsls	r3, r3, #30
 8009078:	f100 8103 	bmi.w	8009282 <_printf_float+0x44a>
 800907c:	68e0      	ldr	r0, [r4, #12]
 800907e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009080:	4298      	cmp	r0, r3
 8009082:	bfb8      	it	lt
 8009084:	4618      	movlt	r0, r3
 8009086:	e734      	b.n	8008ef2 <_printf_float+0xba>
 8009088:	2301      	movs	r3, #1
 800908a:	4652      	mov	r2, sl
 800908c:	4631      	mov	r1, r6
 800908e:	4628      	mov	r0, r5
 8009090:	47b8      	blx	r7
 8009092:	3001      	adds	r0, #1
 8009094:	f43f af2b 	beq.w	8008eee <_printf_float+0xb6>
 8009098:	f109 0901 	add.w	r9, r9, #1
 800909c:	e7e8      	b.n	8009070 <_printf_float+0x238>
 800909e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	dc39      	bgt.n	8009118 <_printf_float+0x2e0>
 80090a4:	4a1b      	ldr	r2, [pc, #108]	@ (8009114 <_printf_float+0x2dc>)
 80090a6:	2301      	movs	r3, #1
 80090a8:	4631      	mov	r1, r6
 80090aa:	4628      	mov	r0, r5
 80090ac:	47b8      	blx	r7
 80090ae:	3001      	adds	r0, #1
 80090b0:	f43f af1d 	beq.w	8008eee <_printf_float+0xb6>
 80090b4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80090b8:	ea59 0303 	orrs.w	r3, r9, r3
 80090bc:	d102      	bne.n	80090c4 <_printf_float+0x28c>
 80090be:	6823      	ldr	r3, [r4, #0]
 80090c0:	07d9      	lsls	r1, r3, #31
 80090c2:	d5d7      	bpl.n	8009074 <_printf_float+0x23c>
 80090c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80090c8:	4631      	mov	r1, r6
 80090ca:	4628      	mov	r0, r5
 80090cc:	47b8      	blx	r7
 80090ce:	3001      	adds	r0, #1
 80090d0:	f43f af0d 	beq.w	8008eee <_printf_float+0xb6>
 80090d4:	f04f 0a00 	mov.w	sl, #0
 80090d8:	f104 0b1a 	add.w	fp, r4, #26
 80090dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090de:	425b      	negs	r3, r3
 80090e0:	4553      	cmp	r3, sl
 80090e2:	dc01      	bgt.n	80090e8 <_printf_float+0x2b0>
 80090e4:	464b      	mov	r3, r9
 80090e6:	e793      	b.n	8009010 <_printf_float+0x1d8>
 80090e8:	2301      	movs	r3, #1
 80090ea:	465a      	mov	r2, fp
 80090ec:	4631      	mov	r1, r6
 80090ee:	4628      	mov	r0, r5
 80090f0:	47b8      	blx	r7
 80090f2:	3001      	adds	r0, #1
 80090f4:	f43f aefb 	beq.w	8008eee <_printf_float+0xb6>
 80090f8:	f10a 0a01 	add.w	sl, sl, #1
 80090fc:	e7ee      	b.n	80090dc <_printf_float+0x2a4>
 80090fe:	bf00      	nop
 8009100:	7fefffff 	.word	0x7fefffff
 8009104:	0800d794 	.word	0x0800d794
 8009108:	0800d790 	.word	0x0800d790
 800910c:	0800d79c 	.word	0x0800d79c
 8009110:	0800d798 	.word	0x0800d798
 8009114:	0800d7a0 	.word	0x0800d7a0
 8009118:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800911a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800911e:	4553      	cmp	r3, sl
 8009120:	bfa8      	it	ge
 8009122:	4653      	movge	r3, sl
 8009124:	2b00      	cmp	r3, #0
 8009126:	4699      	mov	r9, r3
 8009128:	dc36      	bgt.n	8009198 <_printf_float+0x360>
 800912a:	f04f 0b00 	mov.w	fp, #0
 800912e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009132:	f104 021a 	add.w	r2, r4, #26
 8009136:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009138:	9306      	str	r3, [sp, #24]
 800913a:	eba3 0309 	sub.w	r3, r3, r9
 800913e:	455b      	cmp	r3, fp
 8009140:	dc31      	bgt.n	80091a6 <_printf_float+0x36e>
 8009142:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009144:	459a      	cmp	sl, r3
 8009146:	dc3a      	bgt.n	80091be <_printf_float+0x386>
 8009148:	6823      	ldr	r3, [r4, #0]
 800914a:	07da      	lsls	r2, r3, #31
 800914c:	d437      	bmi.n	80091be <_printf_float+0x386>
 800914e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009150:	ebaa 0903 	sub.w	r9, sl, r3
 8009154:	9b06      	ldr	r3, [sp, #24]
 8009156:	ebaa 0303 	sub.w	r3, sl, r3
 800915a:	4599      	cmp	r9, r3
 800915c:	bfa8      	it	ge
 800915e:	4699      	movge	r9, r3
 8009160:	f1b9 0f00 	cmp.w	r9, #0
 8009164:	dc33      	bgt.n	80091ce <_printf_float+0x396>
 8009166:	f04f 0800 	mov.w	r8, #0
 800916a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800916e:	f104 0b1a 	add.w	fp, r4, #26
 8009172:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009174:	ebaa 0303 	sub.w	r3, sl, r3
 8009178:	eba3 0309 	sub.w	r3, r3, r9
 800917c:	4543      	cmp	r3, r8
 800917e:	f77f af79 	ble.w	8009074 <_printf_float+0x23c>
 8009182:	2301      	movs	r3, #1
 8009184:	465a      	mov	r2, fp
 8009186:	4631      	mov	r1, r6
 8009188:	4628      	mov	r0, r5
 800918a:	47b8      	blx	r7
 800918c:	3001      	adds	r0, #1
 800918e:	f43f aeae 	beq.w	8008eee <_printf_float+0xb6>
 8009192:	f108 0801 	add.w	r8, r8, #1
 8009196:	e7ec      	b.n	8009172 <_printf_float+0x33a>
 8009198:	4642      	mov	r2, r8
 800919a:	4631      	mov	r1, r6
 800919c:	4628      	mov	r0, r5
 800919e:	47b8      	blx	r7
 80091a0:	3001      	adds	r0, #1
 80091a2:	d1c2      	bne.n	800912a <_printf_float+0x2f2>
 80091a4:	e6a3      	b.n	8008eee <_printf_float+0xb6>
 80091a6:	2301      	movs	r3, #1
 80091a8:	4631      	mov	r1, r6
 80091aa:	4628      	mov	r0, r5
 80091ac:	9206      	str	r2, [sp, #24]
 80091ae:	47b8      	blx	r7
 80091b0:	3001      	adds	r0, #1
 80091b2:	f43f ae9c 	beq.w	8008eee <_printf_float+0xb6>
 80091b6:	9a06      	ldr	r2, [sp, #24]
 80091b8:	f10b 0b01 	add.w	fp, fp, #1
 80091bc:	e7bb      	b.n	8009136 <_printf_float+0x2fe>
 80091be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80091c2:	4631      	mov	r1, r6
 80091c4:	4628      	mov	r0, r5
 80091c6:	47b8      	blx	r7
 80091c8:	3001      	adds	r0, #1
 80091ca:	d1c0      	bne.n	800914e <_printf_float+0x316>
 80091cc:	e68f      	b.n	8008eee <_printf_float+0xb6>
 80091ce:	9a06      	ldr	r2, [sp, #24]
 80091d0:	464b      	mov	r3, r9
 80091d2:	4442      	add	r2, r8
 80091d4:	4631      	mov	r1, r6
 80091d6:	4628      	mov	r0, r5
 80091d8:	47b8      	blx	r7
 80091da:	3001      	adds	r0, #1
 80091dc:	d1c3      	bne.n	8009166 <_printf_float+0x32e>
 80091de:	e686      	b.n	8008eee <_printf_float+0xb6>
 80091e0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80091e4:	f1ba 0f01 	cmp.w	sl, #1
 80091e8:	dc01      	bgt.n	80091ee <_printf_float+0x3b6>
 80091ea:	07db      	lsls	r3, r3, #31
 80091ec:	d536      	bpl.n	800925c <_printf_float+0x424>
 80091ee:	2301      	movs	r3, #1
 80091f0:	4642      	mov	r2, r8
 80091f2:	4631      	mov	r1, r6
 80091f4:	4628      	mov	r0, r5
 80091f6:	47b8      	blx	r7
 80091f8:	3001      	adds	r0, #1
 80091fa:	f43f ae78 	beq.w	8008eee <_printf_float+0xb6>
 80091fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009202:	4631      	mov	r1, r6
 8009204:	4628      	mov	r0, r5
 8009206:	47b8      	blx	r7
 8009208:	3001      	adds	r0, #1
 800920a:	f43f ae70 	beq.w	8008eee <_printf_float+0xb6>
 800920e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009212:	2200      	movs	r2, #0
 8009214:	2300      	movs	r3, #0
 8009216:	f10a 3aff 	add.w	sl, sl, #4294967295
 800921a:	f7f7 fc5d 	bl	8000ad8 <__aeabi_dcmpeq>
 800921e:	b9c0      	cbnz	r0, 8009252 <_printf_float+0x41a>
 8009220:	4653      	mov	r3, sl
 8009222:	f108 0201 	add.w	r2, r8, #1
 8009226:	4631      	mov	r1, r6
 8009228:	4628      	mov	r0, r5
 800922a:	47b8      	blx	r7
 800922c:	3001      	adds	r0, #1
 800922e:	d10c      	bne.n	800924a <_printf_float+0x412>
 8009230:	e65d      	b.n	8008eee <_printf_float+0xb6>
 8009232:	2301      	movs	r3, #1
 8009234:	465a      	mov	r2, fp
 8009236:	4631      	mov	r1, r6
 8009238:	4628      	mov	r0, r5
 800923a:	47b8      	blx	r7
 800923c:	3001      	adds	r0, #1
 800923e:	f43f ae56 	beq.w	8008eee <_printf_float+0xb6>
 8009242:	f108 0801 	add.w	r8, r8, #1
 8009246:	45d0      	cmp	r8, sl
 8009248:	dbf3      	blt.n	8009232 <_printf_float+0x3fa>
 800924a:	464b      	mov	r3, r9
 800924c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009250:	e6df      	b.n	8009012 <_printf_float+0x1da>
 8009252:	f04f 0800 	mov.w	r8, #0
 8009256:	f104 0b1a 	add.w	fp, r4, #26
 800925a:	e7f4      	b.n	8009246 <_printf_float+0x40e>
 800925c:	2301      	movs	r3, #1
 800925e:	4642      	mov	r2, r8
 8009260:	e7e1      	b.n	8009226 <_printf_float+0x3ee>
 8009262:	2301      	movs	r3, #1
 8009264:	464a      	mov	r2, r9
 8009266:	4631      	mov	r1, r6
 8009268:	4628      	mov	r0, r5
 800926a:	47b8      	blx	r7
 800926c:	3001      	adds	r0, #1
 800926e:	f43f ae3e 	beq.w	8008eee <_printf_float+0xb6>
 8009272:	f108 0801 	add.w	r8, r8, #1
 8009276:	68e3      	ldr	r3, [r4, #12]
 8009278:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800927a:	1a5b      	subs	r3, r3, r1
 800927c:	4543      	cmp	r3, r8
 800927e:	dcf0      	bgt.n	8009262 <_printf_float+0x42a>
 8009280:	e6fc      	b.n	800907c <_printf_float+0x244>
 8009282:	f04f 0800 	mov.w	r8, #0
 8009286:	f104 0919 	add.w	r9, r4, #25
 800928a:	e7f4      	b.n	8009276 <_printf_float+0x43e>

0800928c <_printf_common>:
 800928c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009290:	4616      	mov	r6, r2
 8009292:	4698      	mov	r8, r3
 8009294:	688a      	ldr	r2, [r1, #8]
 8009296:	690b      	ldr	r3, [r1, #16]
 8009298:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800929c:	4293      	cmp	r3, r2
 800929e:	bfb8      	it	lt
 80092a0:	4613      	movlt	r3, r2
 80092a2:	6033      	str	r3, [r6, #0]
 80092a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80092a8:	4607      	mov	r7, r0
 80092aa:	460c      	mov	r4, r1
 80092ac:	b10a      	cbz	r2, 80092b2 <_printf_common+0x26>
 80092ae:	3301      	adds	r3, #1
 80092b0:	6033      	str	r3, [r6, #0]
 80092b2:	6823      	ldr	r3, [r4, #0]
 80092b4:	0699      	lsls	r1, r3, #26
 80092b6:	bf42      	ittt	mi
 80092b8:	6833      	ldrmi	r3, [r6, #0]
 80092ba:	3302      	addmi	r3, #2
 80092bc:	6033      	strmi	r3, [r6, #0]
 80092be:	6825      	ldr	r5, [r4, #0]
 80092c0:	f015 0506 	ands.w	r5, r5, #6
 80092c4:	d106      	bne.n	80092d4 <_printf_common+0x48>
 80092c6:	f104 0a19 	add.w	sl, r4, #25
 80092ca:	68e3      	ldr	r3, [r4, #12]
 80092cc:	6832      	ldr	r2, [r6, #0]
 80092ce:	1a9b      	subs	r3, r3, r2
 80092d0:	42ab      	cmp	r3, r5
 80092d2:	dc26      	bgt.n	8009322 <_printf_common+0x96>
 80092d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80092d8:	6822      	ldr	r2, [r4, #0]
 80092da:	3b00      	subs	r3, #0
 80092dc:	bf18      	it	ne
 80092de:	2301      	movne	r3, #1
 80092e0:	0692      	lsls	r2, r2, #26
 80092e2:	d42b      	bmi.n	800933c <_printf_common+0xb0>
 80092e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80092e8:	4641      	mov	r1, r8
 80092ea:	4638      	mov	r0, r7
 80092ec:	47c8      	blx	r9
 80092ee:	3001      	adds	r0, #1
 80092f0:	d01e      	beq.n	8009330 <_printf_common+0xa4>
 80092f2:	6823      	ldr	r3, [r4, #0]
 80092f4:	6922      	ldr	r2, [r4, #16]
 80092f6:	f003 0306 	and.w	r3, r3, #6
 80092fa:	2b04      	cmp	r3, #4
 80092fc:	bf02      	ittt	eq
 80092fe:	68e5      	ldreq	r5, [r4, #12]
 8009300:	6833      	ldreq	r3, [r6, #0]
 8009302:	1aed      	subeq	r5, r5, r3
 8009304:	68a3      	ldr	r3, [r4, #8]
 8009306:	bf0c      	ite	eq
 8009308:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800930c:	2500      	movne	r5, #0
 800930e:	4293      	cmp	r3, r2
 8009310:	bfc4      	itt	gt
 8009312:	1a9b      	subgt	r3, r3, r2
 8009314:	18ed      	addgt	r5, r5, r3
 8009316:	2600      	movs	r6, #0
 8009318:	341a      	adds	r4, #26
 800931a:	42b5      	cmp	r5, r6
 800931c:	d11a      	bne.n	8009354 <_printf_common+0xc8>
 800931e:	2000      	movs	r0, #0
 8009320:	e008      	b.n	8009334 <_printf_common+0xa8>
 8009322:	2301      	movs	r3, #1
 8009324:	4652      	mov	r2, sl
 8009326:	4641      	mov	r1, r8
 8009328:	4638      	mov	r0, r7
 800932a:	47c8      	blx	r9
 800932c:	3001      	adds	r0, #1
 800932e:	d103      	bne.n	8009338 <_printf_common+0xac>
 8009330:	f04f 30ff 	mov.w	r0, #4294967295
 8009334:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009338:	3501      	adds	r5, #1
 800933a:	e7c6      	b.n	80092ca <_printf_common+0x3e>
 800933c:	18e1      	adds	r1, r4, r3
 800933e:	1c5a      	adds	r2, r3, #1
 8009340:	2030      	movs	r0, #48	@ 0x30
 8009342:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009346:	4422      	add	r2, r4
 8009348:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800934c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009350:	3302      	adds	r3, #2
 8009352:	e7c7      	b.n	80092e4 <_printf_common+0x58>
 8009354:	2301      	movs	r3, #1
 8009356:	4622      	mov	r2, r4
 8009358:	4641      	mov	r1, r8
 800935a:	4638      	mov	r0, r7
 800935c:	47c8      	blx	r9
 800935e:	3001      	adds	r0, #1
 8009360:	d0e6      	beq.n	8009330 <_printf_common+0xa4>
 8009362:	3601      	adds	r6, #1
 8009364:	e7d9      	b.n	800931a <_printf_common+0x8e>
	...

08009368 <_printf_i>:
 8009368:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800936c:	7e0f      	ldrb	r7, [r1, #24]
 800936e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009370:	2f78      	cmp	r7, #120	@ 0x78
 8009372:	4691      	mov	r9, r2
 8009374:	4680      	mov	r8, r0
 8009376:	460c      	mov	r4, r1
 8009378:	469a      	mov	sl, r3
 800937a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800937e:	d807      	bhi.n	8009390 <_printf_i+0x28>
 8009380:	2f62      	cmp	r7, #98	@ 0x62
 8009382:	d80a      	bhi.n	800939a <_printf_i+0x32>
 8009384:	2f00      	cmp	r7, #0
 8009386:	f000 80d1 	beq.w	800952c <_printf_i+0x1c4>
 800938a:	2f58      	cmp	r7, #88	@ 0x58
 800938c:	f000 80b8 	beq.w	8009500 <_printf_i+0x198>
 8009390:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009394:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009398:	e03a      	b.n	8009410 <_printf_i+0xa8>
 800939a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800939e:	2b15      	cmp	r3, #21
 80093a0:	d8f6      	bhi.n	8009390 <_printf_i+0x28>
 80093a2:	a101      	add	r1, pc, #4	@ (adr r1, 80093a8 <_printf_i+0x40>)
 80093a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80093a8:	08009401 	.word	0x08009401
 80093ac:	08009415 	.word	0x08009415
 80093b0:	08009391 	.word	0x08009391
 80093b4:	08009391 	.word	0x08009391
 80093b8:	08009391 	.word	0x08009391
 80093bc:	08009391 	.word	0x08009391
 80093c0:	08009415 	.word	0x08009415
 80093c4:	08009391 	.word	0x08009391
 80093c8:	08009391 	.word	0x08009391
 80093cc:	08009391 	.word	0x08009391
 80093d0:	08009391 	.word	0x08009391
 80093d4:	08009513 	.word	0x08009513
 80093d8:	0800943f 	.word	0x0800943f
 80093dc:	080094cd 	.word	0x080094cd
 80093e0:	08009391 	.word	0x08009391
 80093e4:	08009391 	.word	0x08009391
 80093e8:	08009535 	.word	0x08009535
 80093ec:	08009391 	.word	0x08009391
 80093f0:	0800943f 	.word	0x0800943f
 80093f4:	08009391 	.word	0x08009391
 80093f8:	08009391 	.word	0x08009391
 80093fc:	080094d5 	.word	0x080094d5
 8009400:	6833      	ldr	r3, [r6, #0]
 8009402:	1d1a      	adds	r2, r3, #4
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	6032      	str	r2, [r6, #0]
 8009408:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800940c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009410:	2301      	movs	r3, #1
 8009412:	e09c      	b.n	800954e <_printf_i+0x1e6>
 8009414:	6833      	ldr	r3, [r6, #0]
 8009416:	6820      	ldr	r0, [r4, #0]
 8009418:	1d19      	adds	r1, r3, #4
 800941a:	6031      	str	r1, [r6, #0]
 800941c:	0606      	lsls	r6, r0, #24
 800941e:	d501      	bpl.n	8009424 <_printf_i+0xbc>
 8009420:	681d      	ldr	r5, [r3, #0]
 8009422:	e003      	b.n	800942c <_printf_i+0xc4>
 8009424:	0645      	lsls	r5, r0, #25
 8009426:	d5fb      	bpl.n	8009420 <_printf_i+0xb8>
 8009428:	f9b3 5000 	ldrsh.w	r5, [r3]
 800942c:	2d00      	cmp	r5, #0
 800942e:	da03      	bge.n	8009438 <_printf_i+0xd0>
 8009430:	232d      	movs	r3, #45	@ 0x2d
 8009432:	426d      	negs	r5, r5
 8009434:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009438:	4858      	ldr	r0, [pc, #352]	@ (800959c <_printf_i+0x234>)
 800943a:	230a      	movs	r3, #10
 800943c:	e011      	b.n	8009462 <_printf_i+0xfa>
 800943e:	6821      	ldr	r1, [r4, #0]
 8009440:	6833      	ldr	r3, [r6, #0]
 8009442:	0608      	lsls	r0, r1, #24
 8009444:	f853 5b04 	ldr.w	r5, [r3], #4
 8009448:	d402      	bmi.n	8009450 <_printf_i+0xe8>
 800944a:	0649      	lsls	r1, r1, #25
 800944c:	bf48      	it	mi
 800944e:	b2ad      	uxthmi	r5, r5
 8009450:	2f6f      	cmp	r7, #111	@ 0x6f
 8009452:	4852      	ldr	r0, [pc, #328]	@ (800959c <_printf_i+0x234>)
 8009454:	6033      	str	r3, [r6, #0]
 8009456:	bf14      	ite	ne
 8009458:	230a      	movne	r3, #10
 800945a:	2308      	moveq	r3, #8
 800945c:	2100      	movs	r1, #0
 800945e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009462:	6866      	ldr	r6, [r4, #4]
 8009464:	60a6      	str	r6, [r4, #8]
 8009466:	2e00      	cmp	r6, #0
 8009468:	db05      	blt.n	8009476 <_printf_i+0x10e>
 800946a:	6821      	ldr	r1, [r4, #0]
 800946c:	432e      	orrs	r6, r5
 800946e:	f021 0104 	bic.w	r1, r1, #4
 8009472:	6021      	str	r1, [r4, #0]
 8009474:	d04b      	beq.n	800950e <_printf_i+0x1a6>
 8009476:	4616      	mov	r6, r2
 8009478:	fbb5 f1f3 	udiv	r1, r5, r3
 800947c:	fb03 5711 	mls	r7, r3, r1, r5
 8009480:	5dc7      	ldrb	r7, [r0, r7]
 8009482:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009486:	462f      	mov	r7, r5
 8009488:	42bb      	cmp	r3, r7
 800948a:	460d      	mov	r5, r1
 800948c:	d9f4      	bls.n	8009478 <_printf_i+0x110>
 800948e:	2b08      	cmp	r3, #8
 8009490:	d10b      	bne.n	80094aa <_printf_i+0x142>
 8009492:	6823      	ldr	r3, [r4, #0]
 8009494:	07df      	lsls	r7, r3, #31
 8009496:	d508      	bpl.n	80094aa <_printf_i+0x142>
 8009498:	6923      	ldr	r3, [r4, #16]
 800949a:	6861      	ldr	r1, [r4, #4]
 800949c:	4299      	cmp	r1, r3
 800949e:	bfde      	ittt	le
 80094a0:	2330      	movle	r3, #48	@ 0x30
 80094a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80094a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80094aa:	1b92      	subs	r2, r2, r6
 80094ac:	6122      	str	r2, [r4, #16]
 80094ae:	f8cd a000 	str.w	sl, [sp]
 80094b2:	464b      	mov	r3, r9
 80094b4:	aa03      	add	r2, sp, #12
 80094b6:	4621      	mov	r1, r4
 80094b8:	4640      	mov	r0, r8
 80094ba:	f7ff fee7 	bl	800928c <_printf_common>
 80094be:	3001      	adds	r0, #1
 80094c0:	d14a      	bne.n	8009558 <_printf_i+0x1f0>
 80094c2:	f04f 30ff 	mov.w	r0, #4294967295
 80094c6:	b004      	add	sp, #16
 80094c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094cc:	6823      	ldr	r3, [r4, #0]
 80094ce:	f043 0320 	orr.w	r3, r3, #32
 80094d2:	6023      	str	r3, [r4, #0]
 80094d4:	4832      	ldr	r0, [pc, #200]	@ (80095a0 <_printf_i+0x238>)
 80094d6:	2778      	movs	r7, #120	@ 0x78
 80094d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80094dc:	6823      	ldr	r3, [r4, #0]
 80094de:	6831      	ldr	r1, [r6, #0]
 80094e0:	061f      	lsls	r7, r3, #24
 80094e2:	f851 5b04 	ldr.w	r5, [r1], #4
 80094e6:	d402      	bmi.n	80094ee <_printf_i+0x186>
 80094e8:	065f      	lsls	r7, r3, #25
 80094ea:	bf48      	it	mi
 80094ec:	b2ad      	uxthmi	r5, r5
 80094ee:	6031      	str	r1, [r6, #0]
 80094f0:	07d9      	lsls	r1, r3, #31
 80094f2:	bf44      	itt	mi
 80094f4:	f043 0320 	orrmi.w	r3, r3, #32
 80094f8:	6023      	strmi	r3, [r4, #0]
 80094fa:	b11d      	cbz	r5, 8009504 <_printf_i+0x19c>
 80094fc:	2310      	movs	r3, #16
 80094fe:	e7ad      	b.n	800945c <_printf_i+0xf4>
 8009500:	4826      	ldr	r0, [pc, #152]	@ (800959c <_printf_i+0x234>)
 8009502:	e7e9      	b.n	80094d8 <_printf_i+0x170>
 8009504:	6823      	ldr	r3, [r4, #0]
 8009506:	f023 0320 	bic.w	r3, r3, #32
 800950a:	6023      	str	r3, [r4, #0]
 800950c:	e7f6      	b.n	80094fc <_printf_i+0x194>
 800950e:	4616      	mov	r6, r2
 8009510:	e7bd      	b.n	800948e <_printf_i+0x126>
 8009512:	6833      	ldr	r3, [r6, #0]
 8009514:	6825      	ldr	r5, [r4, #0]
 8009516:	6961      	ldr	r1, [r4, #20]
 8009518:	1d18      	adds	r0, r3, #4
 800951a:	6030      	str	r0, [r6, #0]
 800951c:	062e      	lsls	r6, r5, #24
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	d501      	bpl.n	8009526 <_printf_i+0x1be>
 8009522:	6019      	str	r1, [r3, #0]
 8009524:	e002      	b.n	800952c <_printf_i+0x1c4>
 8009526:	0668      	lsls	r0, r5, #25
 8009528:	d5fb      	bpl.n	8009522 <_printf_i+0x1ba>
 800952a:	8019      	strh	r1, [r3, #0]
 800952c:	2300      	movs	r3, #0
 800952e:	6123      	str	r3, [r4, #16]
 8009530:	4616      	mov	r6, r2
 8009532:	e7bc      	b.n	80094ae <_printf_i+0x146>
 8009534:	6833      	ldr	r3, [r6, #0]
 8009536:	1d1a      	adds	r2, r3, #4
 8009538:	6032      	str	r2, [r6, #0]
 800953a:	681e      	ldr	r6, [r3, #0]
 800953c:	6862      	ldr	r2, [r4, #4]
 800953e:	2100      	movs	r1, #0
 8009540:	4630      	mov	r0, r6
 8009542:	f7f6 fe4d 	bl	80001e0 <memchr>
 8009546:	b108      	cbz	r0, 800954c <_printf_i+0x1e4>
 8009548:	1b80      	subs	r0, r0, r6
 800954a:	6060      	str	r0, [r4, #4]
 800954c:	6863      	ldr	r3, [r4, #4]
 800954e:	6123      	str	r3, [r4, #16]
 8009550:	2300      	movs	r3, #0
 8009552:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009556:	e7aa      	b.n	80094ae <_printf_i+0x146>
 8009558:	6923      	ldr	r3, [r4, #16]
 800955a:	4632      	mov	r2, r6
 800955c:	4649      	mov	r1, r9
 800955e:	4640      	mov	r0, r8
 8009560:	47d0      	blx	sl
 8009562:	3001      	adds	r0, #1
 8009564:	d0ad      	beq.n	80094c2 <_printf_i+0x15a>
 8009566:	6823      	ldr	r3, [r4, #0]
 8009568:	079b      	lsls	r3, r3, #30
 800956a:	d413      	bmi.n	8009594 <_printf_i+0x22c>
 800956c:	68e0      	ldr	r0, [r4, #12]
 800956e:	9b03      	ldr	r3, [sp, #12]
 8009570:	4298      	cmp	r0, r3
 8009572:	bfb8      	it	lt
 8009574:	4618      	movlt	r0, r3
 8009576:	e7a6      	b.n	80094c6 <_printf_i+0x15e>
 8009578:	2301      	movs	r3, #1
 800957a:	4632      	mov	r2, r6
 800957c:	4649      	mov	r1, r9
 800957e:	4640      	mov	r0, r8
 8009580:	47d0      	blx	sl
 8009582:	3001      	adds	r0, #1
 8009584:	d09d      	beq.n	80094c2 <_printf_i+0x15a>
 8009586:	3501      	adds	r5, #1
 8009588:	68e3      	ldr	r3, [r4, #12]
 800958a:	9903      	ldr	r1, [sp, #12]
 800958c:	1a5b      	subs	r3, r3, r1
 800958e:	42ab      	cmp	r3, r5
 8009590:	dcf2      	bgt.n	8009578 <_printf_i+0x210>
 8009592:	e7eb      	b.n	800956c <_printf_i+0x204>
 8009594:	2500      	movs	r5, #0
 8009596:	f104 0619 	add.w	r6, r4, #25
 800959a:	e7f5      	b.n	8009588 <_printf_i+0x220>
 800959c:	0800d7a2 	.word	0x0800d7a2
 80095a0:	0800d7b3 	.word	0x0800d7b3

080095a4 <std>:
 80095a4:	2300      	movs	r3, #0
 80095a6:	b510      	push	{r4, lr}
 80095a8:	4604      	mov	r4, r0
 80095aa:	e9c0 3300 	strd	r3, r3, [r0]
 80095ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80095b2:	6083      	str	r3, [r0, #8]
 80095b4:	8181      	strh	r1, [r0, #12]
 80095b6:	6643      	str	r3, [r0, #100]	@ 0x64
 80095b8:	81c2      	strh	r2, [r0, #14]
 80095ba:	6183      	str	r3, [r0, #24]
 80095bc:	4619      	mov	r1, r3
 80095be:	2208      	movs	r2, #8
 80095c0:	305c      	adds	r0, #92	@ 0x5c
 80095c2:	f000 f931 	bl	8009828 <memset>
 80095c6:	4b0d      	ldr	r3, [pc, #52]	@ (80095fc <std+0x58>)
 80095c8:	6263      	str	r3, [r4, #36]	@ 0x24
 80095ca:	4b0d      	ldr	r3, [pc, #52]	@ (8009600 <std+0x5c>)
 80095cc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80095ce:	4b0d      	ldr	r3, [pc, #52]	@ (8009604 <std+0x60>)
 80095d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80095d2:	4b0d      	ldr	r3, [pc, #52]	@ (8009608 <std+0x64>)
 80095d4:	6323      	str	r3, [r4, #48]	@ 0x30
 80095d6:	4b0d      	ldr	r3, [pc, #52]	@ (800960c <std+0x68>)
 80095d8:	6224      	str	r4, [r4, #32]
 80095da:	429c      	cmp	r4, r3
 80095dc:	d006      	beq.n	80095ec <std+0x48>
 80095de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80095e2:	4294      	cmp	r4, r2
 80095e4:	d002      	beq.n	80095ec <std+0x48>
 80095e6:	33d0      	adds	r3, #208	@ 0xd0
 80095e8:	429c      	cmp	r4, r3
 80095ea:	d105      	bne.n	80095f8 <std+0x54>
 80095ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80095f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80095f4:	f000 b994 	b.w	8009920 <__retarget_lock_init_recursive>
 80095f8:	bd10      	pop	{r4, pc}
 80095fa:	bf00      	nop
 80095fc:	08009729 	.word	0x08009729
 8009600:	0800974b 	.word	0x0800974b
 8009604:	08009783 	.word	0x08009783
 8009608:	080097a7 	.word	0x080097a7
 800960c:	20001478 	.word	0x20001478

08009610 <stdio_exit_handler>:
 8009610:	4a02      	ldr	r2, [pc, #8]	@ (800961c <stdio_exit_handler+0xc>)
 8009612:	4903      	ldr	r1, [pc, #12]	@ (8009620 <stdio_exit_handler+0x10>)
 8009614:	4803      	ldr	r0, [pc, #12]	@ (8009624 <stdio_exit_handler+0x14>)
 8009616:	f000 b869 	b.w	80096ec <_fwalk_sglue>
 800961a:	bf00      	nop
 800961c:	20000014 	.word	0x20000014
 8009620:	0800b285 	.word	0x0800b285
 8009624:	20000024 	.word	0x20000024

08009628 <cleanup_stdio>:
 8009628:	6841      	ldr	r1, [r0, #4]
 800962a:	4b0c      	ldr	r3, [pc, #48]	@ (800965c <cleanup_stdio+0x34>)
 800962c:	4299      	cmp	r1, r3
 800962e:	b510      	push	{r4, lr}
 8009630:	4604      	mov	r4, r0
 8009632:	d001      	beq.n	8009638 <cleanup_stdio+0x10>
 8009634:	f001 fe26 	bl	800b284 <_fflush_r>
 8009638:	68a1      	ldr	r1, [r4, #8]
 800963a:	4b09      	ldr	r3, [pc, #36]	@ (8009660 <cleanup_stdio+0x38>)
 800963c:	4299      	cmp	r1, r3
 800963e:	d002      	beq.n	8009646 <cleanup_stdio+0x1e>
 8009640:	4620      	mov	r0, r4
 8009642:	f001 fe1f 	bl	800b284 <_fflush_r>
 8009646:	68e1      	ldr	r1, [r4, #12]
 8009648:	4b06      	ldr	r3, [pc, #24]	@ (8009664 <cleanup_stdio+0x3c>)
 800964a:	4299      	cmp	r1, r3
 800964c:	d004      	beq.n	8009658 <cleanup_stdio+0x30>
 800964e:	4620      	mov	r0, r4
 8009650:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009654:	f001 be16 	b.w	800b284 <_fflush_r>
 8009658:	bd10      	pop	{r4, pc}
 800965a:	bf00      	nop
 800965c:	20001478 	.word	0x20001478
 8009660:	200014e0 	.word	0x200014e0
 8009664:	20001548 	.word	0x20001548

08009668 <global_stdio_init.part.0>:
 8009668:	b510      	push	{r4, lr}
 800966a:	4b0b      	ldr	r3, [pc, #44]	@ (8009698 <global_stdio_init.part.0+0x30>)
 800966c:	4c0b      	ldr	r4, [pc, #44]	@ (800969c <global_stdio_init.part.0+0x34>)
 800966e:	4a0c      	ldr	r2, [pc, #48]	@ (80096a0 <global_stdio_init.part.0+0x38>)
 8009670:	601a      	str	r2, [r3, #0]
 8009672:	4620      	mov	r0, r4
 8009674:	2200      	movs	r2, #0
 8009676:	2104      	movs	r1, #4
 8009678:	f7ff ff94 	bl	80095a4 <std>
 800967c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009680:	2201      	movs	r2, #1
 8009682:	2109      	movs	r1, #9
 8009684:	f7ff ff8e 	bl	80095a4 <std>
 8009688:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800968c:	2202      	movs	r2, #2
 800968e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009692:	2112      	movs	r1, #18
 8009694:	f7ff bf86 	b.w	80095a4 <std>
 8009698:	200015b0 	.word	0x200015b0
 800969c:	20001478 	.word	0x20001478
 80096a0:	08009611 	.word	0x08009611

080096a4 <__sfp_lock_acquire>:
 80096a4:	4801      	ldr	r0, [pc, #4]	@ (80096ac <__sfp_lock_acquire+0x8>)
 80096a6:	f000 b93c 	b.w	8009922 <__retarget_lock_acquire_recursive>
 80096aa:	bf00      	nop
 80096ac:	200015b9 	.word	0x200015b9

080096b0 <__sfp_lock_release>:
 80096b0:	4801      	ldr	r0, [pc, #4]	@ (80096b8 <__sfp_lock_release+0x8>)
 80096b2:	f000 b937 	b.w	8009924 <__retarget_lock_release_recursive>
 80096b6:	bf00      	nop
 80096b8:	200015b9 	.word	0x200015b9

080096bc <__sinit>:
 80096bc:	b510      	push	{r4, lr}
 80096be:	4604      	mov	r4, r0
 80096c0:	f7ff fff0 	bl	80096a4 <__sfp_lock_acquire>
 80096c4:	6a23      	ldr	r3, [r4, #32]
 80096c6:	b11b      	cbz	r3, 80096d0 <__sinit+0x14>
 80096c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80096cc:	f7ff bff0 	b.w	80096b0 <__sfp_lock_release>
 80096d0:	4b04      	ldr	r3, [pc, #16]	@ (80096e4 <__sinit+0x28>)
 80096d2:	6223      	str	r3, [r4, #32]
 80096d4:	4b04      	ldr	r3, [pc, #16]	@ (80096e8 <__sinit+0x2c>)
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d1f5      	bne.n	80096c8 <__sinit+0xc>
 80096dc:	f7ff ffc4 	bl	8009668 <global_stdio_init.part.0>
 80096e0:	e7f2      	b.n	80096c8 <__sinit+0xc>
 80096e2:	bf00      	nop
 80096e4:	08009629 	.word	0x08009629
 80096e8:	200015b0 	.word	0x200015b0

080096ec <_fwalk_sglue>:
 80096ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096f0:	4607      	mov	r7, r0
 80096f2:	4688      	mov	r8, r1
 80096f4:	4614      	mov	r4, r2
 80096f6:	2600      	movs	r6, #0
 80096f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80096fc:	f1b9 0901 	subs.w	r9, r9, #1
 8009700:	d505      	bpl.n	800970e <_fwalk_sglue+0x22>
 8009702:	6824      	ldr	r4, [r4, #0]
 8009704:	2c00      	cmp	r4, #0
 8009706:	d1f7      	bne.n	80096f8 <_fwalk_sglue+0xc>
 8009708:	4630      	mov	r0, r6
 800970a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800970e:	89ab      	ldrh	r3, [r5, #12]
 8009710:	2b01      	cmp	r3, #1
 8009712:	d907      	bls.n	8009724 <_fwalk_sglue+0x38>
 8009714:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009718:	3301      	adds	r3, #1
 800971a:	d003      	beq.n	8009724 <_fwalk_sglue+0x38>
 800971c:	4629      	mov	r1, r5
 800971e:	4638      	mov	r0, r7
 8009720:	47c0      	blx	r8
 8009722:	4306      	orrs	r6, r0
 8009724:	3568      	adds	r5, #104	@ 0x68
 8009726:	e7e9      	b.n	80096fc <_fwalk_sglue+0x10>

08009728 <__sread>:
 8009728:	b510      	push	{r4, lr}
 800972a:	460c      	mov	r4, r1
 800972c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009730:	f000 f8a8 	bl	8009884 <_read_r>
 8009734:	2800      	cmp	r0, #0
 8009736:	bfab      	itete	ge
 8009738:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800973a:	89a3      	ldrhlt	r3, [r4, #12]
 800973c:	181b      	addge	r3, r3, r0
 800973e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009742:	bfac      	ite	ge
 8009744:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009746:	81a3      	strhlt	r3, [r4, #12]
 8009748:	bd10      	pop	{r4, pc}

0800974a <__swrite>:
 800974a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800974e:	461f      	mov	r7, r3
 8009750:	898b      	ldrh	r3, [r1, #12]
 8009752:	05db      	lsls	r3, r3, #23
 8009754:	4605      	mov	r5, r0
 8009756:	460c      	mov	r4, r1
 8009758:	4616      	mov	r6, r2
 800975a:	d505      	bpl.n	8009768 <__swrite+0x1e>
 800975c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009760:	2302      	movs	r3, #2
 8009762:	2200      	movs	r2, #0
 8009764:	f000 f87c 	bl	8009860 <_lseek_r>
 8009768:	89a3      	ldrh	r3, [r4, #12]
 800976a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800976e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009772:	81a3      	strh	r3, [r4, #12]
 8009774:	4632      	mov	r2, r6
 8009776:	463b      	mov	r3, r7
 8009778:	4628      	mov	r0, r5
 800977a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800977e:	f000 b893 	b.w	80098a8 <_write_r>

08009782 <__sseek>:
 8009782:	b510      	push	{r4, lr}
 8009784:	460c      	mov	r4, r1
 8009786:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800978a:	f000 f869 	bl	8009860 <_lseek_r>
 800978e:	1c43      	adds	r3, r0, #1
 8009790:	89a3      	ldrh	r3, [r4, #12]
 8009792:	bf15      	itete	ne
 8009794:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009796:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800979a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800979e:	81a3      	strheq	r3, [r4, #12]
 80097a0:	bf18      	it	ne
 80097a2:	81a3      	strhne	r3, [r4, #12]
 80097a4:	bd10      	pop	{r4, pc}

080097a6 <__sclose>:
 80097a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097aa:	f000 b849 	b.w	8009840 <_close_r>

080097ae <_vsniprintf_r>:
 80097ae:	b530      	push	{r4, r5, lr}
 80097b0:	4614      	mov	r4, r2
 80097b2:	2c00      	cmp	r4, #0
 80097b4:	b09b      	sub	sp, #108	@ 0x6c
 80097b6:	4605      	mov	r5, r0
 80097b8:	461a      	mov	r2, r3
 80097ba:	da05      	bge.n	80097c8 <_vsniprintf_r+0x1a>
 80097bc:	238b      	movs	r3, #139	@ 0x8b
 80097be:	6003      	str	r3, [r0, #0]
 80097c0:	f04f 30ff 	mov.w	r0, #4294967295
 80097c4:	b01b      	add	sp, #108	@ 0x6c
 80097c6:	bd30      	pop	{r4, r5, pc}
 80097c8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80097cc:	f8ad 300c 	strh.w	r3, [sp, #12]
 80097d0:	f04f 0300 	mov.w	r3, #0
 80097d4:	9319      	str	r3, [sp, #100]	@ 0x64
 80097d6:	bf14      	ite	ne
 80097d8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80097dc:	4623      	moveq	r3, r4
 80097de:	9302      	str	r3, [sp, #8]
 80097e0:	9305      	str	r3, [sp, #20]
 80097e2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80097e6:	9100      	str	r1, [sp, #0]
 80097e8:	9104      	str	r1, [sp, #16]
 80097ea:	f8ad 300e 	strh.w	r3, [sp, #14]
 80097ee:	4669      	mov	r1, sp
 80097f0:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80097f2:	f001 fbc7 	bl	800af84 <_svfiprintf_r>
 80097f6:	1c43      	adds	r3, r0, #1
 80097f8:	bfbc      	itt	lt
 80097fa:	238b      	movlt	r3, #139	@ 0x8b
 80097fc:	602b      	strlt	r3, [r5, #0]
 80097fe:	2c00      	cmp	r4, #0
 8009800:	d0e0      	beq.n	80097c4 <_vsniprintf_r+0x16>
 8009802:	9b00      	ldr	r3, [sp, #0]
 8009804:	2200      	movs	r2, #0
 8009806:	701a      	strb	r2, [r3, #0]
 8009808:	e7dc      	b.n	80097c4 <_vsniprintf_r+0x16>
	...

0800980c <vsniprintf>:
 800980c:	b507      	push	{r0, r1, r2, lr}
 800980e:	9300      	str	r3, [sp, #0]
 8009810:	4613      	mov	r3, r2
 8009812:	460a      	mov	r2, r1
 8009814:	4601      	mov	r1, r0
 8009816:	4803      	ldr	r0, [pc, #12]	@ (8009824 <vsniprintf+0x18>)
 8009818:	6800      	ldr	r0, [r0, #0]
 800981a:	f7ff ffc8 	bl	80097ae <_vsniprintf_r>
 800981e:	b003      	add	sp, #12
 8009820:	f85d fb04 	ldr.w	pc, [sp], #4
 8009824:	20000020 	.word	0x20000020

08009828 <memset>:
 8009828:	4402      	add	r2, r0
 800982a:	4603      	mov	r3, r0
 800982c:	4293      	cmp	r3, r2
 800982e:	d100      	bne.n	8009832 <memset+0xa>
 8009830:	4770      	bx	lr
 8009832:	f803 1b01 	strb.w	r1, [r3], #1
 8009836:	e7f9      	b.n	800982c <memset+0x4>

08009838 <_localeconv_r>:
 8009838:	4800      	ldr	r0, [pc, #0]	@ (800983c <_localeconv_r+0x4>)
 800983a:	4770      	bx	lr
 800983c:	20000160 	.word	0x20000160

08009840 <_close_r>:
 8009840:	b538      	push	{r3, r4, r5, lr}
 8009842:	4d06      	ldr	r5, [pc, #24]	@ (800985c <_close_r+0x1c>)
 8009844:	2300      	movs	r3, #0
 8009846:	4604      	mov	r4, r0
 8009848:	4608      	mov	r0, r1
 800984a:	602b      	str	r3, [r5, #0]
 800984c:	f7fa fe0a 	bl	8004464 <_close>
 8009850:	1c43      	adds	r3, r0, #1
 8009852:	d102      	bne.n	800985a <_close_r+0x1a>
 8009854:	682b      	ldr	r3, [r5, #0]
 8009856:	b103      	cbz	r3, 800985a <_close_r+0x1a>
 8009858:	6023      	str	r3, [r4, #0]
 800985a:	bd38      	pop	{r3, r4, r5, pc}
 800985c:	200015b4 	.word	0x200015b4

08009860 <_lseek_r>:
 8009860:	b538      	push	{r3, r4, r5, lr}
 8009862:	4d07      	ldr	r5, [pc, #28]	@ (8009880 <_lseek_r+0x20>)
 8009864:	4604      	mov	r4, r0
 8009866:	4608      	mov	r0, r1
 8009868:	4611      	mov	r1, r2
 800986a:	2200      	movs	r2, #0
 800986c:	602a      	str	r2, [r5, #0]
 800986e:	461a      	mov	r2, r3
 8009870:	f7fa fe1f 	bl	80044b2 <_lseek>
 8009874:	1c43      	adds	r3, r0, #1
 8009876:	d102      	bne.n	800987e <_lseek_r+0x1e>
 8009878:	682b      	ldr	r3, [r5, #0]
 800987a:	b103      	cbz	r3, 800987e <_lseek_r+0x1e>
 800987c:	6023      	str	r3, [r4, #0]
 800987e:	bd38      	pop	{r3, r4, r5, pc}
 8009880:	200015b4 	.word	0x200015b4

08009884 <_read_r>:
 8009884:	b538      	push	{r3, r4, r5, lr}
 8009886:	4d07      	ldr	r5, [pc, #28]	@ (80098a4 <_read_r+0x20>)
 8009888:	4604      	mov	r4, r0
 800988a:	4608      	mov	r0, r1
 800988c:	4611      	mov	r1, r2
 800988e:	2200      	movs	r2, #0
 8009890:	602a      	str	r2, [r5, #0]
 8009892:	461a      	mov	r2, r3
 8009894:	f7fa fdad 	bl	80043f2 <_read>
 8009898:	1c43      	adds	r3, r0, #1
 800989a:	d102      	bne.n	80098a2 <_read_r+0x1e>
 800989c:	682b      	ldr	r3, [r5, #0]
 800989e:	b103      	cbz	r3, 80098a2 <_read_r+0x1e>
 80098a0:	6023      	str	r3, [r4, #0]
 80098a2:	bd38      	pop	{r3, r4, r5, pc}
 80098a4:	200015b4 	.word	0x200015b4

080098a8 <_write_r>:
 80098a8:	b538      	push	{r3, r4, r5, lr}
 80098aa:	4d07      	ldr	r5, [pc, #28]	@ (80098c8 <_write_r+0x20>)
 80098ac:	4604      	mov	r4, r0
 80098ae:	4608      	mov	r0, r1
 80098b0:	4611      	mov	r1, r2
 80098b2:	2200      	movs	r2, #0
 80098b4:	602a      	str	r2, [r5, #0]
 80098b6:	461a      	mov	r2, r3
 80098b8:	f7fa fdb8 	bl	800442c <_write>
 80098bc:	1c43      	adds	r3, r0, #1
 80098be:	d102      	bne.n	80098c6 <_write_r+0x1e>
 80098c0:	682b      	ldr	r3, [r5, #0]
 80098c2:	b103      	cbz	r3, 80098c6 <_write_r+0x1e>
 80098c4:	6023      	str	r3, [r4, #0]
 80098c6:	bd38      	pop	{r3, r4, r5, pc}
 80098c8:	200015b4 	.word	0x200015b4

080098cc <__errno>:
 80098cc:	4b01      	ldr	r3, [pc, #4]	@ (80098d4 <__errno+0x8>)
 80098ce:	6818      	ldr	r0, [r3, #0]
 80098d0:	4770      	bx	lr
 80098d2:	bf00      	nop
 80098d4:	20000020 	.word	0x20000020

080098d8 <__libc_init_array>:
 80098d8:	b570      	push	{r4, r5, r6, lr}
 80098da:	4d0d      	ldr	r5, [pc, #52]	@ (8009910 <__libc_init_array+0x38>)
 80098dc:	4c0d      	ldr	r4, [pc, #52]	@ (8009914 <__libc_init_array+0x3c>)
 80098de:	1b64      	subs	r4, r4, r5
 80098e0:	10a4      	asrs	r4, r4, #2
 80098e2:	2600      	movs	r6, #0
 80098e4:	42a6      	cmp	r6, r4
 80098e6:	d109      	bne.n	80098fc <__libc_init_array+0x24>
 80098e8:	4d0b      	ldr	r5, [pc, #44]	@ (8009918 <__libc_init_array+0x40>)
 80098ea:	4c0c      	ldr	r4, [pc, #48]	@ (800991c <__libc_init_array+0x44>)
 80098ec:	f002 f868 	bl	800b9c0 <_init>
 80098f0:	1b64      	subs	r4, r4, r5
 80098f2:	10a4      	asrs	r4, r4, #2
 80098f4:	2600      	movs	r6, #0
 80098f6:	42a6      	cmp	r6, r4
 80098f8:	d105      	bne.n	8009906 <__libc_init_array+0x2e>
 80098fa:	bd70      	pop	{r4, r5, r6, pc}
 80098fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009900:	4798      	blx	r3
 8009902:	3601      	adds	r6, #1
 8009904:	e7ee      	b.n	80098e4 <__libc_init_array+0xc>
 8009906:	f855 3b04 	ldr.w	r3, [r5], #4
 800990a:	4798      	blx	r3
 800990c:	3601      	adds	r6, #1
 800990e:	e7f2      	b.n	80098f6 <__libc_init_array+0x1e>
 8009910:	0800db0c 	.word	0x0800db0c
 8009914:	0800db0c 	.word	0x0800db0c
 8009918:	0800db0c 	.word	0x0800db0c
 800991c:	0800db10 	.word	0x0800db10

08009920 <__retarget_lock_init_recursive>:
 8009920:	4770      	bx	lr

08009922 <__retarget_lock_acquire_recursive>:
 8009922:	4770      	bx	lr

08009924 <__retarget_lock_release_recursive>:
 8009924:	4770      	bx	lr

08009926 <quorem>:
 8009926:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800992a:	6903      	ldr	r3, [r0, #16]
 800992c:	690c      	ldr	r4, [r1, #16]
 800992e:	42a3      	cmp	r3, r4
 8009930:	4607      	mov	r7, r0
 8009932:	db7e      	blt.n	8009a32 <quorem+0x10c>
 8009934:	3c01      	subs	r4, #1
 8009936:	f101 0814 	add.w	r8, r1, #20
 800993a:	00a3      	lsls	r3, r4, #2
 800993c:	f100 0514 	add.w	r5, r0, #20
 8009940:	9300      	str	r3, [sp, #0]
 8009942:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009946:	9301      	str	r3, [sp, #4]
 8009948:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800994c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009950:	3301      	adds	r3, #1
 8009952:	429a      	cmp	r2, r3
 8009954:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009958:	fbb2 f6f3 	udiv	r6, r2, r3
 800995c:	d32e      	bcc.n	80099bc <quorem+0x96>
 800995e:	f04f 0a00 	mov.w	sl, #0
 8009962:	46c4      	mov	ip, r8
 8009964:	46ae      	mov	lr, r5
 8009966:	46d3      	mov	fp, sl
 8009968:	f85c 3b04 	ldr.w	r3, [ip], #4
 800996c:	b298      	uxth	r0, r3
 800996e:	fb06 a000 	mla	r0, r6, r0, sl
 8009972:	0c02      	lsrs	r2, r0, #16
 8009974:	0c1b      	lsrs	r3, r3, #16
 8009976:	fb06 2303 	mla	r3, r6, r3, r2
 800997a:	f8de 2000 	ldr.w	r2, [lr]
 800997e:	b280      	uxth	r0, r0
 8009980:	b292      	uxth	r2, r2
 8009982:	1a12      	subs	r2, r2, r0
 8009984:	445a      	add	r2, fp
 8009986:	f8de 0000 	ldr.w	r0, [lr]
 800998a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800998e:	b29b      	uxth	r3, r3
 8009990:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009994:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009998:	b292      	uxth	r2, r2
 800999a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800999e:	45e1      	cmp	r9, ip
 80099a0:	f84e 2b04 	str.w	r2, [lr], #4
 80099a4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80099a8:	d2de      	bcs.n	8009968 <quorem+0x42>
 80099aa:	9b00      	ldr	r3, [sp, #0]
 80099ac:	58eb      	ldr	r3, [r5, r3]
 80099ae:	b92b      	cbnz	r3, 80099bc <quorem+0x96>
 80099b0:	9b01      	ldr	r3, [sp, #4]
 80099b2:	3b04      	subs	r3, #4
 80099b4:	429d      	cmp	r5, r3
 80099b6:	461a      	mov	r2, r3
 80099b8:	d32f      	bcc.n	8009a1a <quorem+0xf4>
 80099ba:	613c      	str	r4, [r7, #16]
 80099bc:	4638      	mov	r0, r7
 80099be:	f001 f97d 	bl	800acbc <__mcmp>
 80099c2:	2800      	cmp	r0, #0
 80099c4:	db25      	blt.n	8009a12 <quorem+0xec>
 80099c6:	4629      	mov	r1, r5
 80099c8:	2000      	movs	r0, #0
 80099ca:	f858 2b04 	ldr.w	r2, [r8], #4
 80099ce:	f8d1 c000 	ldr.w	ip, [r1]
 80099d2:	fa1f fe82 	uxth.w	lr, r2
 80099d6:	fa1f f38c 	uxth.w	r3, ip
 80099da:	eba3 030e 	sub.w	r3, r3, lr
 80099de:	4403      	add	r3, r0
 80099e0:	0c12      	lsrs	r2, r2, #16
 80099e2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80099e6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80099ea:	b29b      	uxth	r3, r3
 80099ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80099f0:	45c1      	cmp	r9, r8
 80099f2:	f841 3b04 	str.w	r3, [r1], #4
 80099f6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80099fa:	d2e6      	bcs.n	80099ca <quorem+0xa4>
 80099fc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009a00:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009a04:	b922      	cbnz	r2, 8009a10 <quorem+0xea>
 8009a06:	3b04      	subs	r3, #4
 8009a08:	429d      	cmp	r5, r3
 8009a0a:	461a      	mov	r2, r3
 8009a0c:	d30b      	bcc.n	8009a26 <quorem+0x100>
 8009a0e:	613c      	str	r4, [r7, #16]
 8009a10:	3601      	adds	r6, #1
 8009a12:	4630      	mov	r0, r6
 8009a14:	b003      	add	sp, #12
 8009a16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a1a:	6812      	ldr	r2, [r2, #0]
 8009a1c:	3b04      	subs	r3, #4
 8009a1e:	2a00      	cmp	r2, #0
 8009a20:	d1cb      	bne.n	80099ba <quorem+0x94>
 8009a22:	3c01      	subs	r4, #1
 8009a24:	e7c6      	b.n	80099b4 <quorem+0x8e>
 8009a26:	6812      	ldr	r2, [r2, #0]
 8009a28:	3b04      	subs	r3, #4
 8009a2a:	2a00      	cmp	r2, #0
 8009a2c:	d1ef      	bne.n	8009a0e <quorem+0xe8>
 8009a2e:	3c01      	subs	r4, #1
 8009a30:	e7ea      	b.n	8009a08 <quorem+0xe2>
 8009a32:	2000      	movs	r0, #0
 8009a34:	e7ee      	b.n	8009a14 <quorem+0xee>
	...

08009a38 <_dtoa_r>:
 8009a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a3c:	69c7      	ldr	r7, [r0, #28]
 8009a3e:	b097      	sub	sp, #92	@ 0x5c
 8009a40:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009a44:	ec55 4b10 	vmov	r4, r5, d0
 8009a48:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009a4a:	9107      	str	r1, [sp, #28]
 8009a4c:	4681      	mov	r9, r0
 8009a4e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009a50:	9311      	str	r3, [sp, #68]	@ 0x44
 8009a52:	b97f      	cbnz	r7, 8009a74 <_dtoa_r+0x3c>
 8009a54:	2010      	movs	r0, #16
 8009a56:	f000 fe09 	bl	800a66c <malloc>
 8009a5a:	4602      	mov	r2, r0
 8009a5c:	f8c9 001c 	str.w	r0, [r9, #28]
 8009a60:	b920      	cbnz	r0, 8009a6c <_dtoa_r+0x34>
 8009a62:	4ba9      	ldr	r3, [pc, #676]	@ (8009d08 <_dtoa_r+0x2d0>)
 8009a64:	21ef      	movs	r1, #239	@ 0xef
 8009a66:	48a9      	ldr	r0, [pc, #676]	@ (8009d0c <_dtoa_r+0x2d4>)
 8009a68:	f001 fc6c 	bl	800b344 <__assert_func>
 8009a6c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009a70:	6007      	str	r7, [r0, #0]
 8009a72:	60c7      	str	r7, [r0, #12]
 8009a74:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009a78:	6819      	ldr	r1, [r3, #0]
 8009a7a:	b159      	cbz	r1, 8009a94 <_dtoa_r+0x5c>
 8009a7c:	685a      	ldr	r2, [r3, #4]
 8009a7e:	604a      	str	r2, [r1, #4]
 8009a80:	2301      	movs	r3, #1
 8009a82:	4093      	lsls	r3, r2
 8009a84:	608b      	str	r3, [r1, #8]
 8009a86:	4648      	mov	r0, r9
 8009a88:	f000 fee6 	bl	800a858 <_Bfree>
 8009a8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009a90:	2200      	movs	r2, #0
 8009a92:	601a      	str	r2, [r3, #0]
 8009a94:	1e2b      	subs	r3, r5, #0
 8009a96:	bfb9      	ittee	lt
 8009a98:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009a9c:	9305      	strlt	r3, [sp, #20]
 8009a9e:	2300      	movge	r3, #0
 8009aa0:	6033      	strge	r3, [r6, #0]
 8009aa2:	9f05      	ldr	r7, [sp, #20]
 8009aa4:	4b9a      	ldr	r3, [pc, #616]	@ (8009d10 <_dtoa_r+0x2d8>)
 8009aa6:	bfbc      	itt	lt
 8009aa8:	2201      	movlt	r2, #1
 8009aaa:	6032      	strlt	r2, [r6, #0]
 8009aac:	43bb      	bics	r3, r7
 8009aae:	d112      	bne.n	8009ad6 <_dtoa_r+0x9e>
 8009ab0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009ab2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009ab6:	6013      	str	r3, [r2, #0]
 8009ab8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009abc:	4323      	orrs	r3, r4
 8009abe:	f000 855a 	beq.w	800a576 <_dtoa_r+0xb3e>
 8009ac2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009ac4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009d24 <_dtoa_r+0x2ec>
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	f000 855c 	beq.w	800a586 <_dtoa_r+0xb4e>
 8009ace:	f10a 0303 	add.w	r3, sl, #3
 8009ad2:	f000 bd56 	b.w	800a582 <_dtoa_r+0xb4a>
 8009ad6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009ada:	2200      	movs	r2, #0
 8009adc:	ec51 0b17 	vmov	r0, r1, d7
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009ae6:	f7f6 fff7 	bl	8000ad8 <__aeabi_dcmpeq>
 8009aea:	4680      	mov	r8, r0
 8009aec:	b158      	cbz	r0, 8009b06 <_dtoa_r+0xce>
 8009aee:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009af0:	2301      	movs	r3, #1
 8009af2:	6013      	str	r3, [r2, #0]
 8009af4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009af6:	b113      	cbz	r3, 8009afe <_dtoa_r+0xc6>
 8009af8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009afa:	4b86      	ldr	r3, [pc, #536]	@ (8009d14 <_dtoa_r+0x2dc>)
 8009afc:	6013      	str	r3, [r2, #0]
 8009afe:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009d28 <_dtoa_r+0x2f0>
 8009b02:	f000 bd40 	b.w	800a586 <_dtoa_r+0xb4e>
 8009b06:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009b0a:	aa14      	add	r2, sp, #80	@ 0x50
 8009b0c:	a915      	add	r1, sp, #84	@ 0x54
 8009b0e:	4648      	mov	r0, r9
 8009b10:	f001 f984 	bl	800ae1c <__d2b>
 8009b14:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009b18:	9002      	str	r0, [sp, #8]
 8009b1a:	2e00      	cmp	r6, #0
 8009b1c:	d078      	beq.n	8009c10 <_dtoa_r+0x1d8>
 8009b1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009b20:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009b24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009b28:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009b2c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009b30:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009b34:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009b38:	4619      	mov	r1, r3
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	4b76      	ldr	r3, [pc, #472]	@ (8009d18 <_dtoa_r+0x2e0>)
 8009b3e:	f7f6 fbab 	bl	8000298 <__aeabi_dsub>
 8009b42:	a36b      	add	r3, pc, #428	@ (adr r3, 8009cf0 <_dtoa_r+0x2b8>)
 8009b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b48:	f7f6 fd5e 	bl	8000608 <__aeabi_dmul>
 8009b4c:	a36a      	add	r3, pc, #424	@ (adr r3, 8009cf8 <_dtoa_r+0x2c0>)
 8009b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b52:	f7f6 fba3 	bl	800029c <__adddf3>
 8009b56:	4604      	mov	r4, r0
 8009b58:	4630      	mov	r0, r6
 8009b5a:	460d      	mov	r5, r1
 8009b5c:	f7f6 fcea 	bl	8000534 <__aeabi_i2d>
 8009b60:	a367      	add	r3, pc, #412	@ (adr r3, 8009d00 <_dtoa_r+0x2c8>)
 8009b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b66:	f7f6 fd4f 	bl	8000608 <__aeabi_dmul>
 8009b6a:	4602      	mov	r2, r0
 8009b6c:	460b      	mov	r3, r1
 8009b6e:	4620      	mov	r0, r4
 8009b70:	4629      	mov	r1, r5
 8009b72:	f7f6 fb93 	bl	800029c <__adddf3>
 8009b76:	4604      	mov	r4, r0
 8009b78:	460d      	mov	r5, r1
 8009b7a:	f7f6 fff5 	bl	8000b68 <__aeabi_d2iz>
 8009b7e:	2200      	movs	r2, #0
 8009b80:	4607      	mov	r7, r0
 8009b82:	2300      	movs	r3, #0
 8009b84:	4620      	mov	r0, r4
 8009b86:	4629      	mov	r1, r5
 8009b88:	f7f6 ffb0 	bl	8000aec <__aeabi_dcmplt>
 8009b8c:	b140      	cbz	r0, 8009ba0 <_dtoa_r+0x168>
 8009b8e:	4638      	mov	r0, r7
 8009b90:	f7f6 fcd0 	bl	8000534 <__aeabi_i2d>
 8009b94:	4622      	mov	r2, r4
 8009b96:	462b      	mov	r3, r5
 8009b98:	f7f6 ff9e 	bl	8000ad8 <__aeabi_dcmpeq>
 8009b9c:	b900      	cbnz	r0, 8009ba0 <_dtoa_r+0x168>
 8009b9e:	3f01      	subs	r7, #1
 8009ba0:	2f16      	cmp	r7, #22
 8009ba2:	d852      	bhi.n	8009c4a <_dtoa_r+0x212>
 8009ba4:	4b5d      	ldr	r3, [pc, #372]	@ (8009d1c <_dtoa_r+0x2e4>)
 8009ba6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009bb2:	f7f6 ff9b 	bl	8000aec <__aeabi_dcmplt>
 8009bb6:	2800      	cmp	r0, #0
 8009bb8:	d049      	beq.n	8009c4e <_dtoa_r+0x216>
 8009bba:	3f01      	subs	r7, #1
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	9310      	str	r3, [sp, #64]	@ 0x40
 8009bc0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009bc2:	1b9b      	subs	r3, r3, r6
 8009bc4:	1e5a      	subs	r2, r3, #1
 8009bc6:	bf45      	ittet	mi
 8009bc8:	f1c3 0301 	rsbmi	r3, r3, #1
 8009bcc:	9300      	strmi	r3, [sp, #0]
 8009bce:	2300      	movpl	r3, #0
 8009bd0:	2300      	movmi	r3, #0
 8009bd2:	9206      	str	r2, [sp, #24]
 8009bd4:	bf54      	ite	pl
 8009bd6:	9300      	strpl	r3, [sp, #0]
 8009bd8:	9306      	strmi	r3, [sp, #24]
 8009bda:	2f00      	cmp	r7, #0
 8009bdc:	db39      	blt.n	8009c52 <_dtoa_r+0x21a>
 8009bde:	9b06      	ldr	r3, [sp, #24]
 8009be0:	970d      	str	r7, [sp, #52]	@ 0x34
 8009be2:	443b      	add	r3, r7
 8009be4:	9306      	str	r3, [sp, #24]
 8009be6:	2300      	movs	r3, #0
 8009be8:	9308      	str	r3, [sp, #32]
 8009bea:	9b07      	ldr	r3, [sp, #28]
 8009bec:	2b09      	cmp	r3, #9
 8009bee:	d863      	bhi.n	8009cb8 <_dtoa_r+0x280>
 8009bf0:	2b05      	cmp	r3, #5
 8009bf2:	bfc4      	itt	gt
 8009bf4:	3b04      	subgt	r3, #4
 8009bf6:	9307      	strgt	r3, [sp, #28]
 8009bf8:	9b07      	ldr	r3, [sp, #28]
 8009bfa:	f1a3 0302 	sub.w	r3, r3, #2
 8009bfe:	bfcc      	ite	gt
 8009c00:	2400      	movgt	r4, #0
 8009c02:	2401      	movle	r4, #1
 8009c04:	2b03      	cmp	r3, #3
 8009c06:	d863      	bhi.n	8009cd0 <_dtoa_r+0x298>
 8009c08:	e8df f003 	tbb	[pc, r3]
 8009c0c:	2b375452 	.word	0x2b375452
 8009c10:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009c14:	441e      	add	r6, r3
 8009c16:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009c1a:	2b20      	cmp	r3, #32
 8009c1c:	bfc1      	itttt	gt
 8009c1e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009c22:	409f      	lslgt	r7, r3
 8009c24:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009c28:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009c2c:	bfd6      	itet	le
 8009c2e:	f1c3 0320 	rsble	r3, r3, #32
 8009c32:	ea47 0003 	orrgt.w	r0, r7, r3
 8009c36:	fa04 f003 	lslle.w	r0, r4, r3
 8009c3a:	f7f6 fc6b 	bl	8000514 <__aeabi_ui2d>
 8009c3e:	2201      	movs	r2, #1
 8009c40:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009c44:	3e01      	subs	r6, #1
 8009c46:	9212      	str	r2, [sp, #72]	@ 0x48
 8009c48:	e776      	b.n	8009b38 <_dtoa_r+0x100>
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	e7b7      	b.n	8009bbe <_dtoa_r+0x186>
 8009c4e:	9010      	str	r0, [sp, #64]	@ 0x40
 8009c50:	e7b6      	b.n	8009bc0 <_dtoa_r+0x188>
 8009c52:	9b00      	ldr	r3, [sp, #0]
 8009c54:	1bdb      	subs	r3, r3, r7
 8009c56:	9300      	str	r3, [sp, #0]
 8009c58:	427b      	negs	r3, r7
 8009c5a:	9308      	str	r3, [sp, #32]
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	930d      	str	r3, [sp, #52]	@ 0x34
 8009c60:	e7c3      	b.n	8009bea <_dtoa_r+0x1b2>
 8009c62:	2301      	movs	r3, #1
 8009c64:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c66:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009c68:	eb07 0b03 	add.w	fp, r7, r3
 8009c6c:	f10b 0301 	add.w	r3, fp, #1
 8009c70:	2b01      	cmp	r3, #1
 8009c72:	9303      	str	r3, [sp, #12]
 8009c74:	bfb8      	it	lt
 8009c76:	2301      	movlt	r3, #1
 8009c78:	e006      	b.n	8009c88 <_dtoa_r+0x250>
 8009c7a:	2301      	movs	r3, #1
 8009c7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	dd28      	ble.n	8009cd6 <_dtoa_r+0x29e>
 8009c84:	469b      	mov	fp, r3
 8009c86:	9303      	str	r3, [sp, #12]
 8009c88:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009c8c:	2100      	movs	r1, #0
 8009c8e:	2204      	movs	r2, #4
 8009c90:	f102 0514 	add.w	r5, r2, #20
 8009c94:	429d      	cmp	r5, r3
 8009c96:	d926      	bls.n	8009ce6 <_dtoa_r+0x2ae>
 8009c98:	6041      	str	r1, [r0, #4]
 8009c9a:	4648      	mov	r0, r9
 8009c9c:	f000 fd9c 	bl	800a7d8 <_Balloc>
 8009ca0:	4682      	mov	sl, r0
 8009ca2:	2800      	cmp	r0, #0
 8009ca4:	d142      	bne.n	8009d2c <_dtoa_r+0x2f4>
 8009ca6:	4b1e      	ldr	r3, [pc, #120]	@ (8009d20 <_dtoa_r+0x2e8>)
 8009ca8:	4602      	mov	r2, r0
 8009caa:	f240 11af 	movw	r1, #431	@ 0x1af
 8009cae:	e6da      	b.n	8009a66 <_dtoa_r+0x2e>
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	e7e3      	b.n	8009c7c <_dtoa_r+0x244>
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	e7d5      	b.n	8009c64 <_dtoa_r+0x22c>
 8009cb8:	2401      	movs	r4, #1
 8009cba:	2300      	movs	r3, #0
 8009cbc:	9307      	str	r3, [sp, #28]
 8009cbe:	9409      	str	r4, [sp, #36]	@ 0x24
 8009cc0:	f04f 3bff 	mov.w	fp, #4294967295
 8009cc4:	2200      	movs	r2, #0
 8009cc6:	f8cd b00c 	str.w	fp, [sp, #12]
 8009cca:	2312      	movs	r3, #18
 8009ccc:	920c      	str	r2, [sp, #48]	@ 0x30
 8009cce:	e7db      	b.n	8009c88 <_dtoa_r+0x250>
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009cd4:	e7f4      	b.n	8009cc0 <_dtoa_r+0x288>
 8009cd6:	f04f 0b01 	mov.w	fp, #1
 8009cda:	f8cd b00c 	str.w	fp, [sp, #12]
 8009cde:	465b      	mov	r3, fp
 8009ce0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009ce4:	e7d0      	b.n	8009c88 <_dtoa_r+0x250>
 8009ce6:	3101      	adds	r1, #1
 8009ce8:	0052      	lsls	r2, r2, #1
 8009cea:	e7d1      	b.n	8009c90 <_dtoa_r+0x258>
 8009cec:	f3af 8000 	nop.w
 8009cf0:	636f4361 	.word	0x636f4361
 8009cf4:	3fd287a7 	.word	0x3fd287a7
 8009cf8:	8b60c8b3 	.word	0x8b60c8b3
 8009cfc:	3fc68a28 	.word	0x3fc68a28
 8009d00:	509f79fb 	.word	0x509f79fb
 8009d04:	3fd34413 	.word	0x3fd34413
 8009d08:	0800d7d1 	.word	0x0800d7d1
 8009d0c:	0800d7e8 	.word	0x0800d7e8
 8009d10:	7ff00000 	.word	0x7ff00000
 8009d14:	0800d7a1 	.word	0x0800d7a1
 8009d18:	3ff80000 	.word	0x3ff80000
 8009d1c:	0800d938 	.word	0x0800d938
 8009d20:	0800d840 	.word	0x0800d840
 8009d24:	0800d7cd 	.word	0x0800d7cd
 8009d28:	0800d7a0 	.word	0x0800d7a0
 8009d2c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009d30:	6018      	str	r0, [r3, #0]
 8009d32:	9b03      	ldr	r3, [sp, #12]
 8009d34:	2b0e      	cmp	r3, #14
 8009d36:	f200 80a1 	bhi.w	8009e7c <_dtoa_r+0x444>
 8009d3a:	2c00      	cmp	r4, #0
 8009d3c:	f000 809e 	beq.w	8009e7c <_dtoa_r+0x444>
 8009d40:	2f00      	cmp	r7, #0
 8009d42:	dd33      	ble.n	8009dac <_dtoa_r+0x374>
 8009d44:	4b9c      	ldr	r3, [pc, #624]	@ (8009fb8 <_dtoa_r+0x580>)
 8009d46:	f007 020f 	and.w	r2, r7, #15
 8009d4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d4e:	ed93 7b00 	vldr	d7, [r3]
 8009d52:	05f8      	lsls	r0, r7, #23
 8009d54:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009d58:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009d5c:	d516      	bpl.n	8009d8c <_dtoa_r+0x354>
 8009d5e:	4b97      	ldr	r3, [pc, #604]	@ (8009fbc <_dtoa_r+0x584>)
 8009d60:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009d64:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009d68:	f7f6 fd78 	bl	800085c <__aeabi_ddiv>
 8009d6c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009d70:	f004 040f 	and.w	r4, r4, #15
 8009d74:	2603      	movs	r6, #3
 8009d76:	4d91      	ldr	r5, [pc, #580]	@ (8009fbc <_dtoa_r+0x584>)
 8009d78:	b954      	cbnz	r4, 8009d90 <_dtoa_r+0x358>
 8009d7a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009d7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d82:	f7f6 fd6b 	bl	800085c <__aeabi_ddiv>
 8009d86:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009d8a:	e028      	b.n	8009dde <_dtoa_r+0x3a6>
 8009d8c:	2602      	movs	r6, #2
 8009d8e:	e7f2      	b.n	8009d76 <_dtoa_r+0x33e>
 8009d90:	07e1      	lsls	r1, r4, #31
 8009d92:	d508      	bpl.n	8009da6 <_dtoa_r+0x36e>
 8009d94:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009d98:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009d9c:	f7f6 fc34 	bl	8000608 <__aeabi_dmul>
 8009da0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009da4:	3601      	adds	r6, #1
 8009da6:	1064      	asrs	r4, r4, #1
 8009da8:	3508      	adds	r5, #8
 8009daa:	e7e5      	b.n	8009d78 <_dtoa_r+0x340>
 8009dac:	f000 80af 	beq.w	8009f0e <_dtoa_r+0x4d6>
 8009db0:	427c      	negs	r4, r7
 8009db2:	4b81      	ldr	r3, [pc, #516]	@ (8009fb8 <_dtoa_r+0x580>)
 8009db4:	4d81      	ldr	r5, [pc, #516]	@ (8009fbc <_dtoa_r+0x584>)
 8009db6:	f004 020f 	and.w	r2, r4, #15
 8009dba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dc2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009dc6:	f7f6 fc1f 	bl	8000608 <__aeabi_dmul>
 8009dca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009dce:	1124      	asrs	r4, r4, #4
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	2602      	movs	r6, #2
 8009dd4:	2c00      	cmp	r4, #0
 8009dd6:	f040 808f 	bne.w	8009ef8 <_dtoa_r+0x4c0>
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d1d3      	bne.n	8009d86 <_dtoa_r+0x34e>
 8009dde:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009de0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	f000 8094 	beq.w	8009f12 <_dtoa_r+0x4da>
 8009dea:	4b75      	ldr	r3, [pc, #468]	@ (8009fc0 <_dtoa_r+0x588>)
 8009dec:	2200      	movs	r2, #0
 8009dee:	4620      	mov	r0, r4
 8009df0:	4629      	mov	r1, r5
 8009df2:	f7f6 fe7b 	bl	8000aec <__aeabi_dcmplt>
 8009df6:	2800      	cmp	r0, #0
 8009df8:	f000 808b 	beq.w	8009f12 <_dtoa_r+0x4da>
 8009dfc:	9b03      	ldr	r3, [sp, #12]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	f000 8087 	beq.w	8009f12 <_dtoa_r+0x4da>
 8009e04:	f1bb 0f00 	cmp.w	fp, #0
 8009e08:	dd34      	ble.n	8009e74 <_dtoa_r+0x43c>
 8009e0a:	4620      	mov	r0, r4
 8009e0c:	4b6d      	ldr	r3, [pc, #436]	@ (8009fc4 <_dtoa_r+0x58c>)
 8009e0e:	2200      	movs	r2, #0
 8009e10:	4629      	mov	r1, r5
 8009e12:	f7f6 fbf9 	bl	8000608 <__aeabi_dmul>
 8009e16:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009e1a:	f107 38ff 	add.w	r8, r7, #4294967295
 8009e1e:	3601      	adds	r6, #1
 8009e20:	465c      	mov	r4, fp
 8009e22:	4630      	mov	r0, r6
 8009e24:	f7f6 fb86 	bl	8000534 <__aeabi_i2d>
 8009e28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e2c:	f7f6 fbec 	bl	8000608 <__aeabi_dmul>
 8009e30:	4b65      	ldr	r3, [pc, #404]	@ (8009fc8 <_dtoa_r+0x590>)
 8009e32:	2200      	movs	r2, #0
 8009e34:	f7f6 fa32 	bl	800029c <__adddf3>
 8009e38:	4605      	mov	r5, r0
 8009e3a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009e3e:	2c00      	cmp	r4, #0
 8009e40:	d16a      	bne.n	8009f18 <_dtoa_r+0x4e0>
 8009e42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e46:	4b61      	ldr	r3, [pc, #388]	@ (8009fcc <_dtoa_r+0x594>)
 8009e48:	2200      	movs	r2, #0
 8009e4a:	f7f6 fa25 	bl	8000298 <__aeabi_dsub>
 8009e4e:	4602      	mov	r2, r0
 8009e50:	460b      	mov	r3, r1
 8009e52:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009e56:	462a      	mov	r2, r5
 8009e58:	4633      	mov	r3, r6
 8009e5a:	f7f6 fe65 	bl	8000b28 <__aeabi_dcmpgt>
 8009e5e:	2800      	cmp	r0, #0
 8009e60:	f040 8298 	bne.w	800a394 <_dtoa_r+0x95c>
 8009e64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e68:	462a      	mov	r2, r5
 8009e6a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009e6e:	f7f6 fe3d 	bl	8000aec <__aeabi_dcmplt>
 8009e72:	bb38      	cbnz	r0, 8009ec4 <_dtoa_r+0x48c>
 8009e74:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009e78:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009e7c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	f2c0 8157 	blt.w	800a132 <_dtoa_r+0x6fa>
 8009e84:	2f0e      	cmp	r7, #14
 8009e86:	f300 8154 	bgt.w	800a132 <_dtoa_r+0x6fa>
 8009e8a:	4b4b      	ldr	r3, [pc, #300]	@ (8009fb8 <_dtoa_r+0x580>)
 8009e8c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009e90:	ed93 7b00 	vldr	d7, [r3]
 8009e94:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	ed8d 7b00 	vstr	d7, [sp]
 8009e9c:	f280 80e5 	bge.w	800a06a <_dtoa_r+0x632>
 8009ea0:	9b03      	ldr	r3, [sp, #12]
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	f300 80e1 	bgt.w	800a06a <_dtoa_r+0x632>
 8009ea8:	d10c      	bne.n	8009ec4 <_dtoa_r+0x48c>
 8009eaa:	4b48      	ldr	r3, [pc, #288]	@ (8009fcc <_dtoa_r+0x594>)
 8009eac:	2200      	movs	r2, #0
 8009eae:	ec51 0b17 	vmov	r0, r1, d7
 8009eb2:	f7f6 fba9 	bl	8000608 <__aeabi_dmul>
 8009eb6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009eba:	f7f6 fe2b 	bl	8000b14 <__aeabi_dcmpge>
 8009ebe:	2800      	cmp	r0, #0
 8009ec0:	f000 8266 	beq.w	800a390 <_dtoa_r+0x958>
 8009ec4:	2400      	movs	r4, #0
 8009ec6:	4625      	mov	r5, r4
 8009ec8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009eca:	4656      	mov	r6, sl
 8009ecc:	ea6f 0803 	mvn.w	r8, r3
 8009ed0:	2700      	movs	r7, #0
 8009ed2:	4621      	mov	r1, r4
 8009ed4:	4648      	mov	r0, r9
 8009ed6:	f000 fcbf 	bl	800a858 <_Bfree>
 8009eda:	2d00      	cmp	r5, #0
 8009edc:	f000 80bd 	beq.w	800a05a <_dtoa_r+0x622>
 8009ee0:	b12f      	cbz	r7, 8009eee <_dtoa_r+0x4b6>
 8009ee2:	42af      	cmp	r7, r5
 8009ee4:	d003      	beq.n	8009eee <_dtoa_r+0x4b6>
 8009ee6:	4639      	mov	r1, r7
 8009ee8:	4648      	mov	r0, r9
 8009eea:	f000 fcb5 	bl	800a858 <_Bfree>
 8009eee:	4629      	mov	r1, r5
 8009ef0:	4648      	mov	r0, r9
 8009ef2:	f000 fcb1 	bl	800a858 <_Bfree>
 8009ef6:	e0b0      	b.n	800a05a <_dtoa_r+0x622>
 8009ef8:	07e2      	lsls	r2, r4, #31
 8009efa:	d505      	bpl.n	8009f08 <_dtoa_r+0x4d0>
 8009efc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009f00:	f7f6 fb82 	bl	8000608 <__aeabi_dmul>
 8009f04:	3601      	adds	r6, #1
 8009f06:	2301      	movs	r3, #1
 8009f08:	1064      	asrs	r4, r4, #1
 8009f0a:	3508      	adds	r5, #8
 8009f0c:	e762      	b.n	8009dd4 <_dtoa_r+0x39c>
 8009f0e:	2602      	movs	r6, #2
 8009f10:	e765      	b.n	8009dde <_dtoa_r+0x3a6>
 8009f12:	9c03      	ldr	r4, [sp, #12]
 8009f14:	46b8      	mov	r8, r7
 8009f16:	e784      	b.n	8009e22 <_dtoa_r+0x3ea>
 8009f18:	4b27      	ldr	r3, [pc, #156]	@ (8009fb8 <_dtoa_r+0x580>)
 8009f1a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009f1c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009f20:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009f24:	4454      	add	r4, sl
 8009f26:	2900      	cmp	r1, #0
 8009f28:	d054      	beq.n	8009fd4 <_dtoa_r+0x59c>
 8009f2a:	4929      	ldr	r1, [pc, #164]	@ (8009fd0 <_dtoa_r+0x598>)
 8009f2c:	2000      	movs	r0, #0
 8009f2e:	f7f6 fc95 	bl	800085c <__aeabi_ddiv>
 8009f32:	4633      	mov	r3, r6
 8009f34:	462a      	mov	r2, r5
 8009f36:	f7f6 f9af 	bl	8000298 <__aeabi_dsub>
 8009f3a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009f3e:	4656      	mov	r6, sl
 8009f40:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009f44:	f7f6 fe10 	bl	8000b68 <__aeabi_d2iz>
 8009f48:	4605      	mov	r5, r0
 8009f4a:	f7f6 faf3 	bl	8000534 <__aeabi_i2d>
 8009f4e:	4602      	mov	r2, r0
 8009f50:	460b      	mov	r3, r1
 8009f52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009f56:	f7f6 f99f 	bl	8000298 <__aeabi_dsub>
 8009f5a:	3530      	adds	r5, #48	@ 0x30
 8009f5c:	4602      	mov	r2, r0
 8009f5e:	460b      	mov	r3, r1
 8009f60:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009f64:	f806 5b01 	strb.w	r5, [r6], #1
 8009f68:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009f6c:	f7f6 fdbe 	bl	8000aec <__aeabi_dcmplt>
 8009f70:	2800      	cmp	r0, #0
 8009f72:	d172      	bne.n	800a05a <_dtoa_r+0x622>
 8009f74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f78:	4911      	ldr	r1, [pc, #68]	@ (8009fc0 <_dtoa_r+0x588>)
 8009f7a:	2000      	movs	r0, #0
 8009f7c:	f7f6 f98c 	bl	8000298 <__aeabi_dsub>
 8009f80:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009f84:	f7f6 fdb2 	bl	8000aec <__aeabi_dcmplt>
 8009f88:	2800      	cmp	r0, #0
 8009f8a:	f040 80b4 	bne.w	800a0f6 <_dtoa_r+0x6be>
 8009f8e:	42a6      	cmp	r6, r4
 8009f90:	f43f af70 	beq.w	8009e74 <_dtoa_r+0x43c>
 8009f94:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009f98:	4b0a      	ldr	r3, [pc, #40]	@ (8009fc4 <_dtoa_r+0x58c>)
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	f7f6 fb34 	bl	8000608 <__aeabi_dmul>
 8009fa0:	4b08      	ldr	r3, [pc, #32]	@ (8009fc4 <_dtoa_r+0x58c>)
 8009fa2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009fa6:	2200      	movs	r2, #0
 8009fa8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009fac:	f7f6 fb2c 	bl	8000608 <__aeabi_dmul>
 8009fb0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009fb4:	e7c4      	b.n	8009f40 <_dtoa_r+0x508>
 8009fb6:	bf00      	nop
 8009fb8:	0800d938 	.word	0x0800d938
 8009fbc:	0800d910 	.word	0x0800d910
 8009fc0:	3ff00000 	.word	0x3ff00000
 8009fc4:	40240000 	.word	0x40240000
 8009fc8:	401c0000 	.word	0x401c0000
 8009fcc:	40140000 	.word	0x40140000
 8009fd0:	3fe00000 	.word	0x3fe00000
 8009fd4:	4631      	mov	r1, r6
 8009fd6:	4628      	mov	r0, r5
 8009fd8:	f7f6 fb16 	bl	8000608 <__aeabi_dmul>
 8009fdc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009fe0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009fe2:	4656      	mov	r6, sl
 8009fe4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009fe8:	f7f6 fdbe 	bl	8000b68 <__aeabi_d2iz>
 8009fec:	4605      	mov	r5, r0
 8009fee:	f7f6 faa1 	bl	8000534 <__aeabi_i2d>
 8009ff2:	4602      	mov	r2, r0
 8009ff4:	460b      	mov	r3, r1
 8009ff6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ffa:	f7f6 f94d 	bl	8000298 <__aeabi_dsub>
 8009ffe:	3530      	adds	r5, #48	@ 0x30
 800a000:	f806 5b01 	strb.w	r5, [r6], #1
 800a004:	4602      	mov	r2, r0
 800a006:	460b      	mov	r3, r1
 800a008:	42a6      	cmp	r6, r4
 800a00a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a00e:	f04f 0200 	mov.w	r2, #0
 800a012:	d124      	bne.n	800a05e <_dtoa_r+0x626>
 800a014:	4baf      	ldr	r3, [pc, #700]	@ (800a2d4 <_dtoa_r+0x89c>)
 800a016:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a01a:	f7f6 f93f 	bl	800029c <__adddf3>
 800a01e:	4602      	mov	r2, r0
 800a020:	460b      	mov	r3, r1
 800a022:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a026:	f7f6 fd7f 	bl	8000b28 <__aeabi_dcmpgt>
 800a02a:	2800      	cmp	r0, #0
 800a02c:	d163      	bne.n	800a0f6 <_dtoa_r+0x6be>
 800a02e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a032:	49a8      	ldr	r1, [pc, #672]	@ (800a2d4 <_dtoa_r+0x89c>)
 800a034:	2000      	movs	r0, #0
 800a036:	f7f6 f92f 	bl	8000298 <__aeabi_dsub>
 800a03a:	4602      	mov	r2, r0
 800a03c:	460b      	mov	r3, r1
 800a03e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a042:	f7f6 fd53 	bl	8000aec <__aeabi_dcmplt>
 800a046:	2800      	cmp	r0, #0
 800a048:	f43f af14 	beq.w	8009e74 <_dtoa_r+0x43c>
 800a04c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a04e:	1e73      	subs	r3, r6, #1
 800a050:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a052:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a056:	2b30      	cmp	r3, #48	@ 0x30
 800a058:	d0f8      	beq.n	800a04c <_dtoa_r+0x614>
 800a05a:	4647      	mov	r7, r8
 800a05c:	e03b      	b.n	800a0d6 <_dtoa_r+0x69e>
 800a05e:	4b9e      	ldr	r3, [pc, #632]	@ (800a2d8 <_dtoa_r+0x8a0>)
 800a060:	f7f6 fad2 	bl	8000608 <__aeabi_dmul>
 800a064:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a068:	e7bc      	b.n	8009fe4 <_dtoa_r+0x5ac>
 800a06a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a06e:	4656      	mov	r6, sl
 800a070:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a074:	4620      	mov	r0, r4
 800a076:	4629      	mov	r1, r5
 800a078:	f7f6 fbf0 	bl	800085c <__aeabi_ddiv>
 800a07c:	f7f6 fd74 	bl	8000b68 <__aeabi_d2iz>
 800a080:	4680      	mov	r8, r0
 800a082:	f7f6 fa57 	bl	8000534 <__aeabi_i2d>
 800a086:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a08a:	f7f6 fabd 	bl	8000608 <__aeabi_dmul>
 800a08e:	4602      	mov	r2, r0
 800a090:	460b      	mov	r3, r1
 800a092:	4620      	mov	r0, r4
 800a094:	4629      	mov	r1, r5
 800a096:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a09a:	f7f6 f8fd 	bl	8000298 <__aeabi_dsub>
 800a09e:	f806 4b01 	strb.w	r4, [r6], #1
 800a0a2:	9d03      	ldr	r5, [sp, #12]
 800a0a4:	eba6 040a 	sub.w	r4, r6, sl
 800a0a8:	42a5      	cmp	r5, r4
 800a0aa:	4602      	mov	r2, r0
 800a0ac:	460b      	mov	r3, r1
 800a0ae:	d133      	bne.n	800a118 <_dtoa_r+0x6e0>
 800a0b0:	f7f6 f8f4 	bl	800029c <__adddf3>
 800a0b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a0b8:	4604      	mov	r4, r0
 800a0ba:	460d      	mov	r5, r1
 800a0bc:	f7f6 fd34 	bl	8000b28 <__aeabi_dcmpgt>
 800a0c0:	b9c0      	cbnz	r0, 800a0f4 <_dtoa_r+0x6bc>
 800a0c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a0c6:	4620      	mov	r0, r4
 800a0c8:	4629      	mov	r1, r5
 800a0ca:	f7f6 fd05 	bl	8000ad8 <__aeabi_dcmpeq>
 800a0ce:	b110      	cbz	r0, 800a0d6 <_dtoa_r+0x69e>
 800a0d0:	f018 0f01 	tst.w	r8, #1
 800a0d4:	d10e      	bne.n	800a0f4 <_dtoa_r+0x6bc>
 800a0d6:	9902      	ldr	r1, [sp, #8]
 800a0d8:	4648      	mov	r0, r9
 800a0da:	f000 fbbd 	bl	800a858 <_Bfree>
 800a0de:	2300      	movs	r3, #0
 800a0e0:	7033      	strb	r3, [r6, #0]
 800a0e2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a0e4:	3701      	adds	r7, #1
 800a0e6:	601f      	str	r7, [r3, #0]
 800a0e8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	f000 824b 	beq.w	800a586 <_dtoa_r+0xb4e>
 800a0f0:	601e      	str	r6, [r3, #0]
 800a0f2:	e248      	b.n	800a586 <_dtoa_r+0xb4e>
 800a0f4:	46b8      	mov	r8, r7
 800a0f6:	4633      	mov	r3, r6
 800a0f8:	461e      	mov	r6, r3
 800a0fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a0fe:	2a39      	cmp	r2, #57	@ 0x39
 800a100:	d106      	bne.n	800a110 <_dtoa_r+0x6d8>
 800a102:	459a      	cmp	sl, r3
 800a104:	d1f8      	bne.n	800a0f8 <_dtoa_r+0x6c0>
 800a106:	2230      	movs	r2, #48	@ 0x30
 800a108:	f108 0801 	add.w	r8, r8, #1
 800a10c:	f88a 2000 	strb.w	r2, [sl]
 800a110:	781a      	ldrb	r2, [r3, #0]
 800a112:	3201      	adds	r2, #1
 800a114:	701a      	strb	r2, [r3, #0]
 800a116:	e7a0      	b.n	800a05a <_dtoa_r+0x622>
 800a118:	4b6f      	ldr	r3, [pc, #444]	@ (800a2d8 <_dtoa_r+0x8a0>)
 800a11a:	2200      	movs	r2, #0
 800a11c:	f7f6 fa74 	bl	8000608 <__aeabi_dmul>
 800a120:	2200      	movs	r2, #0
 800a122:	2300      	movs	r3, #0
 800a124:	4604      	mov	r4, r0
 800a126:	460d      	mov	r5, r1
 800a128:	f7f6 fcd6 	bl	8000ad8 <__aeabi_dcmpeq>
 800a12c:	2800      	cmp	r0, #0
 800a12e:	d09f      	beq.n	800a070 <_dtoa_r+0x638>
 800a130:	e7d1      	b.n	800a0d6 <_dtoa_r+0x69e>
 800a132:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a134:	2a00      	cmp	r2, #0
 800a136:	f000 80ea 	beq.w	800a30e <_dtoa_r+0x8d6>
 800a13a:	9a07      	ldr	r2, [sp, #28]
 800a13c:	2a01      	cmp	r2, #1
 800a13e:	f300 80cd 	bgt.w	800a2dc <_dtoa_r+0x8a4>
 800a142:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a144:	2a00      	cmp	r2, #0
 800a146:	f000 80c1 	beq.w	800a2cc <_dtoa_r+0x894>
 800a14a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a14e:	9c08      	ldr	r4, [sp, #32]
 800a150:	9e00      	ldr	r6, [sp, #0]
 800a152:	9a00      	ldr	r2, [sp, #0]
 800a154:	441a      	add	r2, r3
 800a156:	9200      	str	r2, [sp, #0]
 800a158:	9a06      	ldr	r2, [sp, #24]
 800a15a:	2101      	movs	r1, #1
 800a15c:	441a      	add	r2, r3
 800a15e:	4648      	mov	r0, r9
 800a160:	9206      	str	r2, [sp, #24]
 800a162:	f000 fc2d 	bl	800a9c0 <__i2b>
 800a166:	4605      	mov	r5, r0
 800a168:	b166      	cbz	r6, 800a184 <_dtoa_r+0x74c>
 800a16a:	9b06      	ldr	r3, [sp, #24]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	dd09      	ble.n	800a184 <_dtoa_r+0x74c>
 800a170:	42b3      	cmp	r3, r6
 800a172:	9a00      	ldr	r2, [sp, #0]
 800a174:	bfa8      	it	ge
 800a176:	4633      	movge	r3, r6
 800a178:	1ad2      	subs	r2, r2, r3
 800a17a:	9200      	str	r2, [sp, #0]
 800a17c:	9a06      	ldr	r2, [sp, #24]
 800a17e:	1af6      	subs	r6, r6, r3
 800a180:	1ad3      	subs	r3, r2, r3
 800a182:	9306      	str	r3, [sp, #24]
 800a184:	9b08      	ldr	r3, [sp, #32]
 800a186:	b30b      	cbz	r3, 800a1cc <_dtoa_r+0x794>
 800a188:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	f000 80c6 	beq.w	800a31c <_dtoa_r+0x8e4>
 800a190:	2c00      	cmp	r4, #0
 800a192:	f000 80c0 	beq.w	800a316 <_dtoa_r+0x8de>
 800a196:	4629      	mov	r1, r5
 800a198:	4622      	mov	r2, r4
 800a19a:	4648      	mov	r0, r9
 800a19c:	f000 fcc8 	bl	800ab30 <__pow5mult>
 800a1a0:	9a02      	ldr	r2, [sp, #8]
 800a1a2:	4601      	mov	r1, r0
 800a1a4:	4605      	mov	r5, r0
 800a1a6:	4648      	mov	r0, r9
 800a1a8:	f000 fc20 	bl	800a9ec <__multiply>
 800a1ac:	9902      	ldr	r1, [sp, #8]
 800a1ae:	4680      	mov	r8, r0
 800a1b0:	4648      	mov	r0, r9
 800a1b2:	f000 fb51 	bl	800a858 <_Bfree>
 800a1b6:	9b08      	ldr	r3, [sp, #32]
 800a1b8:	1b1b      	subs	r3, r3, r4
 800a1ba:	9308      	str	r3, [sp, #32]
 800a1bc:	f000 80b1 	beq.w	800a322 <_dtoa_r+0x8ea>
 800a1c0:	9a08      	ldr	r2, [sp, #32]
 800a1c2:	4641      	mov	r1, r8
 800a1c4:	4648      	mov	r0, r9
 800a1c6:	f000 fcb3 	bl	800ab30 <__pow5mult>
 800a1ca:	9002      	str	r0, [sp, #8]
 800a1cc:	2101      	movs	r1, #1
 800a1ce:	4648      	mov	r0, r9
 800a1d0:	f000 fbf6 	bl	800a9c0 <__i2b>
 800a1d4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a1d6:	4604      	mov	r4, r0
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	f000 81d8 	beq.w	800a58e <_dtoa_r+0xb56>
 800a1de:	461a      	mov	r2, r3
 800a1e0:	4601      	mov	r1, r0
 800a1e2:	4648      	mov	r0, r9
 800a1e4:	f000 fca4 	bl	800ab30 <__pow5mult>
 800a1e8:	9b07      	ldr	r3, [sp, #28]
 800a1ea:	2b01      	cmp	r3, #1
 800a1ec:	4604      	mov	r4, r0
 800a1ee:	f300 809f 	bgt.w	800a330 <_dtoa_r+0x8f8>
 800a1f2:	9b04      	ldr	r3, [sp, #16]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	f040 8097 	bne.w	800a328 <_dtoa_r+0x8f0>
 800a1fa:	9b05      	ldr	r3, [sp, #20]
 800a1fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a200:	2b00      	cmp	r3, #0
 800a202:	f040 8093 	bne.w	800a32c <_dtoa_r+0x8f4>
 800a206:	9b05      	ldr	r3, [sp, #20]
 800a208:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a20c:	0d1b      	lsrs	r3, r3, #20
 800a20e:	051b      	lsls	r3, r3, #20
 800a210:	b133      	cbz	r3, 800a220 <_dtoa_r+0x7e8>
 800a212:	9b00      	ldr	r3, [sp, #0]
 800a214:	3301      	adds	r3, #1
 800a216:	9300      	str	r3, [sp, #0]
 800a218:	9b06      	ldr	r3, [sp, #24]
 800a21a:	3301      	adds	r3, #1
 800a21c:	9306      	str	r3, [sp, #24]
 800a21e:	2301      	movs	r3, #1
 800a220:	9308      	str	r3, [sp, #32]
 800a222:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a224:	2b00      	cmp	r3, #0
 800a226:	f000 81b8 	beq.w	800a59a <_dtoa_r+0xb62>
 800a22a:	6923      	ldr	r3, [r4, #16]
 800a22c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a230:	6918      	ldr	r0, [r3, #16]
 800a232:	f000 fb79 	bl	800a928 <__hi0bits>
 800a236:	f1c0 0020 	rsb	r0, r0, #32
 800a23a:	9b06      	ldr	r3, [sp, #24]
 800a23c:	4418      	add	r0, r3
 800a23e:	f010 001f 	ands.w	r0, r0, #31
 800a242:	f000 8082 	beq.w	800a34a <_dtoa_r+0x912>
 800a246:	f1c0 0320 	rsb	r3, r0, #32
 800a24a:	2b04      	cmp	r3, #4
 800a24c:	dd73      	ble.n	800a336 <_dtoa_r+0x8fe>
 800a24e:	9b00      	ldr	r3, [sp, #0]
 800a250:	f1c0 001c 	rsb	r0, r0, #28
 800a254:	4403      	add	r3, r0
 800a256:	9300      	str	r3, [sp, #0]
 800a258:	9b06      	ldr	r3, [sp, #24]
 800a25a:	4403      	add	r3, r0
 800a25c:	4406      	add	r6, r0
 800a25e:	9306      	str	r3, [sp, #24]
 800a260:	9b00      	ldr	r3, [sp, #0]
 800a262:	2b00      	cmp	r3, #0
 800a264:	dd05      	ble.n	800a272 <_dtoa_r+0x83a>
 800a266:	9902      	ldr	r1, [sp, #8]
 800a268:	461a      	mov	r2, r3
 800a26a:	4648      	mov	r0, r9
 800a26c:	f000 fcba 	bl	800abe4 <__lshift>
 800a270:	9002      	str	r0, [sp, #8]
 800a272:	9b06      	ldr	r3, [sp, #24]
 800a274:	2b00      	cmp	r3, #0
 800a276:	dd05      	ble.n	800a284 <_dtoa_r+0x84c>
 800a278:	4621      	mov	r1, r4
 800a27a:	461a      	mov	r2, r3
 800a27c:	4648      	mov	r0, r9
 800a27e:	f000 fcb1 	bl	800abe4 <__lshift>
 800a282:	4604      	mov	r4, r0
 800a284:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a286:	2b00      	cmp	r3, #0
 800a288:	d061      	beq.n	800a34e <_dtoa_r+0x916>
 800a28a:	9802      	ldr	r0, [sp, #8]
 800a28c:	4621      	mov	r1, r4
 800a28e:	f000 fd15 	bl	800acbc <__mcmp>
 800a292:	2800      	cmp	r0, #0
 800a294:	da5b      	bge.n	800a34e <_dtoa_r+0x916>
 800a296:	2300      	movs	r3, #0
 800a298:	9902      	ldr	r1, [sp, #8]
 800a29a:	220a      	movs	r2, #10
 800a29c:	4648      	mov	r0, r9
 800a29e:	f000 fafd 	bl	800a89c <__multadd>
 800a2a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2a4:	9002      	str	r0, [sp, #8]
 800a2a6:	f107 38ff 	add.w	r8, r7, #4294967295
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	f000 8177 	beq.w	800a59e <_dtoa_r+0xb66>
 800a2b0:	4629      	mov	r1, r5
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	220a      	movs	r2, #10
 800a2b6:	4648      	mov	r0, r9
 800a2b8:	f000 faf0 	bl	800a89c <__multadd>
 800a2bc:	f1bb 0f00 	cmp.w	fp, #0
 800a2c0:	4605      	mov	r5, r0
 800a2c2:	dc6f      	bgt.n	800a3a4 <_dtoa_r+0x96c>
 800a2c4:	9b07      	ldr	r3, [sp, #28]
 800a2c6:	2b02      	cmp	r3, #2
 800a2c8:	dc49      	bgt.n	800a35e <_dtoa_r+0x926>
 800a2ca:	e06b      	b.n	800a3a4 <_dtoa_r+0x96c>
 800a2cc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a2ce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a2d2:	e73c      	b.n	800a14e <_dtoa_r+0x716>
 800a2d4:	3fe00000 	.word	0x3fe00000
 800a2d8:	40240000 	.word	0x40240000
 800a2dc:	9b03      	ldr	r3, [sp, #12]
 800a2de:	1e5c      	subs	r4, r3, #1
 800a2e0:	9b08      	ldr	r3, [sp, #32]
 800a2e2:	42a3      	cmp	r3, r4
 800a2e4:	db09      	blt.n	800a2fa <_dtoa_r+0x8c2>
 800a2e6:	1b1c      	subs	r4, r3, r4
 800a2e8:	9b03      	ldr	r3, [sp, #12]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	f6bf af30 	bge.w	800a150 <_dtoa_r+0x718>
 800a2f0:	9b00      	ldr	r3, [sp, #0]
 800a2f2:	9a03      	ldr	r2, [sp, #12]
 800a2f4:	1a9e      	subs	r6, r3, r2
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	e72b      	b.n	800a152 <_dtoa_r+0x71a>
 800a2fa:	9b08      	ldr	r3, [sp, #32]
 800a2fc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a2fe:	9408      	str	r4, [sp, #32]
 800a300:	1ae3      	subs	r3, r4, r3
 800a302:	441a      	add	r2, r3
 800a304:	9e00      	ldr	r6, [sp, #0]
 800a306:	9b03      	ldr	r3, [sp, #12]
 800a308:	920d      	str	r2, [sp, #52]	@ 0x34
 800a30a:	2400      	movs	r4, #0
 800a30c:	e721      	b.n	800a152 <_dtoa_r+0x71a>
 800a30e:	9c08      	ldr	r4, [sp, #32]
 800a310:	9e00      	ldr	r6, [sp, #0]
 800a312:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a314:	e728      	b.n	800a168 <_dtoa_r+0x730>
 800a316:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a31a:	e751      	b.n	800a1c0 <_dtoa_r+0x788>
 800a31c:	9a08      	ldr	r2, [sp, #32]
 800a31e:	9902      	ldr	r1, [sp, #8]
 800a320:	e750      	b.n	800a1c4 <_dtoa_r+0x78c>
 800a322:	f8cd 8008 	str.w	r8, [sp, #8]
 800a326:	e751      	b.n	800a1cc <_dtoa_r+0x794>
 800a328:	2300      	movs	r3, #0
 800a32a:	e779      	b.n	800a220 <_dtoa_r+0x7e8>
 800a32c:	9b04      	ldr	r3, [sp, #16]
 800a32e:	e777      	b.n	800a220 <_dtoa_r+0x7e8>
 800a330:	2300      	movs	r3, #0
 800a332:	9308      	str	r3, [sp, #32]
 800a334:	e779      	b.n	800a22a <_dtoa_r+0x7f2>
 800a336:	d093      	beq.n	800a260 <_dtoa_r+0x828>
 800a338:	9a00      	ldr	r2, [sp, #0]
 800a33a:	331c      	adds	r3, #28
 800a33c:	441a      	add	r2, r3
 800a33e:	9200      	str	r2, [sp, #0]
 800a340:	9a06      	ldr	r2, [sp, #24]
 800a342:	441a      	add	r2, r3
 800a344:	441e      	add	r6, r3
 800a346:	9206      	str	r2, [sp, #24]
 800a348:	e78a      	b.n	800a260 <_dtoa_r+0x828>
 800a34a:	4603      	mov	r3, r0
 800a34c:	e7f4      	b.n	800a338 <_dtoa_r+0x900>
 800a34e:	9b03      	ldr	r3, [sp, #12]
 800a350:	2b00      	cmp	r3, #0
 800a352:	46b8      	mov	r8, r7
 800a354:	dc20      	bgt.n	800a398 <_dtoa_r+0x960>
 800a356:	469b      	mov	fp, r3
 800a358:	9b07      	ldr	r3, [sp, #28]
 800a35a:	2b02      	cmp	r3, #2
 800a35c:	dd1e      	ble.n	800a39c <_dtoa_r+0x964>
 800a35e:	f1bb 0f00 	cmp.w	fp, #0
 800a362:	f47f adb1 	bne.w	8009ec8 <_dtoa_r+0x490>
 800a366:	4621      	mov	r1, r4
 800a368:	465b      	mov	r3, fp
 800a36a:	2205      	movs	r2, #5
 800a36c:	4648      	mov	r0, r9
 800a36e:	f000 fa95 	bl	800a89c <__multadd>
 800a372:	4601      	mov	r1, r0
 800a374:	4604      	mov	r4, r0
 800a376:	9802      	ldr	r0, [sp, #8]
 800a378:	f000 fca0 	bl	800acbc <__mcmp>
 800a37c:	2800      	cmp	r0, #0
 800a37e:	f77f ada3 	ble.w	8009ec8 <_dtoa_r+0x490>
 800a382:	4656      	mov	r6, sl
 800a384:	2331      	movs	r3, #49	@ 0x31
 800a386:	f806 3b01 	strb.w	r3, [r6], #1
 800a38a:	f108 0801 	add.w	r8, r8, #1
 800a38e:	e59f      	b.n	8009ed0 <_dtoa_r+0x498>
 800a390:	9c03      	ldr	r4, [sp, #12]
 800a392:	46b8      	mov	r8, r7
 800a394:	4625      	mov	r5, r4
 800a396:	e7f4      	b.n	800a382 <_dtoa_r+0x94a>
 800a398:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a39c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	f000 8101 	beq.w	800a5a6 <_dtoa_r+0xb6e>
 800a3a4:	2e00      	cmp	r6, #0
 800a3a6:	dd05      	ble.n	800a3b4 <_dtoa_r+0x97c>
 800a3a8:	4629      	mov	r1, r5
 800a3aa:	4632      	mov	r2, r6
 800a3ac:	4648      	mov	r0, r9
 800a3ae:	f000 fc19 	bl	800abe4 <__lshift>
 800a3b2:	4605      	mov	r5, r0
 800a3b4:	9b08      	ldr	r3, [sp, #32]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d05c      	beq.n	800a474 <_dtoa_r+0xa3c>
 800a3ba:	6869      	ldr	r1, [r5, #4]
 800a3bc:	4648      	mov	r0, r9
 800a3be:	f000 fa0b 	bl	800a7d8 <_Balloc>
 800a3c2:	4606      	mov	r6, r0
 800a3c4:	b928      	cbnz	r0, 800a3d2 <_dtoa_r+0x99a>
 800a3c6:	4b82      	ldr	r3, [pc, #520]	@ (800a5d0 <_dtoa_r+0xb98>)
 800a3c8:	4602      	mov	r2, r0
 800a3ca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a3ce:	f7ff bb4a 	b.w	8009a66 <_dtoa_r+0x2e>
 800a3d2:	692a      	ldr	r2, [r5, #16]
 800a3d4:	3202      	adds	r2, #2
 800a3d6:	0092      	lsls	r2, r2, #2
 800a3d8:	f105 010c 	add.w	r1, r5, #12
 800a3dc:	300c      	adds	r0, #12
 800a3de:	f000 ffa3 	bl	800b328 <memcpy>
 800a3e2:	2201      	movs	r2, #1
 800a3e4:	4631      	mov	r1, r6
 800a3e6:	4648      	mov	r0, r9
 800a3e8:	f000 fbfc 	bl	800abe4 <__lshift>
 800a3ec:	f10a 0301 	add.w	r3, sl, #1
 800a3f0:	9300      	str	r3, [sp, #0]
 800a3f2:	eb0a 030b 	add.w	r3, sl, fp
 800a3f6:	9308      	str	r3, [sp, #32]
 800a3f8:	9b04      	ldr	r3, [sp, #16]
 800a3fa:	f003 0301 	and.w	r3, r3, #1
 800a3fe:	462f      	mov	r7, r5
 800a400:	9306      	str	r3, [sp, #24]
 800a402:	4605      	mov	r5, r0
 800a404:	9b00      	ldr	r3, [sp, #0]
 800a406:	9802      	ldr	r0, [sp, #8]
 800a408:	4621      	mov	r1, r4
 800a40a:	f103 3bff 	add.w	fp, r3, #4294967295
 800a40e:	f7ff fa8a 	bl	8009926 <quorem>
 800a412:	4603      	mov	r3, r0
 800a414:	3330      	adds	r3, #48	@ 0x30
 800a416:	9003      	str	r0, [sp, #12]
 800a418:	4639      	mov	r1, r7
 800a41a:	9802      	ldr	r0, [sp, #8]
 800a41c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a41e:	f000 fc4d 	bl	800acbc <__mcmp>
 800a422:	462a      	mov	r2, r5
 800a424:	9004      	str	r0, [sp, #16]
 800a426:	4621      	mov	r1, r4
 800a428:	4648      	mov	r0, r9
 800a42a:	f000 fc63 	bl	800acf4 <__mdiff>
 800a42e:	68c2      	ldr	r2, [r0, #12]
 800a430:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a432:	4606      	mov	r6, r0
 800a434:	bb02      	cbnz	r2, 800a478 <_dtoa_r+0xa40>
 800a436:	4601      	mov	r1, r0
 800a438:	9802      	ldr	r0, [sp, #8]
 800a43a:	f000 fc3f 	bl	800acbc <__mcmp>
 800a43e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a440:	4602      	mov	r2, r0
 800a442:	4631      	mov	r1, r6
 800a444:	4648      	mov	r0, r9
 800a446:	920c      	str	r2, [sp, #48]	@ 0x30
 800a448:	9309      	str	r3, [sp, #36]	@ 0x24
 800a44a:	f000 fa05 	bl	800a858 <_Bfree>
 800a44e:	9b07      	ldr	r3, [sp, #28]
 800a450:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a452:	9e00      	ldr	r6, [sp, #0]
 800a454:	ea42 0103 	orr.w	r1, r2, r3
 800a458:	9b06      	ldr	r3, [sp, #24]
 800a45a:	4319      	orrs	r1, r3
 800a45c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a45e:	d10d      	bne.n	800a47c <_dtoa_r+0xa44>
 800a460:	2b39      	cmp	r3, #57	@ 0x39
 800a462:	d027      	beq.n	800a4b4 <_dtoa_r+0xa7c>
 800a464:	9a04      	ldr	r2, [sp, #16]
 800a466:	2a00      	cmp	r2, #0
 800a468:	dd01      	ble.n	800a46e <_dtoa_r+0xa36>
 800a46a:	9b03      	ldr	r3, [sp, #12]
 800a46c:	3331      	adds	r3, #49	@ 0x31
 800a46e:	f88b 3000 	strb.w	r3, [fp]
 800a472:	e52e      	b.n	8009ed2 <_dtoa_r+0x49a>
 800a474:	4628      	mov	r0, r5
 800a476:	e7b9      	b.n	800a3ec <_dtoa_r+0x9b4>
 800a478:	2201      	movs	r2, #1
 800a47a:	e7e2      	b.n	800a442 <_dtoa_r+0xa0a>
 800a47c:	9904      	ldr	r1, [sp, #16]
 800a47e:	2900      	cmp	r1, #0
 800a480:	db04      	blt.n	800a48c <_dtoa_r+0xa54>
 800a482:	9807      	ldr	r0, [sp, #28]
 800a484:	4301      	orrs	r1, r0
 800a486:	9806      	ldr	r0, [sp, #24]
 800a488:	4301      	orrs	r1, r0
 800a48a:	d120      	bne.n	800a4ce <_dtoa_r+0xa96>
 800a48c:	2a00      	cmp	r2, #0
 800a48e:	ddee      	ble.n	800a46e <_dtoa_r+0xa36>
 800a490:	9902      	ldr	r1, [sp, #8]
 800a492:	9300      	str	r3, [sp, #0]
 800a494:	2201      	movs	r2, #1
 800a496:	4648      	mov	r0, r9
 800a498:	f000 fba4 	bl	800abe4 <__lshift>
 800a49c:	4621      	mov	r1, r4
 800a49e:	9002      	str	r0, [sp, #8]
 800a4a0:	f000 fc0c 	bl	800acbc <__mcmp>
 800a4a4:	2800      	cmp	r0, #0
 800a4a6:	9b00      	ldr	r3, [sp, #0]
 800a4a8:	dc02      	bgt.n	800a4b0 <_dtoa_r+0xa78>
 800a4aa:	d1e0      	bne.n	800a46e <_dtoa_r+0xa36>
 800a4ac:	07da      	lsls	r2, r3, #31
 800a4ae:	d5de      	bpl.n	800a46e <_dtoa_r+0xa36>
 800a4b0:	2b39      	cmp	r3, #57	@ 0x39
 800a4b2:	d1da      	bne.n	800a46a <_dtoa_r+0xa32>
 800a4b4:	2339      	movs	r3, #57	@ 0x39
 800a4b6:	f88b 3000 	strb.w	r3, [fp]
 800a4ba:	4633      	mov	r3, r6
 800a4bc:	461e      	mov	r6, r3
 800a4be:	3b01      	subs	r3, #1
 800a4c0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a4c4:	2a39      	cmp	r2, #57	@ 0x39
 800a4c6:	d04e      	beq.n	800a566 <_dtoa_r+0xb2e>
 800a4c8:	3201      	adds	r2, #1
 800a4ca:	701a      	strb	r2, [r3, #0]
 800a4cc:	e501      	b.n	8009ed2 <_dtoa_r+0x49a>
 800a4ce:	2a00      	cmp	r2, #0
 800a4d0:	dd03      	ble.n	800a4da <_dtoa_r+0xaa2>
 800a4d2:	2b39      	cmp	r3, #57	@ 0x39
 800a4d4:	d0ee      	beq.n	800a4b4 <_dtoa_r+0xa7c>
 800a4d6:	3301      	adds	r3, #1
 800a4d8:	e7c9      	b.n	800a46e <_dtoa_r+0xa36>
 800a4da:	9a00      	ldr	r2, [sp, #0]
 800a4dc:	9908      	ldr	r1, [sp, #32]
 800a4de:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a4e2:	428a      	cmp	r2, r1
 800a4e4:	d028      	beq.n	800a538 <_dtoa_r+0xb00>
 800a4e6:	9902      	ldr	r1, [sp, #8]
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	220a      	movs	r2, #10
 800a4ec:	4648      	mov	r0, r9
 800a4ee:	f000 f9d5 	bl	800a89c <__multadd>
 800a4f2:	42af      	cmp	r7, r5
 800a4f4:	9002      	str	r0, [sp, #8]
 800a4f6:	f04f 0300 	mov.w	r3, #0
 800a4fa:	f04f 020a 	mov.w	r2, #10
 800a4fe:	4639      	mov	r1, r7
 800a500:	4648      	mov	r0, r9
 800a502:	d107      	bne.n	800a514 <_dtoa_r+0xadc>
 800a504:	f000 f9ca 	bl	800a89c <__multadd>
 800a508:	4607      	mov	r7, r0
 800a50a:	4605      	mov	r5, r0
 800a50c:	9b00      	ldr	r3, [sp, #0]
 800a50e:	3301      	adds	r3, #1
 800a510:	9300      	str	r3, [sp, #0]
 800a512:	e777      	b.n	800a404 <_dtoa_r+0x9cc>
 800a514:	f000 f9c2 	bl	800a89c <__multadd>
 800a518:	4629      	mov	r1, r5
 800a51a:	4607      	mov	r7, r0
 800a51c:	2300      	movs	r3, #0
 800a51e:	220a      	movs	r2, #10
 800a520:	4648      	mov	r0, r9
 800a522:	f000 f9bb 	bl	800a89c <__multadd>
 800a526:	4605      	mov	r5, r0
 800a528:	e7f0      	b.n	800a50c <_dtoa_r+0xad4>
 800a52a:	f1bb 0f00 	cmp.w	fp, #0
 800a52e:	bfcc      	ite	gt
 800a530:	465e      	movgt	r6, fp
 800a532:	2601      	movle	r6, #1
 800a534:	4456      	add	r6, sl
 800a536:	2700      	movs	r7, #0
 800a538:	9902      	ldr	r1, [sp, #8]
 800a53a:	9300      	str	r3, [sp, #0]
 800a53c:	2201      	movs	r2, #1
 800a53e:	4648      	mov	r0, r9
 800a540:	f000 fb50 	bl	800abe4 <__lshift>
 800a544:	4621      	mov	r1, r4
 800a546:	9002      	str	r0, [sp, #8]
 800a548:	f000 fbb8 	bl	800acbc <__mcmp>
 800a54c:	2800      	cmp	r0, #0
 800a54e:	dcb4      	bgt.n	800a4ba <_dtoa_r+0xa82>
 800a550:	d102      	bne.n	800a558 <_dtoa_r+0xb20>
 800a552:	9b00      	ldr	r3, [sp, #0]
 800a554:	07db      	lsls	r3, r3, #31
 800a556:	d4b0      	bmi.n	800a4ba <_dtoa_r+0xa82>
 800a558:	4633      	mov	r3, r6
 800a55a:	461e      	mov	r6, r3
 800a55c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a560:	2a30      	cmp	r2, #48	@ 0x30
 800a562:	d0fa      	beq.n	800a55a <_dtoa_r+0xb22>
 800a564:	e4b5      	b.n	8009ed2 <_dtoa_r+0x49a>
 800a566:	459a      	cmp	sl, r3
 800a568:	d1a8      	bne.n	800a4bc <_dtoa_r+0xa84>
 800a56a:	2331      	movs	r3, #49	@ 0x31
 800a56c:	f108 0801 	add.w	r8, r8, #1
 800a570:	f88a 3000 	strb.w	r3, [sl]
 800a574:	e4ad      	b.n	8009ed2 <_dtoa_r+0x49a>
 800a576:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a578:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a5d4 <_dtoa_r+0xb9c>
 800a57c:	b11b      	cbz	r3, 800a586 <_dtoa_r+0xb4e>
 800a57e:	f10a 0308 	add.w	r3, sl, #8
 800a582:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a584:	6013      	str	r3, [r2, #0]
 800a586:	4650      	mov	r0, sl
 800a588:	b017      	add	sp, #92	@ 0x5c
 800a58a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a58e:	9b07      	ldr	r3, [sp, #28]
 800a590:	2b01      	cmp	r3, #1
 800a592:	f77f ae2e 	ble.w	800a1f2 <_dtoa_r+0x7ba>
 800a596:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a598:	9308      	str	r3, [sp, #32]
 800a59a:	2001      	movs	r0, #1
 800a59c:	e64d      	b.n	800a23a <_dtoa_r+0x802>
 800a59e:	f1bb 0f00 	cmp.w	fp, #0
 800a5a2:	f77f aed9 	ble.w	800a358 <_dtoa_r+0x920>
 800a5a6:	4656      	mov	r6, sl
 800a5a8:	9802      	ldr	r0, [sp, #8]
 800a5aa:	4621      	mov	r1, r4
 800a5ac:	f7ff f9bb 	bl	8009926 <quorem>
 800a5b0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a5b4:	f806 3b01 	strb.w	r3, [r6], #1
 800a5b8:	eba6 020a 	sub.w	r2, r6, sl
 800a5bc:	4593      	cmp	fp, r2
 800a5be:	ddb4      	ble.n	800a52a <_dtoa_r+0xaf2>
 800a5c0:	9902      	ldr	r1, [sp, #8]
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	220a      	movs	r2, #10
 800a5c6:	4648      	mov	r0, r9
 800a5c8:	f000 f968 	bl	800a89c <__multadd>
 800a5cc:	9002      	str	r0, [sp, #8]
 800a5ce:	e7eb      	b.n	800a5a8 <_dtoa_r+0xb70>
 800a5d0:	0800d840 	.word	0x0800d840
 800a5d4:	0800d7c4 	.word	0x0800d7c4

0800a5d8 <_free_r>:
 800a5d8:	b538      	push	{r3, r4, r5, lr}
 800a5da:	4605      	mov	r5, r0
 800a5dc:	2900      	cmp	r1, #0
 800a5de:	d041      	beq.n	800a664 <_free_r+0x8c>
 800a5e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a5e4:	1f0c      	subs	r4, r1, #4
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	bfb8      	it	lt
 800a5ea:	18e4      	addlt	r4, r4, r3
 800a5ec:	f000 f8e8 	bl	800a7c0 <__malloc_lock>
 800a5f0:	4a1d      	ldr	r2, [pc, #116]	@ (800a668 <_free_r+0x90>)
 800a5f2:	6813      	ldr	r3, [r2, #0]
 800a5f4:	b933      	cbnz	r3, 800a604 <_free_r+0x2c>
 800a5f6:	6063      	str	r3, [r4, #4]
 800a5f8:	6014      	str	r4, [r2, #0]
 800a5fa:	4628      	mov	r0, r5
 800a5fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a600:	f000 b8e4 	b.w	800a7cc <__malloc_unlock>
 800a604:	42a3      	cmp	r3, r4
 800a606:	d908      	bls.n	800a61a <_free_r+0x42>
 800a608:	6820      	ldr	r0, [r4, #0]
 800a60a:	1821      	adds	r1, r4, r0
 800a60c:	428b      	cmp	r3, r1
 800a60e:	bf01      	itttt	eq
 800a610:	6819      	ldreq	r1, [r3, #0]
 800a612:	685b      	ldreq	r3, [r3, #4]
 800a614:	1809      	addeq	r1, r1, r0
 800a616:	6021      	streq	r1, [r4, #0]
 800a618:	e7ed      	b.n	800a5f6 <_free_r+0x1e>
 800a61a:	461a      	mov	r2, r3
 800a61c:	685b      	ldr	r3, [r3, #4]
 800a61e:	b10b      	cbz	r3, 800a624 <_free_r+0x4c>
 800a620:	42a3      	cmp	r3, r4
 800a622:	d9fa      	bls.n	800a61a <_free_r+0x42>
 800a624:	6811      	ldr	r1, [r2, #0]
 800a626:	1850      	adds	r0, r2, r1
 800a628:	42a0      	cmp	r0, r4
 800a62a:	d10b      	bne.n	800a644 <_free_r+0x6c>
 800a62c:	6820      	ldr	r0, [r4, #0]
 800a62e:	4401      	add	r1, r0
 800a630:	1850      	adds	r0, r2, r1
 800a632:	4283      	cmp	r3, r0
 800a634:	6011      	str	r1, [r2, #0]
 800a636:	d1e0      	bne.n	800a5fa <_free_r+0x22>
 800a638:	6818      	ldr	r0, [r3, #0]
 800a63a:	685b      	ldr	r3, [r3, #4]
 800a63c:	6053      	str	r3, [r2, #4]
 800a63e:	4408      	add	r0, r1
 800a640:	6010      	str	r0, [r2, #0]
 800a642:	e7da      	b.n	800a5fa <_free_r+0x22>
 800a644:	d902      	bls.n	800a64c <_free_r+0x74>
 800a646:	230c      	movs	r3, #12
 800a648:	602b      	str	r3, [r5, #0]
 800a64a:	e7d6      	b.n	800a5fa <_free_r+0x22>
 800a64c:	6820      	ldr	r0, [r4, #0]
 800a64e:	1821      	adds	r1, r4, r0
 800a650:	428b      	cmp	r3, r1
 800a652:	bf04      	itt	eq
 800a654:	6819      	ldreq	r1, [r3, #0]
 800a656:	685b      	ldreq	r3, [r3, #4]
 800a658:	6063      	str	r3, [r4, #4]
 800a65a:	bf04      	itt	eq
 800a65c:	1809      	addeq	r1, r1, r0
 800a65e:	6021      	streq	r1, [r4, #0]
 800a660:	6054      	str	r4, [r2, #4]
 800a662:	e7ca      	b.n	800a5fa <_free_r+0x22>
 800a664:	bd38      	pop	{r3, r4, r5, pc}
 800a666:	bf00      	nop
 800a668:	200015c0 	.word	0x200015c0

0800a66c <malloc>:
 800a66c:	4b02      	ldr	r3, [pc, #8]	@ (800a678 <malloc+0xc>)
 800a66e:	4601      	mov	r1, r0
 800a670:	6818      	ldr	r0, [r3, #0]
 800a672:	f000 b825 	b.w	800a6c0 <_malloc_r>
 800a676:	bf00      	nop
 800a678:	20000020 	.word	0x20000020

0800a67c <sbrk_aligned>:
 800a67c:	b570      	push	{r4, r5, r6, lr}
 800a67e:	4e0f      	ldr	r6, [pc, #60]	@ (800a6bc <sbrk_aligned+0x40>)
 800a680:	460c      	mov	r4, r1
 800a682:	6831      	ldr	r1, [r6, #0]
 800a684:	4605      	mov	r5, r0
 800a686:	b911      	cbnz	r1, 800a68e <sbrk_aligned+0x12>
 800a688:	f000 fe3e 	bl	800b308 <_sbrk_r>
 800a68c:	6030      	str	r0, [r6, #0]
 800a68e:	4621      	mov	r1, r4
 800a690:	4628      	mov	r0, r5
 800a692:	f000 fe39 	bl	800b308 <_sbrk_r>
 800a696:	1c43      	adds	r3, r0, #1
 800a698:	d103      	bne.n	800a6a2 <sbrk_aligned+0x26>
 800a69a:	f04f 34ff 	mov.w	r4, #4294967295
 800a69e:	4620      	mov	r0, r4
 800a6a0:	bd70      	pop	{r4, r5, r6, pc}
 800a6a2:	1cc4      	adds	r4, r0, #3
 800a6a4:	f024 0403 	bic.w	r4, r4, #3
 800a6a8:	42a0      	cmp	r0, r4
 800a6aa:	d0f8      	beq.n	800a69e <sbrk_aligned+0x22>
 800a6ac:	1a21      	subs	r1, r4, r0
 800a6ae:	4628      	mov	r0, r5
 800a6b0:	f000 fe2a 	bl	800b308 <_sbrk_r>
 800a6b4:	3001      	adds	r0, #1
 800a6b6:	d1f2      	bne.n	800a69e <sbrk_aligned+0x22>
 800a6b8:	e7ef      	b.n	800a69a <sbrk_aligned+0x1e>
 800a6ba:	bf00      	nop
 800a6bc:	200015bc 	.word	0x200015bc

0800a6c0 <_malloc_r>:
 800a6c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a6c4:	1ccd      	adds	r5, r1, #3
 800a6c6:	f025 0503 	bic.w	r5, r5, #3
 800a6ca:	3508      	adds	r5, #8
 800a6cc:	2d0c      	cmp	r5, #12
 800a6ce:	bf38      	it	cc
 800a6d0:	250c      	movcc	r5, #12
 800a6d2:	2d00      	cmp	r5, #0
 800a6d4:	4606      	mov	r6, r0
 800a6d6:	db01      	blt.n	800a6dc <_malloc_r+0x1c>
 800a6d8:	42a9      	cmp	r1, r5
 800a6da:	d904      	bls.n	800a6e6 <_malloc_r+0x26>
 800a6dc:	230c      	movs	r3, #12
 800a6de:	6033      	str	r3, [r6, #0]
 800a6e0:	2000      	movs	r0, #0
 800a6e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a6e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a7bc <_malloc_r+0xfc>
 800a6ea:	f000 f869 	bl	800a7c0 <__malloc_lock>
 800a6ee:	f8d8 3000 	ldr.w	r3, [r8]
 800a6f2:	461c      	mov	r4, r3
 800a6f4:	bb44      	cbnz	r4, 800a748 <_malloc_r+0x88>
 800a6f6:	4629      	mov	r1, r5
 800a6f8:	4630      	mov	r0, r6
 800a6fa:	f7ff ffbf 	bl	800a67c <sbrk_aligned>
 800a6fe:	1c43      	adds	r3, r0, #1
 800a700:	4604      	mov	r4, r0
 800a702:	d158      	bne.n	800a7b6 <_malloc_r+0xf6>
 800a704:	f8d8 4000 	ldr.w	r4, [r8]
 800a708:	4627      	mov	r7, r4
 800a70a:	2f00      	cmp	r7, #0
 800a70c:	d143      	bne.n	800a796 <_malloc_r+0xd6>
 800a70e:	2c00      	cmp	r4, #0
 800a710:	d04b      	beq.n	800a7aa <_malloc_r+0xea>
 800a712:	6823      	ldr	r3, [r4, #0]
 800a714:	4639      	mov	r1, r7
 800a716:	4630      	mov	r0, r6
 800a718:	eb04 0903 	add.w	r9, r4, r3
 800a71c:	f000 fdf4 	bl	800b308 <_sbrk_r>
 800a720:	4581      	cmp	r9, r0
 800a722:	d142      	bne.n	800a7aa <_malloc_r+0xea>
 800a724:	6821      	ldr	r1, [r4, #0]
 800a726:	1a6d      	subs	r5, r5, r1
 800a728:	4629      	mov	r1, r5
 800a72a:	4630      	mov	r0, r6
 800a72c:	f7ff ffa6 	bl	800a67c <sbrk_aligned>
 800a730:	3001      	adds	r0, #1
 800a732:	d03a      	beq.n	800a7aa <_malloc_r+0xea>
 800a734:	6823      	ldr	r3, [r4, #0]
 800a736:	442b      	add	r3, r5
 800a738:	6023      	str	r3, [r4, #0]
 800a73a:	f8d8 3000 	ldr.w	r3, [r8]
 800a73e:	685a      	ldr	r2, [r3, #4]
 800a740:	bb62      	cbnz	r2, 800a79c <_malloc_r+0xdc>
 800a742:	f8c8 7000 	str.w	r7, [r8]
 800a746:	e00f      	b.n	800a768 <_malloc_r+0xa8>
 800a748:	6822      	ldr	r2, [r4, #0]
 800a74a:	1b52      	subs	r2, r2, r5
 800a74c:	d420      	bmi.n	800a790 <_malloc_r+0xd0>
 800a74e:	2a0b      	cmp	r2, #11
 800a750:	d917      	bls.n	800a782 <_malloc_r+0xc2>
 800a752:	1961      	adds	r1, r4, r5
 800a754:	42a3      	cmp	r3, r4
 800a756:	6025      	str	r5, [r4, #0]
 800a758:	bf18      	it	ne
 800a75a:	6059      	strne	r1, [r3, #4]
 800a75c:	6863      	ldr	r3, [r4, #4]
 800a75e:	bf08      	it	eq
 800a760:	f8c8 1000 	streq.w	r1, [r8]
 800a764:	5162      	str	r2, [r4, r5]
 800a766:	604b      	str	r3, [r1, #4]
 800a768:	4630      	mov	r0, r6
 800a76a:	f000 f82f 	bl	800a7cc <__malloc_unlock>
 800a76e:	f104 000b 	add.w	r0, r4, #11
 800a772:	1d23      	adds	r3, r4, #4
 800a774:	f020 0007 	bic.w	r0, r0, #7
 800a778:	1ac2      	subs	r2, r0, r3
 800a77a:	bf1c      	itt	ne
 800a77c:	1a1b      	subne	r3, r3, r0
 800a77e:	50a3      	strne	r3, [r4, r2]
 800a780:	e7af      	b.n	800a6e2 <_malloc_r+0x22>
 800a782:	6862      	ldr	r2, [r4, #4]
 800a784:	42a3      	cmp	r3, r4
 800a786:	bf0c      	ite	eq
 800a788:	f8c8 2000 	streq.w	r2, [r8]
 800a78c:	605a      	strne	r2, [r3, #4]
 800a78e:	e7eb      	b.n	800a768 <_malloc_r+0xa8>
 800a790:	4623      	mov	r3, r4
 800a792:	6864      	ldr	r4, [r4, #4]
 800a794:	e7ae      	b.n	800a6f4 <_malloc_r+0x34>
 800a796:	463c      	mov	r4, r7
 800a798:	687f      	ldr	r7, [r7, #4]
 800a79a:	e7b6      	b.n	800a70a <_malloc_r+0x4a>
 800a79c:	461a      	mov	r2, r3
 800a79e:	685b      	ldr	r3, [r3, #4]
 800a7a0:	42a3      	cmp	r3, r4
 800a7a2:	d1fb      	bne.n	800a79c <_malloc_r+0xdc>
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	6053      	str	r3, [r2, #4]
 800a7a8:	e7de      	b.n	800a768 <_malloc_r+0xa8>
 800a7aa:	230c      	movs	r3, #12
 800a7ac:	6033      	str	r3, [r6, #0]
 800a7ae:	4630      	mov	r0, r6
 800a7b0:	f000 f80c 	bl	800a7cc <__malloc_unlock>
 800a7b4:	e794      	b.n	800a6e0 <_malloc_r+0x20>
 800a7b6:	6005      	str	r5, [r0, #0]
 800a7b8:	e7d6      	b.n	800a768 <_malloc_r+0xa8>
 800a7ba:	bf00      	nop
 800a7bc:	200015c0 	.word	0x200015c0

0800a7c0 <__malloc_lock>:
 800a7c0:	4801      	ldr	r0, [pc, #4]	@ (800a7c8 <__malloc_lock+0x8>)
 800a7c2:	f7ff b8ae 	b.w	8009922 <__retarget_lock_acquire_recursive>
 800a7c6:	bf00      	nop
 800a7c8:	200015b8 	.word	0x200015b8

0800a7cc <__malloc_unlock>:
 800a7cc:	4801      	ldr	r0, [pc, #4]	@ (800a7d4 <__malloc_unlock+0x8>)
 800a7ce:	f7ff b8a9 	b.w	8009924 <__retarget_lock_release_recursive>
 800a7d2:	bf00      	nop
 800a7d4:	200015b8 	.word	0x200015b8

0800a7d8 <_Balloc>:
 800a7d8:	b570      	push	{r4, r5, r6, lr}
 800a7da:	69c6      	ldr	r6, [r0, #28]
 800a7dc:	4604      	mov	r4, r0
 800a7de:	460d      	mov	r5, r1
 800a7e0:	b976      	cbnz	r6, 800a800 <_Balloc+0x28>
 800a7e2:	2010      	movs	r0, #16
 800a7e4:	f7ff ff42 	bl	800a66c <malloc>
 800a7e8:	4602      	mov	r2, r0
 800a7ea:	61e0      	str	r0, [r4, #28]
 800a7ec:	b920      	cbnz	r0, 800a7f8 <_Balloc+0x20>
 800a7ee:	4b18      	ldr	r3, [pc, #96]	@ (800a850 <_Balloc+0x78>)
 800a7f0:	4818      	ldr	r0, [pc, #96]	@ (800a854 <_Balloc+0x7c>)
 800a7f2:	216b      	movs	r1, #107	@ 0x6b
 800a7f4:	f000 fda6 	bl	800b344 <__assert_func>
 800a7f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a7fc:	6006      	str	r6, [r0, #0]
 800a7fe:	60c6      	str	r6, [r0, #12]
 800a800:	69e6      	ldr	r6, [r4, #28]
 800a802:	68f3      	ldr	r3, [r6, #12]
 800a804:	b183      	cbz	r3, 800a828 <_Balloc+0x50>
 800a806:	69e3      	ldr	r3, [r4, #28]
 800a808:	68db      	ldr	r3, [r3, #12]
 800a80a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a80e:	b9b8      	cbnz	r0, 800a840 <_Balloc+0x68>
 800a810:	2101      	movs	r1, #1
 800a812:	fa01 f605 	lsl.w	r6, r1, r5
 800a816:	1d72      	adds	r2, r6, #5
 800a818:	0092      	lsls	r2, r2, #2
 800a81a:	4620      	mov	r0, r4
 800a81c:	f000 fdb0 	bl	800b380 <_calloc_r>
 800a820:	b160      	cbz	r0, 800a83c <_Balloc+0x64>
 800a822:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a826:	e00e      	b.n	800a846 <_Balloc+0x6e>
 800a828:	2221      	movs	r2, #33	@ 0x21
 800a82a:	2104      	movs	r1, #4
 800a82c:	4620      	mov	r0, r4
 800a82e:	f000 fda7 	bl	800b380 <_calloc_r>
 800a832:	69e3      	ldr	r3, [r4, #28]
 800a834:	60f0      	str	r0, [r6, #12]
 800a836:	68db      	ldr	r3, [r3, #12]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d1e4      	bne.n	800a806 <_Balloc+0x2e>
 800a83c:	2000      	movs	r0, #0
 800a83e:	bd70      	pop	{r4, r5, r6, pc}
 800a840:	6802      	ldr	r2, [r0, #0]
 800a842:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a846:	2300      	movs	r3, #0
 800a848:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a84c:	e7f7      	b.n	800a83e <_Balloc+0x66>
 800a84e:	bf00      	nop
 800a850:	0800d7d1 	.word	0x0800d7d1
 800a854:	0800d851 	.word	0x0800d851

0800a858 <_Bfree>:
 800a858:	b570      	push	{r4, r5, r6, lr}
 800a85a:	69c6      	ldr	r6, [r0, #28]
 800a85c:	4605      	mov	r5, r0
 800a85e:	460c      	mov	r4, r1
 800a860:	b976      	cbnz	r6, 800a880 <_Bfree+0x28>
 800a862:	2010      	movs	r0, #16
 800a864:	f7ff ff02 	bl	800a66c <malloc>
 800a868:	4602      	mov	r2, r0
 800a86a:	61e8      	str	r0, [r5, #28]
 800a86c:	b920      	cbnz	r0, 800a878 <_Bfree+0x20>
 800a86e:	4b09      	ldr	r3, [pc, #36]	@ (800a894 <_Bfree+0x3c>)
 800a870:	4809      	ldr	r0, [pc, #36]	@ (800a898 <_Bfree+0x40>)
 800a872:	218f      	movs	r1, #143	@ 0x8f
 800a874:	f000 fd66 	bl	800b344 <__assert_func>
 800a878:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a87c:	6006      	str	r6, [r0, #0]
 800a87e:	60c6      	str	r6, [r0, #12]
 800a880:	b13c      	cbz	r4, 800a892 <_Bfree+0x3a>
 800a882:	69eb      	ldr	r3, [r5, #28]
 800a884:	6862      	ldr	r2, [r4, #4]
 800a886:	68db      	ldr	r3, [r3, #12]
 800a888:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a88c:	6021      	str	r1, [r4, #0]
 800a88e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a892:	bd70      	pop	{r4, r5, r6, pc}
 800a894:	0800d7d1 	.word	0x0800d7d1
 800a898:	0800d851 	.word	0x0800d851

0800a89c <__multadd>:
 800a89c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8a0:	690d      	ldr	r5, [r1, #16]
 800a8a2:	4607      	mov	r7, r0
 800a8a4:	460c      	mov	r4, r1
 800a8a6:	461e      	mov	r6, r3
 800a8a8:	f101 0c14 	add.w	ip, r1, #20
 800a8ac:	2000      	movs	r0, #0
 800a8ae:	f8dc 3000 	ldr.w	r3, [ip]
 800a8b2:	b299      	uxth	r1, r3
 800a8b4:	fb02 6101 	mla	r1, r2, r1, r6
 800a8b8:	0c1e      	lsrs	r6, r3, #16
 800a8ba:	0c0b      	lsrs	r3, r1, #16
 800a8bc:	fb02 3306 	mla	r3, r2, r6, r3
 800a8c0:	b289      	uxth	r1, r1
 800a8c2:	3001      	adds	r0, #1
 800a8c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a8c8:	4285      	cmp	r5, r0
 800a8ca:	f84c 1b04 	str.w	r1, [ip], #4
 800a8ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a8d2:	dcec      	bgt.n	800a8ae <__multadd+0x12>
 800a8d4:	b30e      	cbz	r6, 800a91a <__multadd+0x7e>
 800a8d6:	68a3      	ldr	r3, [r4, #8]
 800a8d8:	42ab      	cmp	r3, r5
 800a8da:	dc19      	bgt.n	800a910 <__multadd+0x74>
 800a8dc:	6861      	ldr	r1, [r4, #4]
 800a8de:	4638      	mov	r0, r7
 800a8e0:	3101      	adds	r1, #1
 800a8e2:	f7ff ff79 	bl	800a7d8 <_Balloc>
 800a8e6:	4680      	mov	r8, r0
 800a8e8:	b928      	cbnz	r0, 800a8f6 <__multadd+0x5a>
 800a8ea:	4602      	mov	r2, r0
 800a8ec:	4b0c      	ldr	r3, [pc, #48]	@ (800a920 <__multadd+0x84>)
 800a8ee:	480d      	ldr	r0, [pc, #52]	@ (800a924 <__multadd+0x88>)
 800a8f0:	21ba      	movs	r1, #186	@ 0xba
 800a8f2:	f000 fd27 	bl	800b344 <__assert_func>
 800a8f6:	6922      	ldr	r2, [r4, #16]
 800a8f8:	3202      	adds	r2, #2
 800a8fa:	f104 010c 	add.w	r1, r4, #12
 800a8fe:	0092      	lsls	r2, r2, #2
 800a900:	300c      	adds	r0, #12
 800a902:	f000 fd11 	bl	800b328 <memcpy>
 800a906:	4621      	mov	r1, r4
 800a908:	4638      	mov	r0, r7
 800a90a:	f7ff ffa5 	bl	800a858 <_Bfree>
 800a90e:	4644      	mov	r4, r8
 800a910:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a914:	3501      	adds	r5, #1
 800a916:	615e      	str	r6, [r3, #20]
 800a918:	6125      	str	r5, [r4, #16]
 800a91a:	4620      	mov	r0, r4
 800a91c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a920:	0800d840 	.word	0x0800d840
 800a924:	0800d851 	.word	0x0800d851

0800a928 <__hi0bits>:
 800a928:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a92c:	4603      	mov	r3, r0
 800a92e:	bf36      	itet	cc
 800a930:	0403      	lslcc	r3, r0, #16
 800a932:	2000      	movcs	r0, #0
 800a934:	2010      	movcc	r0, #16
 800a936:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a93a:	bf3c      	itt	cc
 800a93c:	021b      	lslcc	r3, r3, #8
 800a93e:	3008      	addcc	r0, #8
 800a940:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a944:	bf3c      	itt	cc
 800a946:	011b      	lslcc	r3, r3, #4
 800a948:	3004      	addcc	r0, #4
 800a94a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a94e:	bf3c      	itt	cc
 800a950:	009b      	lslcc	r3, r3, #2
 800a952:	3002      	addcc	r0, #2
 800a954:	2b00      	cmp	r3, #0
 800a956:	db05      	blt.n	800a964 <__hi0bits+0x3c>
 800a958:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a95c:	f100 0001 	add.w	r0, r0, #1
 800a960:	bf08      	it	eq
 800a962:	2020      	moveq	r0, #32
 800a964:	4770      	bx	lr

0800a966 <__lo0bits>:
 800a966:	6803      	ldr	r3, [r0, #0]
 800a968:	4602      	mov	r2, r0
 800a96a:	f013 0007 	ands.w	r0, r3, #7
 800a96e:	d00b      	beq.n	800a988 <__lo0bits+0x22>
 800a970:	07d9      	lsls	r1, r3, #31
 800a972:	d421      	bmi.n	800a9b8 <__lo0bits+0x52>
 800a974:	0798      	lsls	r0, r3, #30
 800a976:	bf49      	itett	mi
 800a978:	085b      	lsrmi	r3, r3, #1
 800a97a:	089b      	lsrpl	r3, r3, #2
 800a97c:	2001      	movmi	r0, #1
 800a97e:	6013      	strmi	r3, [r2, #0]
 800a980:	bf5c      	itt	pl
 800a982:	6013      	strpl	r3, [r2, #0]
 800a984:	2002      	movpl	r0, #2
 800a986:	4770      	bx	lr
 800a988:	b299      	uxth	r1, r3
 800a98a:	b909      	cbnz	r1, 800a990 <__lo0bits+0x2a>
 800a98c:	0c1b      	lsrs	r3, r3, #16
 800a98e:	2010      	movs	r0, #16
 800a990:	b2d9      	uxtb	r1, r3
 800a992:	b909      	cbnz	r1, 800a998 <__lo0bits+0x32>
 800a994:	3008      	adds	r0, #8
 800a996:	0a1b      	lsrs	r3, r3, #8
 800a998:	0719      	lsls	r1, r3, #28
 800a99a:	bf04      	itt	eq
 800a99c:	091b      	lsreq	r3, r3, #4
 800a99e:	3004      	addeq	r0, #4
 800a9a0:	0799      	lsls	r1, r3, #30
 800a9a2:	bf04      	itt	eq
 800a9a4:	089b      	lsreq	r3, r3, #2
 800a9a6:	3002      	addeq	r0, #2
 800a9a8:	07d9      	lsls	r1, r3, #31
 800a9aa:	d403      	bmi.n	800a9b4 <__lo0bits+0x4e>
 800a9ac:	085b      	lsrs	r3, r3, #1
 800a9ae:	f100 0001 	add.w	r0, r0, #1
 800a9b2:	d003      	beq.n	800a9bc <__lo0bits+0x56>
 800a9b4:	6013      	str	r3, [r2, #0]
 800a9b6:	4770      	bx	lr
 800a9b8:	2000      	movs	r0, #0
 800a9ba:	4770      	bx	lr
 800a9bc:	2020      	movs	r0, #32
 800a9be:	4770      	bx	lr

0800a9c0 <__i2b>:
 800a9c0:	b510      	push	{r4, lr}
 800a9c2:	460c      	mov	r4, r1
 800a9c4:	2101      	movs	r1, #1
 800a9c6:	f7ff ff07 	bl	800a7d8 <_Balloc>
 800a9ca:	4602      	mov	r2, r0
 800a9cc:	b928      	cbnz	r0, 800a9da <__i2b+0x1a>
 800a9ce:	4b05      	ldr	r3, [pc, #20]	@ (800a9e4 <__i2b+0x24>)
 800a9d0:	4805      	ldr	r0, [pc, #20]	@ (800a9e8 <__i2b+0x28>)
 800a9d2:	f240 1145 	movw	r1, #325	@ 0x145
 800a9d6:	f000 fcb5 	bl	800b344 <__assert_func>
 800a9da:	2301      	movs	r3, #1
 800a9dc:	6144      	str	r4, [r0, #20]
 800a9de:	6103      	str	r3, [r0, #16]
 800a9e0:	bd10      	pop	{r4, pc}
 800a9e2:	bf00      	nop
 800a9e4:	0800d840 	.word	0x0800d840
 800a9e8:	0800d851 	.word	0x0800d851

0800a9ec <__multiply>:
 800a9ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9f0:	4617      	mov	r7, r2
 800a9f2:	690a      	ldr	r2, [r1, #16]
 800a9f4:	693b      	ldr	r3, [r7, #16]
 800a9f6:	429a      	cmp	r2, r3
 800a9f8:	bfa8      	it	ge
 800a9fa:	463b      	movge	r3, r7
 800a9fc:	4689      	mov	r9, r1
 800a9fe:	bfa4      	itt	ge
 800aa00:	460f      	movge	r7, r1
 800aa02:	4699      	movge	r9, r3
 800aa04:	693d      	ldr	r5, [r7, #16]
 800aa06:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800aa0a:	68bb      	ldr	r3, [r7, #8]
 800aa0c:	6879      	ldr	r1, [r7, #4]
 800aa0e:	eb05 060a 	add.w	r6, r5, sl
 800aa12:	42b3      	cmp	r3, r6
 800aa14:	b085      	sub	sp, #20
 800aa16:	bfb8      	it	lt
 800aa18:	3101      	addlt	r1, #1
 800aa1a:	f7ff fedd 	bl	800a7d8 <_Balloc>
 800aa1e:	b930      	cbnz	r0, 800aa2e <__multiply+0x42>
 800aa20:	4602      	mov	r2, r0
 800aa22:	4b41      	ldr	r3, [pc, #260]	@ (800ab28 <__multiply+0x13c>)
 800aa24:	4841      	ldr	r0, [pc, #260]	@ (800ab2c <__multiply+0x140>)
 800aa26:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800aa2a:	f000 fc8b 	bl	800b344 <__assert_func>
 800aa2e:	f100 0414 	add.w	r4, r0, #20
 800aa32:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800aa36:	4623      	mov	r3, r4
 800aa38:	2200      	movs	r2, #0
 800aa3a:	4573      	cmp	r3, lr
 800aa3c:	d320      	bcc.n	800aa80 <__multiply+0x94>
 800aa3e:	f107 0814 	add.w	r8, r7, #20
 800aa42:	f109 0114 	add.w	r1, r9, #20
 800aa46:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800aa4a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800aa4e:	9302      	str	r3, [sp, #8]
 800aa50:	1beb      	subs	r3, r5, r7
 800aa52:	3b15      	subs	r3, #21
 800aa54:	f023 0303 	bic.w	r3, r3, #3
 800aa58:	3304      	adds	r3, #4
 800aa5a:	3715      	adds	r7, #21
 800aa5c:	42bd      	cmp	r5, r7
 800aa5e:	bf38      	it	cc
 800aa60:	2304      	movcc	r3, #4
 800aa62:	9301      	str	r3, [sp, #4]
 800aa64:	9b02      	ldr	r3, [sp, #8]
 800aa66:	9103      	str	r1, [sp, #12]
 800aa68:	428b      	cmp	r3, r1
 800aa6a:	d80c      	bhi.n	800aa86 <__multiply+0x9a>
 800aa6c:	2e00      	cmp	r6, #0
 800aa6e:	dd03      	ble.n	800aa78 <__multiply+0x8c>
 800aa70:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d055      	beq.n	800ab24 <__multiply+0x138>
 800aa78:	6106      	str	r6, [r0, #16]
 800aa7a:	b005      	add	sp, #20
 800aa7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa80:	f843 2b04 	str.w	r2, [r3], #4
 800aa84:	e7d9      	b.n	800aa3a <__multiply+0x4e>
 800aa86:	f8b1 a000 	ldrh.w	sl, [r1]
 800aa8a:	f1ba 0f00 	cmp.w	sl, #0
 800aa8e:	d01f      	beq.n	800aad0 <__multiply+0xe4>
 800aa90:	46c4      	mov	ip, r8
 800aa92:	46a1      	mov	r9, r4
 800aa94:	2700      	movs	r7, #0
 800aa96:	f85c 2b04 	ldr.w	r2, [ip], #4
 800aa9a:	f8d9 3000 	ldr.w	r3, [r9]
 800aa9e:	fa1f fb82 	uxth.w	fp, r2
 800aaa2:	b29b      	uxth	r3, r3
 800aaa4:	fb0a 330b 	mla	r3, sl, fp, r3
 800aaa8:	443b      	add	r3, r7
 800aaaa:	f8d9 7000 	ldr.w	r7, [r9]
 800aaae:	0c12      	lsrs	r2, r2, #16
 800aab0:	0c3f      	lsrs	r7, r7, #16
 800aab2:	fb0a 7202 	mla	r2, sl, r2, r7
 800aab6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800aaba:	b29b      	uxth	r3, r3
 800aabc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aac0:	4565      	cmp	r5, ip
 800aac2:	f849 3b04 	str.w	r3, [r9], #4
 800aac6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800aaca:	d8e4      	bhi.n	800aa96 <__multiply+0xaa>
 800aacc:	9b01      	ldr	r3, [sp, #4]
 800aace:	50e7      	str	r7, [r4, r3]
 800aad0:	9b03      	ldr	r3, [sp, #12]
 800aad2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800aad6:	3104      	adds	r1, #4
 800aad8:	f1b9 0f00 	cmp.w	r9, #0
 800aadc:	d020      	beq.n	800ab20 <__multiply+0x134>
 800aade:	6823      	ldr	r3, [r4, #0]
 800aae0:	4647      	mov	r7, r8
 800aae2:	46a4      	mov	ip, r4
 800aae4:	f04f 0a00 	mov.w	sl, #0
 800aae8:	f8b7 b000 	ldrh.w	fp, [r7]
 800aaec:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800aaf0:	fb09 220b 	mla	r2, r9, fp, r2
 800aaf4:	4452      	add	r2, sl
 800aaf6:	b29b      	uxth	r3, r3
 800aaf8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aafc:	f84c 3b04 	str.w	r3, [ip], #4
 800ab00:	f857 3b04 	ldr.w	r3, [r7], #4
 800ab04:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ab08:	f8bc 3000 	ldrh.w	r3, [ip]
 800ab0c:	fb09 330a 	mla	r3, r9, sl, r3
 800ab10:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ab14:	42bd      	cmp	r5, r7
 800ab16:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ab1a:	d8e5      	bhi.n	800aae8 <__multiply+0xfc>
 800ab1c:	9a01      	ldr	r2, [sp, #4]
 800ab1e:	50a3      	str	r3, [r4, r2]
 800ab20:	3404      	adds	r4, #4
 800ab22:	e79f      	b.n	800aa64 <__multiply+0x78>
 800ab24:	3e01      	subs	r6, #1
 800ab26:	e7a1      	b.n	800aa6c <__multiply+0x80>
 800ab28:	0800d840 	.word	0x0800d840
 800ab2c:	0800d851 	.word	0x0800d851

0800ab30 <__pow5mult>:
 800ab30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab34:	4615      	mov	r5, r2
 800ab36:	f012 0203 	ands.w	r2, r2, #3
 800ab3a:	4607      	mov	r7, r0
 800ab3c:	460e      	mov	r6, r1
 800ab3e:	d007      	beq.n	800ab50 <__pow5mult+0x20>
 800ab40:	4c25      	ldr	r4, [pc, #148]	@ (800abd8 <__pow5mult+0xa8>)
 800ab42:	3a01      	subs	r2, #1
 800ab44:	2300      	movs	r3, #0
 800ab46:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ab4a:	f7ff fea7 	bl	800a89c <__multadd>
 800ab4e:	4606      	mov	r6, r0
 800ab50:	10ad      	asrs	r5, r5, #2
 800ab52:	d03d      	beq.n	800abd0 <__pow5mult+0xa0>
 800ab54:	69fc      	ldr	r4, [r7, #28]
 800ab56:	b97c      	cbnz	r4, 800ab78 <__pow5mult+0x48>
 800ab58:	2010      	movs	r0, #16
 800ab5a:	f7ff fd87 	bl	800a66c <malloc>
 800ab5e:	4602      	mov	r2, r0
 800ab60:	61f8      	str	r0, [r7, #28]
 800ab62:	b928      	cbnz	r0, 800ab70 <__pow5mult+0x40>
 800ab64:	4b1d      	ldr	r3, [pc, #116]	@ (800abdc <__pow5mult+0xac>)
 800ab66:	481e      	ldr	r0, [pc, #120]	@ (800abe0 <__pow5mult+0xb0>)
 800ab68:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ab6c:	f000 fbea 	bl	800b344 <__assert_func>
 800ab70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ab74:	6004      	str	r4, [r0, #0]
 800ab76:	60c4      	str	r4, [r0, #12]
 800ab78:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ab7c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ab80:	b94c      	cbnz	r4, 800ab96 <__pow5mult+0x66>
 800ab82:	f240 2171 	movw	r1, #625	@ 0x271
 800ab86:	4638      	mov	r0, r7
 800ab88:	f7ff ff1a 	bl	800a9c0 <__i2b>
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	f8c8 0008 	str.w	r0, [r8, #8]
 800ab92:	4604      	mov	r4, r0
 800ab94:	6003      	str	r3, [r0, #0]
 800ab96:	f04f 0900 	mov.w	r9, #0
 800ab9a:	07eb      	lsls	r3, r5, #31
 800ab9c:	d50a      	bpl.n	800abb4 <__pow5mult+0x84>
 800ab9e:	4631      	mov	r1, r6
 800aba0:	4622      	mov	r2, r4
 800aba2:	4638      	mov	r0, r7
 800aba4:	f7ff ff22 	bl	800a9ec <__multiply>
 800aba8:	4631      	mov	r1, r6
 800abaa:	4680      	mov	r8, r0
 800abac:	4638      	mov	r0, r7
 800abae:	f7ff fe53 	bl	800a858 <_Bfree>
 800abb2:	4646      	mov	r6, r8
 800abb4:	106d      	asrs	r5, r5, #1
 800abb6:	d00b      	beq.n	800abd0 <__pow5mult+0xa0>
 800abb8:	6820      	ldr	r0, [r4, #0]
 800abba:	b938      	cbnz	r0, 800abcc <__pow5mult+0x9c>
 800abbc:	4622      	mov	r2, r4
 800abbe:	4621      	mov	r1, r4
 800abc0:	4638      	mov	r0, r7
 800abc2:	f7ff ff13 	bl	800a9ec <__multiply>
 800abc6:	6020      	str	r0, [r4, #0]
 800abc8:	f8c0 9000 	str.w	r9, [r0]
 800abcc:	4604      	mov	r4, r0
 800abce:	e7e4      	b.n	800ab9a <__pow5mult+0x6a>
 800abd0:	4630      	mov	r0, r6
 800abd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800abd6:	bf00      	nop
 800abd8:	0800d904 	.word	0x0800d904
 800abdc:	0800d7d1 	.word	0x0800d7d1
 800abe0:	0800d851 	.word	0x0800d851

0800abe4 <__lshift>:
 800abe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abe8:	460c      	mov	r4, r1
 800abea:	6849      	ldr	r1, [r1, #4]
 800abec:	6923      	ldr	r3, [r4, #16]
 800abee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800abf2:	68a3      	ldr	r3, [r4, #8]
 800abf4:	4607      	mov	r7, r0
 800abf6:	4691      	mov	r9, r2
 800abf8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800abfc:	f108 0601 	add.w	r6, r8, #1
 800ac00:	42b3      	cmp	r3, r6
 800ac02:	db0b      	blt.n	800ac1c <__lshift+0x38>
 800ac04:	4638      	mov	r0, r7
 800ac06:	f7ff fde7 	bl	800a7d8 <_Balloc>
 800ac0a:	4605      	mov	r5, r0
 800ac0c:	b948      	cbnz	r0, 800ac22 <__lshift+0x3e>
 800ac0e:	4602      	mov	r2, r0
 800ac10:	4b28      	ldr	r3, [pc, #160]	@ (800acb4 <__lshift+0xd0>)
 800ac12:	4829      	ldr	r0, [pc, #164]	@ (800acb8 <__lshift+0xd4>)
 800ac14:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ac18:	f000 fb94 	bl	800b344 <__assert_func>
 800ac1c:	3101      	adds	r1, #1
 800ac1e:	005b      	lsls	r3, r3, #1
 800ac20:	e7ee      	b.n	800ac00 <__lshift+0x1c>
 800ac22:	2300      	movs	r3, #0
 800ac24:	f100 0114 	add.w	r1, r0, #20
 800ac28:	f100 0210 	add.w	r2, r0, #16
 800ac2c:	4618      	mov	r0, r3
 800ac2e:	4553      	cmp	r3, sl
 800ac30:	db33      	blt.n	800ac9a <__lshift+0xb6>
 800ac32:	6920      	ldr	r0, [r4, #16]
 800ac34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ac38:	f104 0314 	add.w	r3, r4, #20
 800ac3c:	f019 091f 	ands.w	r9, r9, #31
 800ac40:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ac44:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ac48:	d02b      	beq.n	800aca2 <__lshift+0xbe>
 800ac4a:	f1c9 0e20 	rsb	lr, r9, #32
 800ac4e:	468a      	mov	sl, r1
 800ac50:	2200      	movs	r2, #0
 800ac52:	6818      	ldr	r0, [r3, #0]
 800ac54:	fa00 f009 	lsl.w	r0, r0, r9
 800ac58:	4310      	orrs	r0, r2
 800ac5a:	f84a 0b04 	str.w	r0, [sl], #4
 800ac5e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac62:	459c      	cmp	ip, r3
 800ac64:	fa22 f20e 	lsr.w	r2, r2, lr
 800ac68:	d8f3      	bhi.n	800ac52 <__lshift+0x6e>
 800ac6a:	ebac 0304 	sub.w	r3, ip, r4
 800ac6e:	3b15      	subs	r3, #21
 800ac70:	f023 0303 	bic.w	r3, r3, #3
 800ac74:	3304      	adds	r3, #4
 800ac76:	f104 0015 	add.w	r0, r4, #21
 800ac7a:	4560      	cmp	r0, ip
 800ac7c:	bf88      	it	hi
 800ac7e:	2304      	movhi	r3, #4
 800ac80:	50ca      	str	r2, [r1, r3]
 800ac82:	b10a      	cbz	r2, 800ac88 <__lshift+0xa4>
 800ac84:	f108 0602 	add.w	r6, r8, #2
 800ac88:	3e01      	subs	r6, #1
 800ac8a:	4638      	mov	r0, r7
 800ac8c:	612e      	str	r6, [r5, #16]
 800ac8e:	4621      	mov	r1, r4
 800ac90:	f7ff fde2 	bl	800a858 <_Bfree>
 800ac94:	4628      	mov	r0, r5
 800ac96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac9a:	f842 0f04 	str.w	r0, [r2, #4]!
 800ac9e:	3301      	adds	r3, #1
 800aca0:	e7c5      	b.n	800ac2e <__lshift+0x4a>
 800aca2:	3904      	subs	r1, #4
 800aca4:	f853 2b04 	ldr.w	r2, [r3], #4
 800aca8:	f841 2f04 	str.w	r2, [r1, #4]!
 800acac:	459c      	cmp	ip, r3
 800acae:	d8f9      	bhi.n	800aca4 <__lshift+0xc0>
 800acb0:	e7ea      	b.n	800ac88 <__lshift+0xa4>
 800acb2:	bf00      	nop
 800acb4:	0800d840 	.word	0x0800d840
 800acb8:	0800d851 	.word	0x0800d851

0800acbc <__mcmp>:
 800acbc:	690a      	ldr	r2, [r1, #16]
 800acbe:	4603      	mov	r3, r0
 800acc0:	6900      	ldr	r0, [r0, #16]
 800acc2:	1a80      	subs	r0, r0, r2
 800acc4:	b530      	push	{r4, r5, lr}
 800acc6:	d10e      	bne.n	800ace6 <__mcmp+0x2a>
 800acc8:	3314      	adds	r3, #20
 800acca:	3114      	adds	r1, #20
 800accc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800acd0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800acd4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800acd8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800acdc:	4295      	cmp	r5, r2
 800acde:	d003      	beq.n	800ace8 <__mcmp+0x2c>
 800ace0:	d205      	bcs.n	800acee <__mcmp+0x32>
 800ace2:	f04f 30ff 	mov.w	r0, #4294967295
 800ace6:	bd30      	pop	{r4, r5, pc}
 800ace8:	42a3      	cmp	r3, r4
 800acea:	d3f3      	bcc.n	800acd4 <__mcmp+0x18>
 800acec:	e7fb      	b.n	800ace6 <__mcmp+0x2a>
 800acee:	2001      	movs	r0, #1
 800acf0:	e7f9      	b.n	800ace6 <__mcmp+0x2a>
	...

0800acf4 <__mdiff>:
 800acf4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acf8:	4689      	mov	r9, r1
 800acfa:	4606      	mov	r6, r0
 800acfc:	4611      	mov	r1, r2
 800acfe:	4648      	mov	r0, r9
 800ad00:	4614      	mov	r4, r2
 800ad02:	f7ff ffdb 	bl	800acbc <__mcmp>
 800ad06:	1e05      	subs	r5, r0, #0
 800ad08:	d112      	bne.n	800ad30 <__mdiff+0x3c>
 800ad0a:	4629      	mov	r1, r5
 800ad0c:	4630      	mov	r0, r6
 800ad0e:	f7ff fd63 	bl	800a7d8 <_Balloc>
 800ad12:	4602      	mov	r2, r0
 800ad14:	b928      	cbnz	r0, 800ad22 <__mdiff+0x2e>
 800ad16:	4b3f      	ldr	r3, [pc, #252]	@ (800ae14 <__mdiff+0x120>)
 800ad18:	f240 2137 	movw	r1, #567	@ 0x237
 800ad1c:	483e      	ldr	r0, [pc, #248]	@ (800ae18 <__mdiff+0x124>)
 800ad1e:	f000 fb11 	bl	800b344 <__assert_func>
 800ad22:	2301      	movs	r3, #1
 800ad24:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ad28:	4610      	mov	r0, r2
 800ad2a:	b003      	add	sp, #12
 800ad2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad30:	bfbc      	itt	lt
 800ad32:	464b      	movlt	r3, r9
 800ad34:	46a1      	movlt	r9, r4
 800ad36:	4630      	mov	r0, r6
 800ad38:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ad3c:	bfba      	itte	lt
 800ad3e:	461c      	movlt	r4, r3
 800ad40:	2501      	movlt	r5, #1
 800ad42:	2500      	movge	r5, #0
 800ad44:	f7ff fd48 	bl	800a7d8 <_Balloc>
 800ad48:	4602      	mov	r2, r0
 800ad4a:	b918      	cbnz	r0, 800ad54 <__mdiff+0x60>
 800ad4c:	4b31      	ldr	r3, [pc, #196]	@ (800ae14 <__mdiff+0x120>)
 800ad4e:	f240 2145 	movw	r1, #581	@ 0x245
 800ad52:	e7e3      	b.n	800ad1c <__mdiff+0x28>
 800ad54:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ad58:	6926      	ldr	r6, [r4, #16]
 800ad5a:	60c5      	str	r5, [r0, #12]
 800ad5c:	f109 0310 	add.w	r3, r9, #16
 800ad60:	f109 0514 	add.w	r5, r9, #20
 800ad64:	f104 0e14 	add.w	lr, r4, #20
 800ad68:	f100 0b14 	add.w	fp, r0, #20
 800ad6c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ad70:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ad74:	9301      	str	r3, [sp, #4]
 800ad76:	46d9      	mov	r9, fp
 800ad78:	f04f 0c00 	mov.w	ip, #0
 800ad7c:	9b01      	ldr	r3, [sp, #4]
 800ad7e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ad82:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ad86:	9301      	str	r3, [sp, #4]
 800ad88:	fa1f f38a 	uxth.w	r3, sl
 800ad8c:	4619      	mov	r1, r3
 800ad8e:	b283      	uxth	r3, r0
 800ad90:	1acb      	subs	r3, r1, r3
 800ad92:	0c00      	lsrs	r0, r0, #16
 800ad94:	4463      	add	r3, ip
 800ad96:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ad9a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ad9e:	b29b      	uxth	r3, r3
 800ada0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ada4:	4576      	cmp	r6, lr
 800ada6:	f849 3b04 	str.w	r3, [r9], #4
 800adaa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800adae:	d8e5      	bhi.n	800ad7c <__mdiff+0x88>
 800adb0:	1b33      	subs	r3, r6, r4
 800adb2:	3b15      	subs	r3, #21
 800adb4:	f023 0303 	bic.w	r3, r3, #3
 800adb8:	3415      	adds	r4, #21
 800adba:	3304      	adds	r3, #4
 800adbc:	42a6      	cmp	r6, r4
 800adbe:	bf38      	it	cc
 800adc0:	2304      	movcc	r3, #4
 800adc2:	441d      	add	r5, r3
 800adc4:	445b      	add	r3, fp
 800adc6:	461e      	mov	r6, r3
 800adc8:	462c      	mov	r4, r5
 800adca:	4544      	cmp	r4, r8
 800adcc:	d30e      	bcc.n	800adec <__mdiff+0xf8>
 800adce:	f108 0103 	add.w	r1, r8, #3
 800add2:	1b49      	subs	r1, r1, r5
 800add4:	f021 0103 	bic.w	r1, r1, #3
 800add8:	3d03      	subs	r5, #3
 800adda:	45a8      	cmp	r8, r5
 800addc:	bf38      	it	cc
 800adde:	2100      	movcc	r1, #0
 800ade0:	440b      	add	r3, r1
 800ade2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ade6:	b191      	cbz	r1, 800ae0e <__mdiff+0x11a>
 800ade8:	6117      	str	r7, [r2, #16]
 800adea:	e79d      	b.n	800ad28 <__mdiff+0x34>
 800adec:	f854 1b04 	ldr.w	r1, [r4], #4
 800adf0:	46e6      	mov	lr, ip
 800adf2:	0c08      	lsrs	r0, r1, #16
 800adf4:	fa1c fc81 	uxtah	ip, ip, r1
 800adf8:	4471      	add	r1, lr
 800adfa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800adfe:	b289      	uxth	r1, r1
 800ae00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ae04:	f846 1b04 	str.w	r1, [r6], #4
 800ae08:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ae0c:	e7dd      	b.n	800adca <__mdiff+0xd6>
 800ae0e:	3f01      	subs	r7, #1
 800ae10:	e7e7      	b.n	800ade2 <__mdiff+0xee>
 800ae12:	bf00      	nop
 800ae14:	0800d840 	.word	0x0800d840
 800ae18:	0800d851 	.word	0x0800d851

0800ae1c <__d2b>:
 800ae1c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ae20:	460f      	mov	r7, r1
 800ae22:	2101      	movs	r1, #1
 800ae24:	ec59 8b10 	vmov	r8, r9, d0
 800ae28:	4616      	mov	r6, r2
 800ae2a:	f7ff fcd5 	bl	800a7d8 <_Balloc>
 800ae2e:	4604      	mov	r4, r0
 800ae30:	b930      	cbnz	r0, 800ae40 <__d2b+0x24>
 800ae32:	4602      	mov	r2, r0
 800ae34:	4b23      	ldr	r3, [pc, #140]	@ (800aec4 <__d2b+0xa8>)
 800ae36:	4824      	ldr	r0, [pc, #144]	@ (800aec8 <__d2b+0xac>)
 800ae38:	f240 310f 	movw	r1, #783	@ 0x30f
 800ae3c:	f000 fa82 	bl	800b344 <__assert_func>
 800ae40:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ae44:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ae48:	b10d      	cbz	r5, 800ae4e <__d2b+0x32>
 800ae4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ae4e:	9301      	str	r3, [sp, #4]
 800ae50:	f1b8 0300 	subs.w	r3, r8, #0
 800ae54:	d023      	beq.n	800ae9e <__d2b+0x82>
 800ae56:	4668      	mov	r0, sp
 800ae58:	9300      	str	r3, [sp, #0]
 800ae5a:	f7ff fd84 	bl	800a966 <__lo0bits>
 800ae5e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ae62:	b1d0      	cbz	r0, 800ae9a <__d2b+0x7e>
 800ae64:	f1c0 0320 	rsb	r3, r0, #32
 800ae68:	fa02 f303 	lsl.w	r3, r2, r3
 800ae6c:	430b      	orrs	r3, r1
 800ae6e:	40c2      	lsrs	r2, r0
 800ae70:	6163      	str	r3, [r4, #20]
 800ae72:	9201      	str	r2, [sp, #4]
 800ae74:	9b01      	ldr	r3, [sp, #4]
 800ae76:	61a3      	str	r3, [r4, #24]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	bf0c      	ite	eq
 800ae7c:	2201      	moveq	r2, #1
 800ae7e:	2202      	movne	r2, #2
 800ae80:	6122      	str	r2, [r4, #16]
 800ae82:	b1a5      	cbz	r5, 800aeae <__d2b+0x92>
 800ae84:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ae88:	4405      	add	r5, r0
 800ae8a:	603d      	str	r5, [r7, #0]
 800ae8c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ae90:	6030      	str	r0, [r6, #0]
 800ae92:	4620      	mov	r0, r4
 800ae94:	b003      	add	sp, #12
 800ae96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ae9a:	6161      	str	r1, [r4, #20]
 800ae9c:	e7ea      	b.n	800ae74 <__d2b+0x58>
 800ae9e:	a801      	add	r0, sp, #4
 800aea0:	f7ff fd61 	bl	800a966 <__lo0bits>
 800aea4:	9b01      	ldr	r3, [sp, #4]
 800aea6:	6163      	str	r3, [r4, #20]
 800aea8:	3020      	adds	r0, #32
 800aeaa:	2201      	movs	r2, #1
 800aeac:	e7e8      	b.n	800ae80 <__d2b+0x64>
 800aeae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aeb2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800aeb6:	6038      	str	r0, [r7, #0]
 800aeb8:	6918      	ldr	r0, [r3, #16]
 800aeba:	f7ff fd35 	bl	800a928 <__hi0bits>
 800aebe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800aec2:	e7e5      	b.n	800ae90 <__d2b+0x74>
 800aec4:	0800d840 	.word	0x0800d840
 800aec8:	0800d851 	.word	0x0800d851

0800aecc <__ssputs_r>:
 800aecc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aed0:	688e      	ldr	r6, [r1, #8]
 800aed2:	461f      	mov	r7, r3
 800aed4:	42be      	cmp	r6, r7
 800aed6:	680b      	ldr	r3, [r1, #0]
 800aed8:	4682      	mov	sl, r0
 800aeda:	460c      	mov	r4, r1
 800aedc:	4690      	mov	r8, r2
 800aede:	d82d      	bhi.n	800af3c <__ssputs_r+0x70>
 800aee0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aee4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aee8:	d026      	beq.n	800af38 <__ssputs_r+0x6c>
 800aeea:	6965      	ldr	r5, [r4, #20]
 800aeec:	6909      	ldr	r1, [r1, #16]
 800aeee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aef2:	eba3 0901 	sub.w	r9, r3, r1
 800aef6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aefa:	1c7b      	adds	r3, r7, #1
 800aefc:	444b      	add	r3, r9
 800aefe:	106d      	asrs	r5, r5, #1
 800af00:	429d      	cmp	r5, r3
 800af02:	bf38      	it	cc
 800af04:	461d      	movcc	r5, r3
 800af06:	0553      	lsls	r3, r2, #21
 800af08:	d527      	bpl.n	800af5a <__ssputs_r+0x8e>
 800af0a:	4629      	mov	r1, r5
 800af0c:	f7ff fbd8 	bl	800a6c0 <_malloc_r>
 800af10:	4606      	mov	r6, r0
 800af12:	b360      	cbz	r0, 800af6e <__ssputs_r+0xa2>
 800af14:	6921      	ldr	r1, [r4, #16]
 800af16:	464a      	mov	r2, r9
 800af18:	f000 fa06 	bl	800b328 <memcpy>
 800af1c:	89a3      	ldrh	r3, [r4, #12]
 800af1e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800af22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af26:	81a3      	strh	r3, [r4, #12]
 800af28:	6126      	str	r6, [r4, #16]
 800af2a:	6165      	str	r5, [r4, #20]
 800af2c:	444e      	add	r6, r9
 800af2e:	eba5 0509 	sub.w	r5, r5, r9
 800af32:	6026      	str	r6, [r4, #0]
 800af34:	60a5      	str	r5, [r4, #8]
 800af36:	463e      	mov	r6, r7
 800af38:	42be      	cmp	r6, r7
 800af3a:	d900      	bls.n	800af3e <__ssputs_r+0x72>
 800af3c:	463e      	mov	r6, r7
 800af3e:	6820      	ldr	r0, [r4, #0]
 800af40:	4632      	mov	r2, r6
 800af42:	4641      	mov	r1, r8
 800af44:	f000 f9c6 	bl	800b2d4 <memmove>
 800af48:	68a3      	ldr	r3, [r4, #8]
 800af4a:	1b9b      	subs	r3, r3, r6
 800af4c:	60a3      	str	r3, [r4, #8]
 800af4e:	6823      	ldr	r3, [r4, #0]
 800af50:	4433      	add	r3, r6
 800af52:	6023      	str	r3, [r4, #0]
 800af54:	2000      	movs	r0, #0
 800af56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af5a:	462a      	mov	r2, r5
 800af5c:	f000 fa36 	bl	800b3cc <_realloc_r>
 800af60:	4606      	mov	r6, r0
 800af62:	2800      	cmp	r0, #0
 800af64:	d1e0      	bne.n	800af28 <__ssputs_r+0x5c>
 800af66:	6921      	ldr	r1, [r4, #16]
 800af68:	4650      	mov	r0, sl
 800af6a:	f7ff fb35 	bl	800a5d8 <_free_r>
 800af6e:	230c      	movs	r3, #12
 800af70:	f8ca 3000 	str.w	r3, [sl]
 800af74:	89a3      	ldrh	r3, [r4, #12]
 800af76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af7a:	81a3      	strh	r3, [r4, #12]
 800af7c:	f04f 30ff 	mov.w	r0, #4294967295
 800af80:	e7e9      	b.n	800af56 <__ssputs_r+0x8a>
	...

0800af84 <_svfiprintf_r>:
 800af84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af88:	4698      	mov	r8, r3
 800af8a:	898b      	ldrh	r3, [r1, #12]
 800af8c:	061b      	lsls	r3, r3, #24
 800af8e:	b09d      	sub	sp, #116	@ 0x74
 800af90:	4607      	mov	r7, r0
 800af92:	460d      	mov	r5, r1
 800af94:	4614      	mov	r4, r2
 800af96:	d510      	bpl.n	800afba <_svfiprintf_r+0x36>
 800af98:	690b      	ldr	r3, [r1, #16]
 800af9a:	b973      	cbnz	r3, 800afba <_svfiprintf_r+0x36>
 800af9c:	2140      	movs	r1, #64	@ 0x40
 800af9e:	f7ff fb8f 	bl	800a6c0 <_malloc_r>
 800afa2:	6028      	str	r0, [r5, #0]
 800afa4:	6128      	str	r0, [r5, #16]
 800afa6:	b930      	cbnz	r0, 800afb6 <_svfiprintf_r+0x32>
 800afa8:	230c      	movs	r3, #12
 800afaa:	603b      	str	r3, [r7, #0]
 800afac:	f04f 30ff 	mov.w	r0, #4294967295
 800afb0:	b01d      	add	sp, #116	@ 0x74
 800afb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afb6:	2340      	movs	r3, #64	@ 0x40
 800afb8:	616b      	str	r3, [r5, #20]
 800afba:	2300      	movs	r3, #0
 800afbc:	9309      	str	r3, [sp, #36]	@ 0x24
 800afbe:	2320      	movs	r3, #32
 800afc0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800afc4:	f8cd 800c 	str.w	r8, [sp, #12]
 800afc8:	2330      	movs	r3, #48	@ 0x30
 800afca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b168 <_svfiprintf_r+0x1e4>
 800afce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800afd2:	f04f 0901 	mov.w	r9, #1
 800afd6:	4623      	mov	r3, r4
 800afd8:	469a      	mov	sl, r3
 800afda:	f813 2b01 	ldrb.w	r2, [r3], #1
 800afde:	b10a      	cbz	r2, 800afe4 <_svfiprintf_r+0x60>
 800afe0:	2a25      	cmp	r2, #37	@ 0x25
 800afe2:	d1f9      	bne.n	800afd8 <_svfiprintf_r+0x54>
 800afe4:	ebba 0b04 	subs.w	fp, sl, r4
 800afe8:	d00b      	beq.n	800b002 <_svfiprintf_r+0x7e>
 800afea:	465b      	mov	r3, fp
 800afec:	4622      	mov	r2, r4
 800afee:	4629      	mov	r1, r5
 800aff0:	4638      	mov	r0, r7
 800aff2:	f7ff ff6b 	bl	800aecc <__ssputs_r>
 800aff6:	3001      	adds	r0, #1
 800aff8:	f000 80a7 	beq.w	800b14a <_svfiprintf_r+0x1c6>
 800affc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800affe:	445a      	add	r2, fp
 800b000:	9209      	str	r2, [sp, #36]	@ 0x24
 800b002:	f89a 3000 	ldrb.w	r3, [sl]
 800b006:	2b00      	cmp	r3, #0
 800b008:	f000 809f 	beq.w	800b14a <_svfiprintf_r+0x1c6>
 800b00c:	2300      	movs	r3, #0
 800b00e:	f04f 32ff 	mov.w	r2, #4294967295
 800b012:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b016:	f10a 0a01 	add.w	sl, sl, #1
 800b01a:	9304      	str	r3, [sp, #16]
 800b01c:	9307      	str	r3, [sp, #28]
 800b01e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b022:	931a      	str	r3, [sp, #104]	@ 0x68
 800b024:	4654      	mov	r4, sl
 800b026:	2205      	movs	r2, #5
 800b028:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b02c:	484e      	ldr	r0, [pc, #312]	@ (800b168 <_svfiprintf_r+0x1e4>)
 800b02e:	f7f5 f8d7 	bl	80001e0 <memchr>
 800b032:	9a04      	ldr	r2, [sp, #16]
 800b034:	b9d8      	cbnz	r0, 800b06e <_svfiprintf_r+0xea>
 800b036:	06d0      	lsls	r0, r2, #27
 800b038:	bf44      	itt	mi
 800b03a:	2320      	movmi	r3, #32
 800b03c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b040:	0711      	lsls	r1, r2, #28
 800b042:	bf44      	itt	mi
 800b044:	232b      	movmi	r3, #43	@ 0x2b
 800b046:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b04a:	f89a 3000 	ldrb.w	r3, [sl]
 800b04e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b050:	d015      	beq.n	800b07e <_svfiprintf_r+0xfa>
 800b052:	9a07      	ldr	r2, [sp, #28]
 800b054:	4654      	mov	r4, sl
 800b056:	2000      	movs	r0, #0
 800b058:	f04f 0c0a 	mov.w	ip, #10
 800b05c:	4621      	mov	r1, r4
 800b05e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b062:	3b30      	subs	r3, #48	@ 0x30
 800b064:	2b09      	cmp	r3, #9
 800b066:	d94b      	bls.n	800b100 <_svfiprintf_r+0x17c>
 800b068:	b1b0      	cbz	r0, 800b098 <_svfiprintf_r+0x114>
 800b06a:	9207      	str	r2, [sp, #28]
 800b06c:	e014      	b.n	800b098 <_svfiprintf_r+0x114>
 800b06e:	eba0 0308 	sub.w	r3, r0, r8
 800b072:	fa09 f303 	lsl.w	r3, r9, r3
 800b076:	4313      	orrs	r3, r2
 800b078:	9304      	str	r3, [sp, #16]
 800b07a:	46a2      	mov	sl, r4
 800b07c:	e7d2      	b.n	800b024 <_svfiprintf_r+0xa0>
 800b07e:	9b03      	ldr	r3, [sp, #12]
 800b080:	1d19      	adds	r1, r3, #4
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	9103      	str	r1, [sp, #12]
 800b086:	2b00      	cmp	r3, #0
 800b088:	bfbb      	ittet	lt
 800b08a:	425b      	neglt	r3, r3
 800b08c:	f042 0202 	orrlt.w	r2, r2, #2
 800b090:	9307      	strge	r3, [sp, #28]
 800b092:	9307      	strlt	r3, [sp, #28]
 800b094:	bfb8      	it	lt
 800b096:	9204      	strlt	r2, [sp, #16]
 800b098:	7823      	ldrb	r3, [r4, #0]
 800b09a:	2b2e      	cmp	r3, #46	@ 0x2e
 800b09c:	d10a      	bne.n	800b0b4 <_svfiprintf_r+0x130>
 800b09e:	7863      	ldrb	r3, [r4, #1]
 800b0a0:	2b2a      	cmp	r3, #42	@ 0x2a
 800b0a2:	d132      	bne.n	800b10a <_svfiprintf_r+0x186>
 800b0a4:	9b03      	ldr	r3, [sp, #12]
 800b0a6:	1d1a      	adds	r2, r3, #4
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	9203      	str	r2, [sp, #12]
 800b0ac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b0b0:	3402      	adds	r4, #2
 800b0b2:	9305      	str	r3, [sp, #20]
 800b0b4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b178 <_svfiprintf_r+0x1f4>
 800b0b8:	7821      	ldrb	r1, [r4, #0]
 800b0ba:	2203      	movs	r2, #3
 800b0bc:	4650      	mov	r0, sl
 800b0be:	f7f5 f88f 	bl	80001e0 <memchr>
 800b0c2:	b138      	cbz	r0, 800b0d4 <_svfiprintf_r+0x150>
 800b0c4:	9b04      	ldr	r3, [sp, #16]
 800b0c6:	eba0 000a 	sub.w	r0, r0, sl
 800b0ca:	2240      	movs	r2, #64	@ 0x40
 800b0cc:	4082      	lsls	r2, r0
 800b0ce:	4313      	orrs	r3, r2
 800b0d0:	3401      	adds	r4, #1
 800b0d2:	9304      	str	r3, [sp, #16]
 800b0d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0d8:	4824      	ldr	r0, [pc, #144]	@ (800b16c <_svfiprintf_r+0x1e8>)
 800b0da:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b0de:	2206      	movs	r2, #6
 800b0e0:	f7f5 f87e 	bl	80001e0 <memchr>
 800b0e4:	2800      	cmp	r0, #0
 800b0e6:	d036      	beq.n	800b156 <_svfiprintf_r+0x1d2>
 800b0e8:	4b21      	ldr	r3, [pc, #132]	@ (800b170 <_svfiprintf_r+0x1ec>)
 800b0ea:	bb1b      	cbnz	r3, 800b134 <_svfiprintf_r+0x1b0>
 800b0ec:	9b03      	ldr	r3, [sp, #12]
 800b0ee:	3307      	adds	r3, #7
 800b0f0:	f023 0307 	bic.w	r3, r3, #7
 800b0f4:	3308      	adds	r3, #8
 800b0f6:	9303      	str	r3, [sp, #12]
 800b0f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0fa:	4433      	add	r3, r6
 800b0fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0fe:	e76a      	b.n	800afd6 <_svfiprintf_r+0x52>
 800b100:	fb0c 3202 	mla	r2, ip, r2, r3
 800b104:	460c      	mov	r4, r1
 800b106:	2001      	movs	r0, #1
 800b108:	e7a8      	b.n	800b05c <_svfiprintf_r+0xd8>
 800b10a:	2300      	movs	r3, #0
 800b10c:	3401      	adds	r4, #1
 800b10e:	9305      	str	r3, [sp, #20]
 800b110:	4619      	mov	r1, r3
 800b112:	f04f 0c0a 	mov.w	ip, #10
 800b116:	4620      	mov	r0, r4
 800b118:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b11c:	3a30      	subs	r2, #48	@ 0x30
 800b11e:	2a09      	cmp	r2, #9
 800b120:	d903      	bls.n	800b12a <_svfiprintf_r+0x1a6>
 800b122:	2b00      	cmp	r3, #0
 800b124:	d0c6      	beq.n	800b0b4 <_svfiprintf_r+0x130>
 800b126:	9105      	str	r1, [sp, #20]
 800b128:	e7c4      	b.n	800b0b4 <_svfiprintf_r+0x130>
 800b12a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b12e:	4604      	mov	r4, r0
 800b130:	2301      	movs	r3, #1
 800b132:	e7f0      	b.n	800b116 <_svfiprintf_r+0x192>
 800b134:	ab03      	add	r3, sp, #12
 800b136:	9300      	str	r3, [sp, #0]
 800b138:	462a      	mov	r2, r5
 800b13a:	4b0e      	ldr	r3, [pc, #56]	@ (800b174 <_svfiprintf_r+0x1f0>)
 800b13c:	a904      	add	r1, sp, #16
 800b13e:	4638      	mov	r0, r7
 800b140:	f7fd fe7a 	bl	8008e38 <_printf_float>
 800b144:	1c42      	adds	r2, r0, #1
 800b146:	4606      	mov	r6, r0
 800b148:	d1d6      	bne.n	800b0f8 <_svfiprintf_r+0x174>
 800b14a:	89ab      	ldrh	r3, [r5, #12]
 800b14c:	065b      	lsls	r3, r3, #25
 800b14e:	f53f af2d 	bmi.w	800afac <_svfiprintf_r+0x28>
 800b152:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b154:	e72c      	b.n	800afb0 <_svfiprintf_r+0x2c>
 800b156:	ab03      	add	r3, sp, #12
 800b158:	9300      	str	r3, [sp, #0]
 800b15a:	462a      	mov	r2, r5
 800b15c:	4b05      	ldr	r3, [pc, #20]	@ (800b174 <_svfiprintf_r+0x1f0>)
 800b15e:	a904      	add	r1, sp, #16
 800b160:	4638      	mov	r0, r7
 800b162:	f7fe f901 	bl	8009368 <_printf_i>
 800b166:	e7ed      	b.n	800b144 <_svfiprintf_r+0x1c0>
 800b168:	0800d8aa 	.word	0x0800d8aa
 800b16c:	0800d8b4 	.word	0x0800d8b4
 800b170:	08008e39 	.word	0x08008e39
 800b174:	0800aecd 	.word	0x0800aecd
 800b178:	0800d8b0 	.word	0x0800d8b0

0800b17c <__sflush_r>:
 800b17c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b180:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b184:	0716      	lsls	r6, r2, #28
 800b186:	4605      	mov	r5, r0
 800b188:	460c      	mov	r4, r1
 800b18a:	d454      	bmi.n	800b236 <__sflush_r+0xba>
 800b18c:	684b      	ldr	r3, [r1, #4]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	dc02      	bgt.n	800b198 <__sflush_r+0x1c>
 800b192:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b194:	2b00      	cmp	r3, #0
 800b196:	dd48      	ble.n	800b22a <__sflush_r+0xae>
 800b198:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b19a:	2e00      	cmp	r6, #0
 800b19c:	d045      	beq.n	800b22a <__sflush_r+0xae>
 800b19e:	2300      	movs	r3, #0
 800b1a0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b1a4:	682f      	ldr	r7, [r5, #0]
 800b1a6:	6a21      	ldr	r1, [r4, #32]
 800b1a8:	602b      	str	r3, [r5, #0]
 800b1aa:	d030      	beq.n	800b20e <__sflush_r+0x92>
 800b1ac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b1ae:	89a3      	ldrh	r3, [r4, #12]
 800b1b0:	0759      	lsls	r1, r3, #29
 800b1b2:	d505      	bpl.n	800b1c0 <__sflush_r+0x44>
 800b1b4:	6863      	ldr	r3, [r4, #4]
 800b1b6:	1ad2      	subs	r2, r2, r3
 800b1b8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b1ba:	b10b      	cbz	r3, 800b1c0 <__sflush_r+0x44>
 800b1bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b1be:	1ad2      	subs	r2, r2, r3
 800b1c0:	2300      	movs	r3, #0
 800b1c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b1c4:	6a21      	ldr	r1, [r4, #32]
 800b1c6:	4628      	mov	r0, r5
 800b1c8:	47b0      	blx	r6
 800b1ca:	1c43      	adds	r3, r0, #1
 800b1cc:	89a3      	ldrh	r3, [r4, #12]
 800b1ce:	d106      	bne.n	800b1de <__sflush_r+0x62>
 800b1d0:	6829      	ldr	r1, [r5, #0]
 800b1d2:	291d      	cmp	r1, #29
 800b1d4:	d82b      	bhi.n	800b22e <__sflush_r+0xb2>
 800b1d6:	4a2a      	ldr	r2, [pc, #168]	@ (800b280 <__sflush_r+0x104>)
 800b1d8:	40ca      	lsrs	r2, r1
 800b1da:	07d6      	lsls	r6, r2, #31
 800b1dc:	d527      	bpl.n	800b22e <__sflush_r+0xb2>
 800b1de:	2200      	movs	r2, #0
 800b1e0:	6062      	str	r2, [r4, #4]
 800b1e2:	04d9      	lsls	r1, r3, #19
 800b1e4:	6922      	ldr	r2, [r4, #16]
 800b1e6:	6022      	str	r2, [r4, #0]
 800b1e8:	d504      	bpl.n	800b1f4 <__sflush_r+0x78>
 800b1ea:	1c42      	adds	r2, r0, #1
 800b1ec:	d101      	bne.n	800b1f2 <__sflush_r+0x76>
 800b1ee:	682b      	ldr	r3, [r5, #0]
 800b1f0:	b903      	cbnz	r3, 800b1f4 <__sflush_r+0x78>
 800b1f2:	6560      	str	r0, [r4, #84]	@ 0x54
 800b1f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b1f6:	602f      	str	r7, [r5, #0]
 800b1f8:	b1b9      	cbz	r1, 800b22a <__sflush_r+0xae>
 800b1fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b1fe:	4299      	cmp	r1, r3
 800b200:	d002      	beq.n	800b208 <__sflush_r+0x8c>
 800b202:	4628      	mov	r0, r5
 800b204:	f7ff f9e8 	bl	800a5d8 <_free_r>
 800b208:	2300      	movs	r3, #0
 800b20a:	6363      	str	r3, [r4, #52]	@ 0x34
 800b20c:	e00d      	b.n	800b22a <__sflush_r+0xae>
 800b20e:	2301      	movs	r3, #1
 800b210:	4628      	mov	r0, r5
 800b212:	47b0      	blx	r6
 800b214:	4602      	mov	r2, r0
 800b216:	1c50      	adds	r0, r2, #1
 800b218:	d1c9      	bne.n	800b1ae <__sflush_r+0x32>
 800b21a:	682b      	ldr	r3, [r5, #0]
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d0c6      	beq.n	800b1ae <__sflush_r+0x32>
 800b220:	2b1d      	cmp	r3, #29
 800b222:	d001      	beq.n	800b228 <__sflush_r+0xac>
 800b224:	2b16      	cmp	r3, #22
 800b226:	d11e      	bne.n	800b266 <__sflush_r+0xea>
 800b228:	602f      	str	r7, [r5, #0]
 800b22a:	2000      	movs	r0, #0
 800b22c:	e022      	b.n	800b274 <__sflush_r+0xf8>
 800b22e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b232:	b21b      	sxth	r3, r3
 800b234:	e01b      	b.n	800b26e <__sflush_r+0xf2>
 800b236:	690f      	ldr	r7, [r1, #16]
 800b238:	2f00      	cmp	r7, #0
 800b23a:	d0f6      	beq.n	800b22a <__sflush_r+0xae>
 800b23c:	0793      	lsls	r3, r2, #30
 800b23e:	680e      	ldr	r6, [r1, #0]
 800b240:	bf08      	it	eq
 800b242:	694b      	ldreq	r3, [r1, #20]
 800b244:	600f      	str	r7, [r1, #0]
 800b246:	bf18      	it	ne
 800b248:	2300      	movne	r3, #0
 800b24a:	eba6 0807 	sub.w	r8, r6, r7
 800b24e:	608b      	str	r3, [r1, #8]
 800b250:	f1b8 0f00 	cmp.w	r8, #0
 800b254:	dde9      	ble.n	800b22a <__sflush_r+0xae>
 800b256:	6a21      	ldr	r1, [r4, #32]
 800b258:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b25a:	4643      	mov	r3, r8
 800b25c:	463a      	mov	r2, r7
 800b25e:	4628      	mov	r0, r5
 800b260:	47b0      	blx	r6
 800b262:	2800      	cmp	r0, #0
 800b264:	dc08      	bgt.n	800b278 <__sflush_r+0xfc>
 800b266:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b26a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b26e:	81a3      	strh	r3, [r4, #12]
 800b270:	f04f 30ff 	mov.w	r0, #4294967295
 800b274:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b278:	4407      	add	r7, r0
 800b27a:	eba8 0800 	sub.w	r8, r8, r0
 800b27e:	e7e7      	b.n	800b250 <__sflush_r+0xd4>
 800b280:	20400001 	.word	0x20400001

0800b284 <_fflush_r>:
 800b284:	b538      	push	{r3, r4, r5, lr}
 800b286:	690b      	ldr	r3, [r1, #16]
 800b288:	4605      	mov	r5, r0
 800b28a:	460c      	mov	r4, r1
 800b28c:	b913      	cbnz	r3, 800b294 <_fflush_r+0x10>
 800b28e:	2500      	movs	r5, #0
 800b290:	4628      	mov	r0, r5
 800b292:	bd38      	pop	{r3, r4, r5, pc}
 800b294:	b118      	cbz	r0, 800b29e <_fflush_r+0x1a>
 800b296:	6a03      	ldr	r3, [r0, #32]
 800b298:	b90b      	cbnz	r3, 800b29e <_fflush_r+0x1a>
 800b29a:	f7fe fa0f 	bl	80096bc <__sinit>
 800b29e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d0f3      	beq.n	800b28e <_fflush_r+0xa>
 800b2a6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b2a8:	07d0      	lsls	r0, r2, #31
 800b2aa:	d404      	bmi.n	800b2b6 <_fflush_r+0x32>
 800b2ac:	0599      	lsls	r1, r3, #22
 800b2ae:	d402      	bmi.n	800b2b6 <_fflush_r+0x32>
 800b2b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b2b2:	f7fe fb36 	bl	8009922 <__retarget_lock_acquire_recursive>
 800b2b6:	4628      	mov	r0, r5
 800b2b8:	4621      	mov	r1, r4
 800b2ba:	f7ff ff5f 	bl	800b17c <__sflush_r>
 800b2be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b2c0:	07da      	lsls	r2, r3, #31
 800b2c2:	4605      	mov	r5, r0
 800b2c4:	d4e4      	bmi.n	800b290 <_fflush_r+0xc>
 800b2c6:	89a3      	ldrh	r3, [r4, #12]
 800b2c8:	059b      	lsls	r3, r3, #22
 800b2ca:	d4e1      	bmi.n	800b290 <_fflush_r+0xc>
 800b2cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b2ce:	f7fe fb29 	bl	8009924 <__retarget_lock_release_recursive>
 800b2d2:	e7dd      	b.n	800b290 <_fflush_r+0xc>

0800b2d4 <memmove>:
 800b2d4:	4288      	cmp	r0, r1
 800b2d6:	b510      	push	{r4, lr}
 800b2d8:	eb01 0402 	add.w	r4, r1, r2
 800b2dc:	d902      	bls.n	800b2e4 <memmove+0x10>
 800b2de:	4284      	cmp	r4, r0
 800b2e0:	4623      	mov	r3, r4
 800b2e2:	d807      	bhi.n	800b2f4 <memmove+0x20>
 800b2e4:	1e43      	subs	r3, r0, #1
 800b2e6:	42a1      	cmp	r1, r4
 800b2e8:	d008      	beq.n	800b2fc <memmove+0x28>
 800b2ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b2ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b2f2:	e7f8      	b.n	800b2e6 <memmove+0x12>
 800b2f4:	4402      	add	r2, r0
 800b2f6:	4601      	mov	r1, r0
 800b2f8:	428a      	cmp	r2, r1
 800b2fa:	d100      	bne.n	800b2fe <memmove+0x2a>
 800b2fc:	bd10      	pop	{r4, pc}
 800b2fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b302:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b306:	e7f7      	b.n	800b2f8 <memmove+0x24>

0800b308 <_sbrk_r>:
 800b308:	b538      	push	{r3, r4, r5, lr}
 800b30a:	4d06      	ldr	r5, [pc, #24]	@ (800b324 <_sbrk_r+0x1c>)
 800b30c:	2300      	movs	r3, #0
 800b30e:	4604      	mov	r4, r0
 800b310:	4608      	mov	r0, r1
 800b312:	602b      	str	r3, [r5, #0]
 800b314:	f7f9 f8da 	bl	80044cc <_sbrk>
 800b318:	1c43      	adds	r3, r0, #1
 800b31a:	d102      	bne.n	800b322 <_sbrk_r+0x1a>
 800b31c:	682b      	ldr	r3, [r5, #0]
 800b31e:	b103      	cbz	r3, 800b322 <_sbrk_r+0x1a>
 800b320:	6023      	str	r3, [r4, #0]
 800b322:	bd38      	pop	{r3, r4, r5, pc}
 800b324:	200015b4 	.word	0x200015b4

0800b328 <memcpy>:
 800b328:	440a      	add	r2, r1
 800b32a:	4291      	cmp	r1, r2
 800b32c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b330:	d100      	bne.n	800b334 <memcpy+0xc>
 800b332:	4770      	bx	lr
 800b334:	b510      	push	{r4, lr}
 800b336:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b33a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b33e:	4291      	cmp	r1, r2
 800b340:	d1f9      	bne.n	800b336 <memcpy+0xe>
 800b342:	bd10      	pop	{r4, pc}

0800b344 <__assert_func>:
 800b344:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b346:	4614      	mov	r4, r2
 800b348:	461a      	mov	r2, r3
 800b34a:	4b09      	ldr	r3, [pc, #36]	@ (800b370 <__assert_func+0x2c>)
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	4605      	mov	r5, r0
 800b350:	68d8      	ldr	r0, [r3, #12]
 800b352:	b14c      	cbz	r4, 800b368 <__assert_func+0x24>
 800b354:	4b07      	ldr	r3, [pc, #28]	@ (800b374 <__assert_func+0x30>)
 800b356:	9100      	str	r1, [sp, #0]
 800b358:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b35c:	4906      	ldr	r1, [pc, #24]	@ (800b378 <__assert_func+0x34>)
 800b35e:	462b      	mov	r3, r5
 800b360:	f000 f870 	bl	800b444 <fiprintf>
 800b364:	f000 f880 	bl	800b468 <abort>
 800b368:	4b04      	ldr	r3, [pc, #16]	@ (800b37c <__assert_func+0x38>)
 800b36a:	461c      	mov	r4, r3
 800b36c:	e7f3      	b.n	800b356 <__assert_func+0x12>
 800b36e:	bf00      	nop
 800b370:	20000020 	.word	0x20000020
 800b374:	0800d8c5 	.word	0x0800d8c5
 800b378:	0800d8d2 	.word	0x0800d8d2
 800b37c:	0800d900 	.word	0x0800d900

0800b380 <_calloc_r>:
 800b380:	b570      	push	{r4, r5, r6, lr}
 800b382:	fba1 5402 	umull	r5, r4, r1, r2
 800b386:	b934      	cbnz	r4, 800b396 <_calloc_r+0x16>
 800b388:	4629      	mov	r1, r5
 800b38a:	f7ff f999 	bl	800a6c0 <_malloc_r>
 800b38e:	4606      	mov	r6, r0
 800b390:	b928      	cbnz	r0, 800b39e <_calloc_r+0x1e>
 800b392:	4630      	mov	r0, r6
 800b394:	bd70      	pop	{r4, r5, r6, pc}
 800b396:	220c      	movs	r2, #12
 800b398:	6002      	str	r2, [r0, #0]
 800b39a:	2600      	movs	r6, #0
 800b39c:	e7f9      	b.n	800b392 <_calloc_r+0x12>
 800b39e:	462a      	mov	r2, r5
 800b3a0:	4621      	mov	r1, r4
 800b3a2:	f7fe fa41 	bl	8009828 <memset>
 800b3a6:	e7f4      	b.n	800b392 <_calloc_r+0x12>

0800b3a8 <__ascii_mbtowc>:
 800b3a8:	b082      	sub	sp, #8
 800b3aa:	b901      	cbnz	r1, 800b3ae <__ascii_mbtowc+0x6>
 800b3ac:	a901      	add	r1, sp, #4
 800b3ae:	b142      	cbz	r2, 800b3c2 <__ascii_mbtowc+0x1a>
 800b3b0:	b14b      	cbz	r3, 800b3c6 <__ascii_mbtowc+0x1e>
 800b3b2:	7813      	ldrb	r3, [r2, #0]
 800b3b4:	600b      	str	r3, [r1, #0]
 800b3b6:	7812      	ldrb	r2, [r2, #0]
 800b3b8:	1e10      	subs	r0, r2, #0
 800b3ba:	bf18      	it	ne
 800b3bc:	2001      	movne	r0, #1
 800b3be:	b002      	add	sp, #8
 800b3c0:	4770      	bx	lr
 800b3c2:	4610      	mov	r0, r2
 800b3c4:	e7fb      	b.n	800b3be <__ascii_mbtowc+0x16>
 800b3c6:	f06f 0001 	mvn.w	r0, #1
 800b3ca:	e7f8      	b.n	800b3be <__ascii_mbtowc+0x16>

0800b3cc <_realloc_r>:
 800b3cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b3d0:	4607      	mov	r7, r0
 800b3d2:	4614      	mov	r4, r2
 800b3d4:	460d      	mov	r5, r1
 800b3d6:	b921      	cbnz	r1, 800b3e2 <_realloc_r+0x16>
 800b3d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b3dc:	4611      	mov	r1, r2
 800b3de:	f7ff b96f 	b.w	800a6c0 <_malloc_r>
 800b3e2:	b92a      	cbnz	r2, 800b3f0 <_realloc_r+0x24>
 800b3e4:	f7ff f8f8 	bl	800a5d8 <_free_r>
 800b3e8:	4625      	mov	r5, r4
 800b3ea:	4628      	mov	r0, r5
 800b3ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3f0:	f000 f841 	bl	800b476 <_malloc_usable_size_r>
 800b3f4:	4284      	cmp	r4, r0
 800b3f6:	4606      	mov	r6, r0
 800b3f8:	d802      	bhi.n	800b400 <_realloc_r+0x34>
 800b3fa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b3fe:	d8f4      	bhi.n	800b3ea <_realloc_r+0x1e>
 800b400:	4621      	mov	r1, r4
 800b402:	4638      	mov	r0, r7
 800b404:	f7ff f95c 	bl	800a6c0 <_malloc_r>
 800b408:	4680      	mov	r8, r0
 800b40a:	b908      	cbnz	r0, 800b410 <_realloc_r+0x44>
 800b40c:	4645      	mov	r5, r8
 800b40e:	e7ec      	b.n	800b3ea <_realloc_r+0x1e>
 800b410:	42b4      	cmp	r4, r6
 800b412:	4622      	mov	r2, r4
 800b414:	4629      	mov	r1, r5
 800b416:	bf28      	it	cs
 800b418:	4632      	movcs	r2, r6
 800b41a:	f7ff ff85 	bl	800b328 <memcpy>
 800b41e:	4629      	mov	r1, r5
 800b420:	4638      	mov	r0, r7
 800b422:	f7ff f8d9 	bl	800a5d8 <_free_r>
 800b426:	e7f1      	b.n	800b40c <_realloc_r+0x40>

0800b428 <__ascii_wctomb>:
 800b428:	4603      	mov	r3, r0
 800b42a:	4608      	mov	r0, r1
 800b42c:	b141      	cbz	r1, 800b440 <__ascii_wctomb+0x18>
 800b42e:	2aff      	cmp	r2, #255	@ 0xff
 800b430:	d904      	bls.n	800b43c <__ascii_wctomb+0x14>
 800b432:	228a      	movs	r2, #138	@ 0x8a
 800b434:	601a      	str	r2, [r3, #0]
 800b436:	f04f 30ff 	mov.w	r0, #4294967295
 800b43a:	4770      	bx	lr
 800b43c:	700a      	strb	r2, [r1, #0]
 800b43e:	2001      	movs	r0, #1
 800b440:	4770      	bx	lr
	...

0800b444 <fiprintf>:
 800b444:	b40e      	push	{r1, r2, r3}
 800b446:	b503      	push	{r0, r1, lr}
 800b448:	4601      	mov	r1, r0
 800b44a:	ab03      	add	r3, sp, #12
 800b44c:	4805      	ldr	r0, [pc, #20]	@ (800b464 <fiprintf+0x20>)
 800b44e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b452:	6800      	ldr	r0, [r0, #0]
 800b454:	9301      	str	r3, [sp, #4]
 800b456:	f000 f83f 	bl	800b4d8 <_vfiprintf_r>
 800b45a:	b002      	add	sp, #8
 800b45c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b460:	b003      	add	sp, #12
 800b462:	4770      	bx	lr
 800b464:	20000020 	.word	0x20000020

0800b468 <abort>:
 800b468:	b508      	push	{r3, lr}
 800b46a:	2006      	movs	r0, #6
 800b46c:	f000 fa08 	bl	800b880 <raise>
 800b470:	2001      	movs	r0, #1
 800b472:	f7f8 ffb3 	bl	80043dc <_exit>

0800b476 <_malloc_usable_size_r>:
 800b476:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b47a:	1f18      	subs	r0, r3, #4
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	bfbc      	itt	lt
 800b480:	580b      	ldrlt	r3, [r1, r0]
 800b482:	18c0      	addlt	r0, r0, r3
 800b484:	4770      	bx	lr

0800b486 <__sfputc_r>:
 800b486:	6893      	ldr	r3, [r2, #8]
 800b488:	3b01      	subs	r3, #1
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	b410      	push	{r4}
 800b48e:	6093      	str	r3, [r2, #8]
 800b490:	da08      	bge.n	800b4a4 <__sfputc_r+0x1e>
 800b492:	6994      	ldr	r4, [r2, #24]
 800b494:	42a3      	cmp	r3, r4
 800b496:	db01      	blt.n	800b49c <__sfputc_r+0x16>
 800b498:	290a      	cmp	r1, #10
 800b49a:	d103      	bne.n	800b4a4 <__sfputc_r+0x1e>
 800b49c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b4a0:	f000 b932 	b.w	800b708 <__swbuf_r>
 800b4a4:	6813      	ldr	r3, [r2, #0]
 800b4a6:	1c58      	adds	r0, r3, #1
 800b4a8:	6010      	str	r0, [r2, #0]
 800b4aa:	7019      	strb	r1, [r3, #0]
 800b4ac:	4608      	mov	r0, r1
 800b4ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b4b2:	4770      	bx	lr

0800b4b4 <__sfputs_r>:
 800b4b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4b6:	4606      	mov	r6, r0
 800b4b8:	460f      	mov	r7, r1
 800b4ba:	4614      	mov	r4, r2
 800b4bc:	18d5      	adds	r5, r2, r3
 800b4be:	42ac      	cmp	r4, r5
 800b4c0:	d101      	bne.n	800b4c6 <__sfputs_r+0x12>
 800b4c2:	2000      	movs	r0, #0
 800b4c4:	e007      	b.n	800b4d6 <__sfputs_r+0x22>
 800b4c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4ca:	463a      	mov	r2, r7
 800b4cc:	4630      	mov	r0, r6
 800b4ce:	f7ff ffda 	bl	800b486 <__sfputc_r>
 800b4d2:	1c43      	adds	r3, r0, #1
 800b4d4:	d1f3      	bne.n	800b4be <__sfputs_r+0xa>
 800b4d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b4d8 <_vfiprintf_r>:
 800b4d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4dc:	460d      	mov	r5, r1
 800b4de:	b09d      	sub	sp, #116	@ 0x74
 800b4e0:	4614      	mov	r4, r2
 800b4e2:	4698      	mov	r8, r3
 800b4e4:	4606      	mov	r6, r0
 800b4e6:	b118      	cbz	r0, 800b4f0 <_vfiprintf_r+0x18>
 800b4e8:	6a03      	ldr	r3, [r0, #32]
 800b4ea:	b90b      	cbnz	r3, 800b4f0 <_vfiprintf_r+0x18>
 800b4ec:	f7fe f8e6 	bl	80096bc <__sinit>
 800b4f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b4f2:	07d9      	lsls	r1, r3, #31
 800b4f4:	d405      	bmi.n	800b502 <_vfiprintf_r+0x2a>
 800b4f6:	89ab      	ldrh	r3, [r5, #12]
 800b4f8:	059a      	lsls	r2, r3, #22
 800b4fa:	d402      	bmi.n	800b502 <_vfiprintf_r+0x2a>
 800b4fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b4fe:	f7fe fa10 	bl	8009922 <__retarget_lock_acquire_recursive>
 800b502:	89ab      	ldrh	r3, [r5, #12]
 800b504:	071b      	lsls	r3, r3, #28
 800b506:	d501      	bpl.n	800b50c <_vfiprintf_r+0x34>
 800b508:	692b      	ldr	r3, [r5, #16]
 800b50a:	b99b      	cbnz	r3, 800b534 <_vfiprintf_r+0x5c>
 800b50c:	4629      	mov	r1, r5
 800b50e:	4630      	mov	r0, r6
 800b510:	f000 f938 	bl	800b784 <__swsetup_r>
 800b514:	b170      	cbz	r0, 800b534 <_vfiprintf_r+0x5c>
 800b516:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b518:	07dc      	lsls	r4, r3, #31
 800b51a:	d504      	bpl.n	800b526 <_vfiprintf_r+0x4e>
 800b51c:	f04f 30ff 	mov.w	r0, #4294967295
 800b520:	b01d      	add	sp, #116	@ 0x74
 800b522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b526:	89ab      	ldrh	r3, [r5, #12]
 800b528:	0598      	lsls	r0, r3, #22
 800b52a:	d4f7      	bmi.n	800b51c <_vfiprintf_r+0x44>
 800b52c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b52e:	f7fe f9f9 	bl	8009924 <__retarget_lock_release_recursive>
 800b532:	e7f3      	b.n	800b51c <_vfiprintf_r+0x44>
 800b534:	2300      	movs	r3, #0
 800b536:	9309      	str	r3, [sp, #36]	@ 0x24
 800b538:	2320      	movs	r3, #32
 800b53a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b53e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b542:	2330      	movs	r3, #48	@ 0x30
 800b544:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b6f4 <_vfiprintf_r+0x21c>
 800b548:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b54c:	f04f 0901 	mov.w	r9, #1
 800b550:	4623      	mov	r3, r4
 800b552:	469a      	mov	sl, r3
 800b554:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b558:	b10a      	cbz	r2, 800b55e <_vfiprintf_r+0x86>
 800b55a:	2a25      	cmp	r2, #37	@ 0x25
 800b55c:	d1f9      	bne.n	800b552 <_vfiprintf_r+0x7a>
 800b55e:	ebba 0b04 	subs.w	fp, sl, r4
 800b562:	d00b      	beq.n	800b57c <_vfiprintf_r+0xa4>
 800b564:	465b      	mov	r3, fp
 800b566:	4622      	mov	r2, r4
 800b568:	4629      	mov	r1, r5
 800b56a:	4630      	mov	r0, r6
 800b56c:	f7ff ffa2 	bl	800b4b4 <__sfputs_r>
 800b570:	3001      	adds	r0, #1
 800b572:	f000 80a7 	beq.w	800b6c4 <_vfiprintf_r+0x1ec>
 800b576:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b578:	445a      	add	r2, fp
 800b57a:	9209      	str	r2, [sp, #36]	@ 0x24
 800b57c:	f89a 3000 	ldrb.w	r3, [sl]
 800b580:	2b00      	cmp	r3, #0
 800b582:	f000 809f 	beq.w	800b6c4 <_vfiprintf_r+0x1ec>
 800b586:	2300      	movs	r3, #0
 800b588:	f04f 32ff 	mov.w	r2, #4294967295
 800b58c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b590:	f10a 0a01 	add.w	sl, sl, #1
 800b594:	9304      	str	r3, [sp, #16]
 800b596:	9307      	str	r3, [sp, #28]
 800b598:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b59c:	931a      	str	r3, [sp, #104]	@ 0x68
 800b59e:	4654      	mov	r4, sl
 800b5a0:	2205      	movs	r2, #5
 800b5a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5a6:	4853      	ldr	r0, [pc, #332]	@ (800b6f4 <_vfiprintf_r+0x21c>)
 800b5a8:	f7f4 fe1a 	bl	80001e0 <memchr>
 800b5ac:	9a04      	ldr	r2, [sp, #16]
 800b5ae:	b9d8      	cbnz	r0, 800b5e8 <_vfiprintf_r+0x110>
 800b5b0:	06d1      	lsls	r1, r2, #27
 800b5b2:	bf44      	itt	mi
 800b5b4:	2320      	movmi	r3, #32
 800b5b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b5ba:	0713      	lsls	r3, r2, #28
 800b5bc:	bf44      	itt	mi
 800b5be:	232b      	movmi	r3, #43	@ 0x2b
 800b5c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b5c4:	f89a 3000 	ldrb.w	r3, [sl]
 800b5c8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b5ca:	d015      	beq.n	800b5f8 <_vfiprintf_r+0x120>
 800b5cc:	9a07      	ldr	r2, [sp, #28]
 800b5ce:	4654      	mov	r4, sl
 800b5d0:	2000      	movs	r0, #0
 800b5d2:	f04f 0c0a 	mov.w	ip, #10
 800b5d6:	4621      	mov	r1, r4
 800b5d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b5dc:	3b30      	subs	r3, #48	@ 0x30
 800b5de:	2b09      	cmp	r3, #9
 800b5e0:	d94b      	bls.n	800b67a <_vfiprintf_r+0x1a2>
 800b5e2:	b1b0      	cbz	r0, 800b612 <_vfiprintf_r+0x13a>
 800b5e4:	9207      	str	r2, [sp, #28]
 800b5e6:	e014      	b.n	800b612 <_vfiprintf_r+0x13a>
 800b5e8:	eba0 0308 	sub.w	r3, r0, r8
 800b5ec:	fa09 f303 	lsl.w	r3, r9, r3
 800b5f0:	4313      	orrs	r3, r2
 800b5f2:	9304      	str	r3, [sp, #16]
 800b5f4:	46a2      	mov	sl, r4
 800b5f6:	e7d2      	b.n	800b59e <_vfiprintf_r+0xc6>
 800b5f8:	9b03      	ldr	r3, [sp, #12]
 800b5fa:	1d19      	adds	r1, r3, #4
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	9103      	str	r1, [sp, #12]
 800b600:	2b00      	cmp	r3, #0
 800b602:	bfbb      	ittet	lt
 800b604:	425b      	neglt	r3, r3
 800b606:	f042 0202 	orrlt.w	r2, r2, #2
 800b60a:	9307      	strge	r3, [sp, #28]
 800b60c:	9307      	strlt	r3, [sp, #28]
 800b60e:	bfb8      	it	lt
 800b610:	9204      	strlt	r2, [sp, #16]
 800b612:	7823      	ldrb	r3, [r4, #0]
 800b614:	2b2e      	cmp	r3, #46	@ 0x2e
 800b616:	d10a      	bne.n	800b62e <_vfiprintf_r+0x156>
 800b618:	7863      	ldrb	r3, [r4, #1]
 800b61a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b61c:	d132      	bne.n	800b684 <_vfiprintf_r+0x1ac>
 800b61e:	9b03      	ldr	r3, [sp, #12]
 800b620:	1d1a      	adds	r2, r3, #4
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	9203      	str	r2, [sp, #12]
 800b626:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b62a:	3402      	adds	r4, #2
 800b62c:	9305      	str	r3, [sp, #20]
 800b62e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b704 <_vfiprintf_r+0x22c>
 800b632:	7821      	ldrb	r1, [r4, #0]
 800b634:	2203      	movs	r2, #3
 800b636:	4650      	mov	r0, sl
 800b638:	f7f4 fdd2 	bl	80001e0 <memchr>
 800b63c:	b138      	cbz	r0, 800b64e <_vfiprintf_r+0x176>
 800b63e:	9b04      	ldr	r3, [sp, #16]
 800b640:	eba0 000a 	sub.w	r0, r0, sl
 800b644:	2240      	movs	r2, #64	@ 0x40
 800b646:	4082      	lsls	r2, r0
 800b648:	4313      	orrs	r3, r2
 800b64a:	3401      	adds	r4, #1
 800b64c:	9304      	str	r3, [sp, #16]
 800b64e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b652:	4829      	ldr	r0, [pc, #164]	@ (800b6f8 <_vfiprintf_r+0x220>)
 800b654:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b658:	2206      	movs	r2, #6
 800b65a:	f7f4 fdc1 	bl	80001e0 <memchr>
 800b65e:	2800      	cmp	r0, #0
 800b660:	d03f      	beq.n	800b6e2 <_vfiprintf_r+0x20a>
 800b662:	4b26      	ldr	r3, [pc, #152]	@ (800b6fc <_vfiprintf_r+0x224>)
 800b664:	bb1b      	cbnz	r3, 800b6ae <_vfiprintf_r+0x1d6>
 800b666:	9b03      	ldr	r3, [sp, #12]
 800b668:	3307      	adds	r3, #7
 800b66a:	f023 0307 	bic.w	r3, r3, #7
 800b66e:	3308      	adds	r3, #8
 800b670:	9303      	str	r3, [sp, #12]
 800b672:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b674:	443b      	add	r3, r7
 800b676:	9309      	str	r3, [sp, #36]	@ 0x24
 800b678:	e76a      	b.n	800b550 <_vfiprintf_r+0x78>
 800b67a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b67e:	460c      	mov	r4, r1
 800b680:	2001      	movs	r0, #1
 800b682:	e7a8      	b.n	800b5d6 <_vfiprintf_r+0xfe>
 800b684:	2300      	movs	r3, #0
 800b686:	3401      	adds	r4, #1
 800b688:	9305      	str	r3, [sp, #20]
 800b68a:	4619      	mov	r1, r3
 800b68c:	f04f 0c0a 	mov.w	ip, #10
 800b690:	4620      	mov	r0, r4
 800b692:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b696:	3a30      	subs	r2, #48	@ 0x30
 800b698:	2a09      	cmp	r2, #9
 800b69a:	d903      	bls.n	800b6a4 <_vfiprintf_r+0x1cc>
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d0c6      	beq.n	800b62e <_vfiprintf_r+0x156>
 800b6a0:	9105      	str	r1, [sp, #20]
 800b6a2:	e7c4      	b.n	800b62e <_vfiprintf_r+0x156>
 800b6a4:	fb0c 2101 	mla	r1, ip, r1, r2
 800b6a8:	4604      	mov	r4, r0
 800b6aa:	2301      	movs	r3, #1
 800b6ac:	e7f0      	b.n	800b690 <_vfiprintf_r+0x1b8>
 800b6ae:	ab03      	add	r3, sp, #12
 800b6b0:	9300      	str	r3, [sp, #0]
 800b6b2:	462a      	mov	r2, r5
 800b6b4:	4b12      	ldr	r3, [pc, #72]	@ (800b700 <_vfiprintf_r+0x228>)
 800b6b6:	a904      	add	r1, sp, #16
 800b6b8:	4630      	mov	r0, r6
 800b6ba:	f7fd fbbd 	bl	8008e38 <_printf_float>
 800b6be:	4607      	mov	r7, r0
 800b6c0:	1c78      	adds	r0, r7, #1
 800b6c2:	d1d6      	bne.n	800b672 <_vfiprintf_r+0x19a>
 800b6c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b6c6:	07d9      	lsls	r1, r3, #31
 800b6c8:	d405      	bmi.n	800b6d6 <_vfiprintf_r+0x1fe>
 800b6ca:	89ab      	ldrh	r3, [r5, #12]
 800b6cc:	059a      	lsls	r2, r3, #22
 800b6ce:	d402      	bmi.n	800b6d6 <_vfiprintf_r+0x1fe>
 800b6d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b6d2:	f7fe f927 	bl	8009924 <__retarget_lock_release_recursive>
 800b6d6:	89ab      	ldrh	r3, [r5, #12]
 800b6d8:	065b      	lsls	r3, r3, #25
 800b6da:	f53f af1f 	bmi.w	800b51c <_vfiprintf_r+0x44>
 800b6de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b6e0:	e71e      	b.n	800b520 <_vfiprintf_r+0x48>
 800b6e2:	ab03      	add	r3, sp, #12
 800b6e4:	9300      	str	r3, [sp, #0]
 800b6e6:	462a      	mov	r2, r5
 800b6e8:	4b05      	ldr	r3, [pc, #20]	@ (800b700 <_vfiprintf_r+0x228>)
 800b6ea:	a904      	add	r1, sp, #16
 800b6ec:	4630      	mov	r0, r6
 800b6ee:	f7fd fe3b 	bl	8009368 <_printf_i>
 800b6f2:	e7e4      	b.n	800b6be <_vfiprintf_r+0x1e6>
 800b6f4:	0800d8aa 	.word	0x0800d8aa
 800b6f8:	0800d8b4 	.word	0x0800d8b4
 800b6fc:	08008e39 	.word	0x08008e39
 800b700:	0800b4b5 	.word	0x0800b4b5
 800b704:	0800d8b0 	.word	0x0800d8b0

0800b708 <__swbuf_r>:
 800b708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b70a:	460e      	mov	r6, r1
 800b70c:	4614      	mov	r4, r2
 800b70e:	4605      	mov	r5, r0
 800b710:	b118      	cbz	r0, 800b71a <__swbuf_r+0x12>
 800b712:	6a03      	ldr	r3, [r0, #32]
 800b714:	b90b      	cbnz	r3, 800b71a <__swbuf_r+0x12>
 800b716:	f7fd ffd1 	bl	80096bc <__sinit>
 800b71a:	69a3      	ldr	r3, [r4, #24]
 800b71c:	60a3      	str	r3, [r4, #8]
 800b71e:	89a3      	ldrh	r3, [r4, #12]
 800b720:	071a      	lsls	r2, r3, #28
 800b722:	d501      	bpl.n	800b728 <__swbuf_r+0x20>
 800b724:	6923      	ldr	r3, [r4, #16]
 800b726:	b943      	cbnz	r3, 800b73a <__swbuf_r+0x32>
 800b728:	4621      	mov	r1, r4
 800b72a:	4628      	mov	r0, r5
 800b72c:	f000 f82a 	bl	800b784 <__swsetup_r>
 800b730:	b118      	cbz	r0, 800b73a <__swbuf_r+0x32>
 800b732:	f04f 37ff 	mov.w	r7, #4294967295
 800b736:	4638      	mov	r0, r7
 800b738:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b73a:	6823      	ldr	r3, [r4, #0]
 800b73c:	6922      	ldr	r2, [r4, #16]
 800b73e:	1a98      	subs	r0, r3, r2
 800b740:	6963      	ldr	r3, [r4, #20]
 800b742:	b2f6      	uxtb	r6, r6
 800b744:	4283      	cmp	r3, r0
 800b746:	4637      	mov	r7, r6
 800b748:	dc05      	bgt.n	800b756 <__swbuf_r+0x4e>
 800b74a:	4621      	mov	r1, r4
 800b74c:	4628      	mov	r0, r5
 800b74e:	f7ff fd99 	bl	800b284 <_fflush_r>
 800b752:	2800      	cmp	r0, #0
 800b754:	d1ed      	bne.n	800b732 <__swbuf_r+0x2a>
 800b756:	68a3      	ldr	r3, [r4, #8]
 800b758:	3b01      	subs	r3, #1
 800b75a:	60a3      	str	r3, [r4, #8]
 800b75c:	6823      	ldr	r3, [r4, #0]
 800b75e:	1c5a      	adds	r2, r3, #1
 800b760:	6022      	str	r2, [r4, #0]
 800b762:	701e      	strb	r6, [r3, #0]
 800b764:	6962      	ldr	r2, [r4, #20]
 800b766:	1c43      	adds	r3, r0, #1
 800b768:	429a      	cmp	r2, r3
 800b76a:	d004      	beq.n	800b776 <__swbuf_r+0x6e>
 800b76c:	89a3      	ldrh	r3, [r4, #12]
 800b76e:	07db      	lsls	r3, r3, #31
 800b770:	d5e1      	bpl.n	800b736 <__swbuf_r+0x2e>
 800b772:	2e0a      	cmp	r6, #10
 800b774:	d1df      	bne.n	800b736 <__swbuf_r+0x2e>
 800b776:	4621      	mov	r1, r4
 800b778:	4628      	mov	r0, r5
 800b77a:	f7ff fd83 	bl	800b284 <_fflush_r>
 800b77e:	2800      	cmp	r0, #0
 800b780:	d0d9      	beq.n	800b736 <__swbuf_r+0x2e>
 800b782:	e7d6      	b.n	800b732 <__swbuf_r+0x2a>

0800b784 <__swsetup_r>:
 800b784:	b538      	push	{r3, r4, r5, lr}
 800b786:	4b29      	ldr	r3, [pc, #164]	@ (800b82c <__swsetup_r+0xa8>)
 800b788:	4605      	mov	r5, r0
 800b78a:	6818      	ldr	r0, [r3, #0]
 800b78c:	460c      	mov	r4, r1
 800b78e:	b118      	cbz	r0, 800b798 <__swsetup_r+0x14>
 800b790:	6a03      	ldr	r3, [r0, #32]
 800b792:	b90b      	cbnz	r3, 800b798 <__swsetup_r+0x14>
 800b794:	f7fd ff92 	bl	80096bc <__sinit>
 800b798:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b79c:	0719      	lsls	r1, r3, #28
 800b79e:	d422      	bmi.n	800b7e6 <__swsetup_r+0x62>
 800b7a0:	06da      	lsls	r2, r3, #27
 800b7a2:	d407      	bmi.n	800b7b4 <__swsetup_r+0x30>
 800b7a4:	2209      	movs	r2, #9
 800b7a6:	602a      	str	r2, [r5, #0]
 800b7a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b7ac:	81a3      	strh	r3, [r4, #12]
 800b7ae:	f04f 30ff 	mov.w	r0, #4294967295
 800b7b2:	e033      	b.n	800b81c <__swsetup_r+0x98>
 800b7b4:	0758      	lsls	r0, r3, #29
 800b7b6:	d512      	bpl.n	800b7de <__swsetup_r+0x5a>
 800b7b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b7ba:	b141      	cbz	r1, 800b7ce <__swsetup_r+0x4a>
 800b7bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b7c0:	4299      	cmp	r1, r3
 800b7c2:	d002      	beq.n	800b7ca <__swsetup_r+0x46>
 800b7c4:	4628      	mov	r0, r5
 800b7c6:	f7fe ff07 	bl	800a5d8 <_free_r>
 800b7ca:	2300      	movs	r3, #0
 800b7cc:	6363      	str	r3, [r4, #52]	@ 0x34
 800b7ce:	89a3      	ldrh	r3, [r4, #12]
 800b7d0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b7d4:	81a3      	strh	r3, [r4, #12]
 800b7d6:	2300      	movs	r3, #0
 800b7d8:	6063      	str	r3, [r4, #4]
 800b7da:	6923      	ldr	r3, [r4, #16]
 800b7dc:	6023      	str	r3, [r4, #0]
 800b7de:	89a3      	ldrh	r3, [r4, #12]
 800b7e0:	f043 0308 	orr.w	r3, r3, #8
 800b7e4:	81a3      	strh	r3, [r4, #12]
 800b7e6:	6923      	ldr	r3, [r4, #16]
 800b7e8:	b94b      	cbnz	r3, 800b7fe <__swsetup_r+0x7a>
 800b7ea:	89a3      	ldrh	r3, [r4, #12]
 800b7ec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b7f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b7f4:	d003      	beq.n	800b7fe <__swsetup_r+0x7a>
 800b7f6:	4621      	mov	r1, r4
 800b7f8:	4628      	mov	r0, r5
 800b7fa:	f000 f883 	bl	800b904 <__smakebuf_r>
 800b7fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b802:	f013 0201 	ands.w	r2, r3, #1
 800b806:	d00a      	beq.n	800b81e <__swsetup_r+0x9a>
 800b808:	2200      	movs	r2, #0
 800b80a:	60a2      	str	r2, [r4, #8]
 800b80c:	6962      	ldr	r2, [r4, #20]
 800b80e:	4252      	negs	r2, r2
 800b810:	61a2      	str	r2, [r4, #24]
 800b812:	6922      	ldr	r2, [r4, #16]
 800b814:	b942      	cbnz	r2, 800b828 <__swsetup_r+0xa4>
 800b816:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b81a:	d1c5      	bne.n	800b7a8 <__swsetup_r+0x24>
 800b81c:	bd38      	pop	{r3, r4, r5, pc}
 800b81e:	0799      	lsls	r1, r3, #30
 800b820:	bf58      	it	pl
 800b822:	6962      	ldrpl	r2, [r4, #20]
 800b824:	60a2      	str	r2, [r4, #8]
 800b826:	e7f4      	b.n	800b812 <__swsetup_r+0x8e>
 800b828:	2000      	movs	r0, #0
 800b82a:	e7f7      	b.n	800b81c <__swsetup_r+0x98>
 800b82c:	20000020 	.word	0x20000020

0800b830 <_raise_r>:
 800b830:	291f      	cmp	r1, #31
 800b832:	b538      	push	{r3, r4, r5, lr}
 800b834:	4605      	mov	r5, r0
 800b836:	460c      	mov	r4, r1
 800b838:	d904      	bls.n	800b844 <_raise_r+0x14>
 800b83a:	2316      	movs	r3, #22
 800b83c:	6003      	str	r3, [r0, #0]
 800b83e:	f04f 30ff 	mov.w	r0, #4294967295
 800b842:	bd38      	pop	{r3, r4, r5, pc}
 800b844:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b846:	b112      	cbz	r2, 800b84e <_raise_r+0x1e>
 800b848:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b84c:	b94b      	cbnz	r3, 800b862 <_raise_r+0x32>
 800b84e:	4628      	mov	r0, r5
 800b850:	f000 f830 	bl	800b8b4 <_getpid_r>
 800b854:	4622      	mov	r2, r4
 800b856:	4601      	mov	r1, r0
 800b858:	4628      	mov	r0, r5
 800b85a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b85e:	f000 b817 	b.w	800b890 <_kill_r>
 800b862:	2b01      	cmp	r3, #1
 800b864:	d00a      	beq.n	800b87c <_raise_r+0x4c>
 800b866:	1c59      	adds	r1, r3, #1
 800b868:	d103      	bne.n	800b872 <_raise_r+0x42>
 800b86a:	2316      	movs	r3, #22
 800b86c:	6003      	str	r3, [r0, #0]
 800b86e:	2001      	movs	r0, #1
 800b870:	e7e7      	b.n	800b842 <_raise_r+0x12>
 800b872:	2100      	movs	r1, #0
 800b874:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b878:	4620      	mov	r0, r4
 800b87a:	4798      	blx	r3
 800b87c:	2000      	movs	r0, #0
 800b87e:	e7e0      	b.n	800b842 <_raise_r+0x12>

0800b880 <raise>:
 800b880:	4b02      	ldr	r3, [pc, #8]	@ (800b88c <raise+0xc>)
 800b882:	4601      	mov	r1, r0
 800b884:	6818      	ldr	r0, [r3, #0]
 800b886:	f7ff bfd3 	b.w	800b830 <_raise_r>
 800b88a:	bf00      	nop
 800b88c:	20000020 	.word	0x20000020

0800b890 <_kill_r>:
 800b890:	b538      	push	{r3, r4, r5, lr}
 800b892:	4d07      	ldr	r5, [pc, #28]	@ (800b8b0 <_kill_r+0x20>)
 800b894:	2300      	movs	r3, #0
 800b896:	4604      	mov	r4, r0
 800b898:	4608      	mov	r0, r1
 800b89a:	4611      	mov	r1, r2
 800b89c:	602b      	str	r3, [r5, #0]
 800b89e:	f7f8 fd8d 	bl	80043bc <_kill>
 800b8a2:	1c43      	adds	r3, r0, #1
 800b8a4:	d102      	bne.n	800b8ac <_kill_r+0x1c>
 800b8a6:	682b      	ldr	r3, [r5, #0]
 800b8a8:	b103      	cbz	r3, 800b8ac <_kill_r+0x1c>
 800b8aa:	6023      	str	r3, [r4, #0]
 800b8ac:	bd38      	pop	{r3, r4, r5, pc}
 800b8ae:	bf00      	nop
 800b8b0:	200015b4 	.word	0x200015b4

0800b8b4 <_getpid_r>:
 800b8b4:	f7f8 bd7a 	b.w	80043ac <_getpid>

0800b8b8 <__swhatbuf_r>:
 800b8b8:	b570      	push	{r4, r5, r6, lr}
 800b8ba:	460c      	mov	r4, r1
 800b8bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8c0:	2900      	cmp	r1, #0
 800b8c2:	b096      	sub	sp, #88	@ 0x58
 800b8c4:	4615      	mov	r5, r2
 800b8c6:	461e      	mov	r6, r3
 800b8c8:	da0d      	bge.n	800b8e6 <__swhatbuf_r+0x2e>
 800b8ca:	89a3      	ldrh	r3, [r4, #12]
 800b8cc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b8d0:	f04f 0100 	mov.w	r1, #0
 800b8d4:	bf14      	ite	ne
 800b8d6:	2340      	movne	r3, #64	@ 0x40
 800b8d8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b8dc:	2000      	movs	r0, #0
 800b8de:	6031      	str	r1, [r6, #0]
 800b8e0:	602b      	str	r3, [r5, #0]
 800b8e2:	b016      	add	sp, #88	@ 0x58
 800b8e4:	bd70      	pop	{r4, r5, r6, pc}
 800b8e6:	466a      	mov	r2, sp
 800b8e8:	f000 f848 	bl	800b97c <_fstat_r>
 800b8ec:	2800      	cmp	r0, #0
 800b8ee:	dbec      	blt.n	800b8ca <__swhatbuf_r+0x12>
 800b8f0:	9901      	ldr	r1, [sp, #4]
 800b8f2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b8f6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b8fa:	4259      	negs	r1, r3
 800b8fc:	4159      	adcs	r1, r3
 800b8fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b902:	e7eb      	b.n	800b8dc <__swhatbuf_r+0x24>

0800b904 <__smakebuf_r>:
 800b904:	898b      	ldrh	r3, [r1, #12]
 800b906:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b908:	079d      	lsls	r5, r3, #30
 800b90a:	4606      	mov	r6, r0
 800b90c:	460c      	mov	r4, r1
 800b90e:	d507      	bpl.n	800b920 <__smakebuf_r+0x1c>
 800b910:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b914:	6023      	str	r3, [r4, #0]
 800b916:	6123      	str	r3, [r4, #16]
 800b918:	2301      	movs	r3, #1
 800b91a:	6163      	str	r3, [r4, #20]
 800b91c:	b003      	add	sp, #12
 800b91e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b920:	ab01      	add	r3, sp, #4
 800b922:	466a      	mov	r2, sp
 800b924:	f7ff ffc8 	bl	800b8b8 <__swhatbuf_r>
 800b928:	9f00      	ldr	r7, [sp, #0]
 800b92a:	4605      	mov	r5, r0
 800b92c:	4639      	mov	r1, r7
 800b92e:	4630      	mov	r0, r6
 800b930:	f7fe fec6 	bl	800a6c0 <_malloc_r>
 800b934:	b948      	cbnz	r0, 800b94a <__smakebuf_r+0x46>
 800b936:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b93a:	059a      	lsls	r2, r3, #22
 800b93c:	d4ee      	bmi.n	800b91c <__smakebuf_r+0x18>
 800b93e:	f023 0303 	bic.w	r3, r3, #3
 800b942:	f043 0302 	orr.w	r3, r3, #2
 800b946:	81a3      	strh	r3, [r4, #12]
 800b948:	e7e2      	b.n	800b910 <__smakebuf_r+0xc>
 800b94a:	89a3      	ldrh	r3, [r4, #12]
 800b94c:	6020      	str	r0, [r4, #0]
 800b94e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b952:	81a3      	strh	r3, [r4, #12]
 800b954:	9b01      	ldr	r3, [sp, #4]
 800b956:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b95a:	b15b      	cbz	r3, 800b974 <__smakebuf_r+0x70>
 800b95c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b960:	4630      	mov	r0, r6
 800b962:	f000 f81d 	bl	800b9a0 <_isatty_r>
 800b966:	b128      	cbz	r0, 800b974 <__smakebuf_r+0x70>
 800b968:	89a3      	ldrh	r3, [r4, #12]
 800b96a:	f023 0303 	bic.w	r3, r3, #3
 800b96e:	f043 0301 	orr.w	r3, r3, #1
 800b972:	81a3      	strh	r3, [r4, #12]
 800b974:	89a3      	ldrh	r3, [r4, #12]
 800b976:	431d      	orrs	r5, r3
 800b978:	81a5      	strh	r5, [r4, #12]
 800b97a:	e7cf      	b.n	800b91c <__smakebuf_r+0x18>

0800b97c <_fstat_r>:
 800b97c:	b538      	push	{r3, r4, r5, lr}
 800b97e:	4d07      	ldr	r5, [pc, #28]	@ (800b99c <_fstat_r+0x20>)
 800b980:	2300      	movs	r3, #0
 800b982:	4604      	mov	r4, r0
 800b984:	4608      	mov	r0, r1
 800b986:	4611      	mov	r1, r2
 800b988:	602b      	str	r3, [r5, #0]
 800b98a:	f7f8 fd77 	bl	800447c <_fstat>
 800b98e:	1c43      	adds	r3, r0, #1
 800b990:	d102      	bne.n	800b998 <_fstat_r+0x1c>
 800b992:	682b      	ldr	r3, [r5, #0]
 800b994:	b103      	cbz	r3, 800b998 <_fstat_r+0x1c>
 800b996:	6023      	str	r3, [r4, #0]
 800b998:	bd38      	pop	{r3, r4, r5, pc}
 800b99a:	bf00      	nop
 800b99c:	200015b4 	.word	0x200015b4

0800b9a0 <_isatty_r>:
 800b9a0:	b538      	push	{r3, r4, r5, lr}
 800b9a2:	4d06      	ldr	r5, [pc, #24]	@ (800b9bc <_isatty_r+0x1c>)
 800b9a4:	2300      	movs	r3, #0
 800b9a6:	4604      	mov	r4, r0
 800b9a8:	4608      	mov	r0, r1
 800b9aa:	602b      	str	r3, [r5, #0]
 800b9ac:	f7f8 fd76 	bl	800449c <_isatty>
 800b9b0:	1c43      	adds	r3, r0, #1
 800b9b2:	d102      	bne.n	800b9ba <_isatty_r+0x1a>
 800b9b4:	682b      	ldr	r3, [r5, #0]
 800b9b6:	b103      	cbz	r3, 800b9ba <_isatty_r+0x1a>
 800b9b8:	6023      	str	r3, [r4, #0]
 800b9ba:	bd38      	pop	{r3, r4, r5, pc}
 800b9bc:	200015b4 	.word	0x200015b4

0800b9c0 <_init>:
 800b9c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9c2:	bf00      	nop
 800b9c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9c6:	bc08      	pop	{r3}
 800b9c8:	469e      	mov	lr, r3
 800b9ca:	4770      	bx	lr

0800b9cc <_fini>:
 800b9cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9ce:	bf00      	nop
 800b9d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9d2:	bc08      	pop	{r3}
 800b9d4:	469e      	mov	lr, r3
 800b9d6:	4770      	bx	lr
