[12/20 12:08:41      0s] 
[12/20 12:08:41      0s] Cadence Innovus(TM) Implementation System.
[12/20 12:08:41      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/20 12:08:41      0s] 
[12/20 12:08:41      0s] Version:	v19.12-s087_1, built Mon Nov 11 17:32:01 PST 2019
[12/20 12:08:41      0s] Options:	-init ../source/project1.tcl -log project1.log 
[12/20 12:08:41      0s] Date:		Fri Dec 20 12:08:41 2024
[12/20 12:08:41      0s] Host:		viz-n1.crc.pitt.edu (x86_64 w/Linux 3.10.0-1160.99.1.el7.x86_64) (12cores*24cpus*Intel(R) Xeon(R) Gold 6226 CPU @ 2.70GHz 19712KB)
[12/20 12:08:41      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[12/20 12:08:41      0s] 
[12/20 12:08:41      0s] License:
[12/20 12:08:42      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[12/20 12:08:42      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/20 12:09:16     11s] @(#)CDS: Innovus v19.12-s087_1 (64bit) 11/11/2019 17:32 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/20 12:09:16     11s] @(#)CDS: NanoRoute 19.12-s087_1 NR191024-1807/19_12-UB (database version 18.20, 485.7.1) {superthreading v1.51}
[12/20 12:09:16     11s] @(#)CDS: AAE 19.12-s033 (64bit) 11/11/2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/20 12:09:16     11s] @(#)CDS: CTE 19.12-s033_1 () Oct 24 2019 14:09:28 ( )
[12/20 12:09:16     11s] @(#)CDS: SYNTECH 19.12-s008_1 () Oct  6 2019 23:25:36 ( )
[12/20 12:09:16     11s] @(#)CDS: CPE v19.12-s079
[12/20 12:09:16     11s] @(#)CDS: IQuantus/TQuantus 19.1.3-s095 (64bit) Fri Aug 30 18:16:09 PDT 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/20 12:09:16     11s] @(#)CDS: OA 22.60-p024 Thu Sep  5 03:05:12 2019
[12/20 12:09:16     11s] @(#)CDS: SGN 18.10-d003 (18-Jul-2018) (64 bit executable, Qt5.9.1)
[12/20 12:09:16     11s] @(#)CDS: RCDB 11.14.18
[12/20 12:09:16     11s] @(#)CDS: STYLUS 19.10-s011_1 (09/04/2019 02:55 PDT)
[12/20 12:09:16     11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_223455_viz-n1.crc.pitt.edu_swm58_1ty31f.

[12/20 12:09:16     11s] Change the soft stacksize limit to 0.2%RAM (384 mbytes). Set global soft_stack_size_limit to change the value.
[12/20 12:09:20     11s] 
[12/20 12:09:20     11s] **INFO:  MMMC transition support version v31-84 
[12/20 12:09:20     11s] 
[12/20 12:09:20     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/20 12:09:20     11s] <CMD> suppressMessage ENCEXT-2799
[12/20 12:09:20     11s] Sourcing file "../source/project1.tcl" ...
[12/20 12:09:20     11s] <CMD> setDesignMode -process 45
[12/20 12:09:20     11s] ##  Process: 45            (User Set)               
[12/20 12:09:20     11s] ##     Node: (not set)                           
[12/20 12:09:20     11s] 
##  Check design process and node:  
##  Design tech node is not set.

[12/20 12:09:20     11s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[12/20 12:09:20     11s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/20 12:09:20     11s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[12/20 12:09:20     11s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[12/20 12:09:20     11s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[12/20 12:09:20     11s] <CMD> set init_verilog /bgfs/ece2193-2024s/swm58/Project/source/MLP_no_sram_syn.v
[12/20 12:09:20     11s] <CMD> set init_top_cell MLP_no_sram
[12/20 12:09:20     11s] <CMD> set init_lef_file /bgfs/ece2193-2024s/kit/standardcell/lib/files/gscl45nm.lef
[12/20 12:09:20     11s] <CMD> set init_pwr_net VDD
[12/20 12:09:20     11s] <CMD> set init_gnd_net VSS
[12/20 12:09:20     11s] <CMD> init_design
[12/20 12:09:21     11s] 
[12/20 12:09:21     11s] Loading LEF file /bgfs/ece2193-2024s/kit/standardcell/lib/files/gscl45nm.lef ...
[12/20 12:09:21     11s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
[12/20 12:09:21     11s] Set DBUPerIGU to M2 pitch 380.
[12/20 12:09:21     11s] 
[12/20 12:09:21     11s] viaInitial starts at Fri Dec 20 12:09:21 2024
viaInitial ends at Fri Dec 20 12:09:21 2024

##  Check design process and node:  
##  Design tech node is not set.

[12/20 12:09:21     11s] *** End library_loading (cpu=0.00min, real=0.00min, mem=0.0M, fe_cpu=0.20min, fe_real=0.67min, fe_mem=606.7M) ***
[12/20 12:09:21     11s] #% Begin Load netlist data ... (date=12/20 12:09:21, mem=457.5M)
[12/20 12:09:21     11s] *** Begin netlist parsing (mem=606.7M) ***
[12/20 12:09:21     11s] Created 0 new cells from 0 timing libraries.
[12/20 12:09:21     11s] Reading netlist ...
[12/20 12:09:21     11s] Backslashed names will retain backslash and a trailing blank character.
[12/20 12:09:22     11s] Reading verilog netlist '/bgfs/ece2193-2024s/swm58/Project/source/MLP_no_sram_syn.v'
[12/20 12:09:22     12s] 
[12/20 12:09:22     12s] *** Memory Usage v#1 (Current mem = 619.711M, initial mem = 273.812M) ***
[12/20 12:09:22     12s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=619.7M) ***
[12/20 12:09:22     12s] #% End Load netlist data ... (date=12/20 12:09:22, total cpu=0:00:00.2, real=0:00:01.0, peak res=471.3M, current mem=470.7M)
[12/20 12:09:22     12s] Set top cell to MLP_no_sram.
[12/20 12:09:22     12s] Hooked 0 DB cells to tlib cells.
[12/20 12:09:22     12s] Starting recursive module instantiation check.
[12/20 12:09:22     12s] No recursion found.
[12/20 12:09:22     12s] Building hierarchical netlist for Cell MLP_no_sram ...
[12/20 12:09:23     12s] *** Netlist is unique.
[12/20 12:09:23     12s] Set DBUPerIGU to techSite CoreSite width 760.
[12/20 12:09:23     12s] Setting Std. cell height to 4940 DBU (smallest netlist inst).
[12/20 12:09:23     12s] ** info: there are 34 modules.
[12/20 12:09:23     12s] ** info: there are 26670 stdCell insts.
[12/20 12:09:23     12s] 
[12/20 12:09:23     12s] *** Memory Usage v#1 (Current mem = 679.141M, initial mem = 273.812M) ***
[12/20 12:09:23     12s] Horizontal Layer M1 offset = 190 (guessed)
[12/20 12:09:23     12s] Vertical Layer M2 offset = 190 (guessed)
[12/20 12:09:23     12s] Suggestion: specify LAYER OFFSET in LEF file
[12/20 12:09:23     12s] Reason: hard to extract LAYER OFFSET from standard cells
[12/20 12:09:23     12s] Generated pitch 1.68 in metal10 is different from 1.71 defined in technology file in preferred direction.
[12/20 12:09:23     12s] Generated pitch 0.84 in metal8 is different from 0.855 defined in technology file in preferred direction.
[12/20 12:09:23     12s] Generated pitch 0.95 in metal7 is different from 0.855 defined in technology file in preferred direction.
[12/20 12:09:23     12s] Generated pitch 0.28 in metal6 is different from 0.285 defined in technology file in preferred direction.
[12/20 12:09:23     12s] Generated pitch 0.28 in metal4 is different from 0.285 defined in technology file in preferred direction.
[12/20 12:09:23     12s] Set Default Net Delay as 1000 ps.
[12/20 12:09:23     12s] Set Default Net Load as 0.5 pF. 
[12/20 12:09:23     12s] Set Default Input Pin Transition as 0.1 ps.
[12/20 12:09:23     12s] **WARN: (IMPSYT-7328):	The design has been initialized in physical-only mode because the init_mmmc_file global variable was not defined. Timing analysis will not be possible within this session. You can only use commands that do not depend on timing data. If you need to use timing, you need to restart with an init_mmmc_file to define the timing setup, or you can save this design and use restoreDesign -mmmc_file <viewDef.tcl> to add the timing setup information.
[12/20 12:09:23     12s] Extraction setup Started 
[12/20 12:09:23     12s] 
[12/20 12:09:23     12s] *** Summary of all messages that are not suppressed in this session:
[12/20 12:09:23     12s] Severity  ID               Count  Summary                                  
[12/20 12:09:23     12s] WARNING   IMPLF-155            1  ViaRule only supports routing/cut layer,...
[12/20 12:09:23     12s] WARNING   IMPSYT-7328          1  The design has been initialized in physi...
[12/20 12:09:23     12s] *** Message Summary: 2 warning(s), 0 error(s)
[12/20 12:09:23     12s] 
[12/20 12:09:23     12s] <CMD> setDrawView fplan
[12/20 12:09:23     12s] <CMD> floorPlan -flip s -r 1.2 0.7 5 5 5 5
[12/20 12:09:23     12s] Horizontal Layer M1 offset = 190 (guessed)
[12/20 12:09:23     12s] Vertical Layer M2 offset = 190 (guessed)
[12/20 12:09:23     12s] Suggestion: specify LAYER OFFSET in LEF file
[12/20 12:09:23     12s] Reason: hard to extract LAYER OFFSET from standard cells
[12/20 12:09:23     12s] Generated pitch 1.68 in metal10 is different from 1.71 defined in technology file in preferred direction.
[12/20 12:09:23     12s] Generated pitch 0.84 in metal8 is different from 0.855 defined in technology file in preferred direction.
[12/20 12:09:23     12s] Generated pitch 0.95 in metal7 is different from 0.855 defined in technology file in preferred direction.
[12/20 12:09:23     12s] Generated pitch 0.28 in metal6 is different from 0.285 defined in technology file in preferred direction.
[12/20 12:09:23     12s] Generated pitch 0.28 in metal4 is different from 0.285 defined in technology file in preferred direction.
[12/20 12:09:23     12s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/20 12:09:23     12s] <CMD> globalNetConnect VDD -type pgpin -pin vdd -all
[12/20 12:09:23     12s] <CMD> globalNetConnect VSS -type pgpin -pin gnd -all
[12/20 12:09:23     12s] <CMD> globalNetConnect VDD -type tiehi
[12/20 12:09:23     12s] <CMD> globalNetConnect VSS -type tielo
[12/20 12:09:23     12s] <CMD> applyGlobalNets
[12/20 12:09:23     12s] *** Checked 4 GNC rules.
[12/20 12:09:23     12s] *** Applying global-net connections...
[12/20 12:09:23     12s] net ignore based on current view = 0
[12/20 12:09:23     12s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[12/20 12:09:23     12s] <CMD> setAddRingMode -stacked_via_top_layer metal3 -stacked_via_bottom_layer metal1
[12/20 12:09:23     12s] <CMD> addRing -nets {VDD VSS} -type core_rings -around user_defined -center 0 -spacing 1 -width 1 -offset 1 -threshold auto -layer {top metal1 bottom metal1 left metal2 right metal2}
[12/20 12:09:23     12s] #% Begin addRing (date=12/20 12:09:23, mem=660.7M)
[12/20 12:09:23     12s] 
[12/20 12:09:23     12s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 842.3M)
[12/20 12:09:23     12s] Ring generation is complete.
[12/20 12:09:23     12s] vias are now being generated.
[12/20 12:09:23     12s] addRing created 8 wires.
[12/20 12:09:23     12s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/20 12:09:23     12s] +--------+----------------+----------------+
[12/20 12:09:23     12s] |  Layer |     Created    |     Deleted    |
[12/20 12:09:23     12s] +--------+----------------+----------------+
[12/20 12:09:23     12s] | metal1 |        4       |       NA       |
[12/20 12:09:23     12s] |  via1  |        8       |        0       |
[12/20 12:09:23     12s] | metal2 |        4       |       NA       |
[12/20 12:09:23     12s] +--------+----------------+----------------+
[12/20 12:09:23     12s] #% End addRing (date=12/20 12:09:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=662.7M, current mem=662.7M)
[12/20 12:09:23     12s] <CMD> sroute -connect {blockPin padPin padRing corePin floatingStripe} -allowJogging true -allowLayerChange true -blockPin useLef -targetViaLayerRange {metal1 metal5}
[12/20 12:09:23     12s] #% Begin sroute (date=12/20 12:09:23, mem=662.7M)
[12/20 12:09:23     12s] *** Begin SPECIAL ROUTE on Fri Dec 20 12:09:23 2024 ***
[12/20 12:09:23     12s] SPECIAL ROUTE ran on directory: /bgfs/ece2193-2024s/swm58/Project/apr
[12/20 12:09:23     12s] SPECIAL ROUTE ran on machine: viz-n1.crc.pitt.edu (Linux 3.10.0-1160.99.1.el7.x86_64 Xeon 3.50Ghz)
[12/20 12:09:23     12s] 
[12/20 12:09:23     12s] Begin option processing ...
[12/20 12:09:23     12s] srouteConnectPowerBump set to false
[12/20 12:09:23     12s] routeSpecial set to true
[12/20 12:09:23     12s] srouteBlockPin set to "useLef"
[12/20 12:09:23     12s] srouteBottomTargetLayerLimit set to 1
[12/20 12:09:23     12s] srouteConnectConverterPin set to false
[12/20 12:09:23     12s] srouteFollowCorePinEnd set to 3
[12/20 12:09:23     12s] srouteJogControl set to "preferWithChanges differentLayer"
[12/20 12:09:23     12s] sroutePadPinAllPorts set to true
[12/20 12:09:23     12s] sroutePreserveExistingRoutes set to true
[12/20 12:09:23     12s] srouteRoutePowerBarPortOnBothDir set to true
[12/20 12:09:23     12s] srouteTopTargetLayerLimit set to 5
[12/20 12:09:23     12s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1750.00 megs.
[12/20 12:09:23     12s] 
[12/20 12:09:23     12s] Reading DB technology information...
[12/20 12:09:23     12s] Finished reading DB technology information.
[12/20 12:09:23     12s] Reading floorplan and netlist information...
[12/20 12:09:23     12s] Finished reading floorplan and netlist information.
[12/20 12:09:23     12s] Read in 21 layers, 10 routing layers, 1 overlap layer
[12/20 12:09:23     12s] Read in 33 macros, 20 used
[12/20 12:09:23     12s] Read in 20 components
[12/20 12:09:23     12s]   20 core components: 20 unplaced, 0 placed, 0 fixed
[12/20 12:09:23     12s] Read in 697 logical pins
[12/20 12:09:23     12s] Read in 697 nets
[12/20 12:09:23     12s] Read in 2 special nets, 2 routed
[12/20 12:09:23     12s] Read in 40 terminals
[12/20 12:09:23     12s] Begin power routing ...
[12/20 12:09:23     12s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[12/20 12:09:23     12s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/20 12:09:23     12s] Type 'man IMPSR-1256' for more detail.
[12/20 12:09:23     12s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/20 12:09:23     12s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[12/20 12:09:23     12s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/20 12:09:23     12s] Type 'man IMPSR-1256' for more detail.
[12/20 12:09:23     12s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/20 12:09:23     12s] CPU time for FollowPin 0 seconds
[12/20 12:09:23     12s] CPU time for FollowPin 0 seconds
[12/20 12:09:23     12s]   Number of IO ports routed: 0
[12/20 12:09:23     12s]   Number of Block ports routed: 0
[12/20 12:09:23     12s]   Number of Stripe ports routed: 0
[12/20 12:09:23     12s]   Number of Core ports routed: 348
[12/20 12:09:23     12s]   Number of Pad ports routed: 0
[12/20 12:09:23     12s]   Number of Power Bump ports routed: 0
[12/20 12:09:23     12s]   Number of Followpin connections: 174
[12/20 12:09:23     12s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1762.00 megs.
[12/20 12:09:23     12s] 
[12/20 12:09:23     12s] 
[12/20 12:09:23     12s] 
[12/20 12:09:23     12s]  Begin updating DB with routing results ...
[12/20 12:09:23     12s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/20 12:09:23     12s] Pin and blockage extraction finished
[12/20 12:09:23     12s] 
[12/20 12:09:23     12s] sroute created 522 wires.
[12/20 12:09:23     12s] ViaGen created 348 vias, deleted 0 via to avoid violation.
[12/20 12:09:23     12s] +--------+----------------+----------------+
[12/20 12:09:23     12s] |  Layer |     Created    |     Deleted    |
[12/20 12:09:23     12s] +--------+----------------+----------------+
[12/20 12:09:23     12s] | metal1 |       522      |       NA       |
[12/20 12:09:23     12s] |  via1  |       348      |        0       |
[12/20 12:09:23     12s] +--------+----------------+----------------+
[12/20 12:09:23     12s] #% End sroute (date=12/20 12:09:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=677.7M, current mem=671.0M)
[12/20 12:09:23     12s] <CMD> editPin -side TOP -layer metal4 -fixedPin 1 -spreadType CENTER -spacing 0.75 -pin { weight_bias_mem_addr_o[*] weight_i[*] }
[12/20 12:09:23     12s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/20 12:09:23     12s] Successfully spread [266] pins.
[12/20 12:09:23     12s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 863.6M).
[12/20 12:09:23     12s] <CMD> editPin -side left -layer metal4 -fixedPin 1 -spreadType CENTER -spacing 0.75 -pin { img_mem_addr_o[*] image_i[*]  }
[12/20 12:09:23     12s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/20 12:09:23     12s] Successfully spread [261] pins.
[12/20 12:09:23     12s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 864.6M).
[12/20 12:09:23     12s] <CMD> editPin -side RIGHT -layer metal4 -fixedPin 1 -spreadType CENTER -spacing 0.75 -pin { dout_o[*] }
[12/20 12:09:23     12s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/20 12:09:23     12s] Successfully spread [160] pins.
[12/20 12:09:23     12s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 864.6M).
[12/20 12:09:23     12s] <CMD> editPin -side BOTTOM -layer metal4 -fixedPin 1 -spreadType RANGE -start {5 0} -end {22 0} -spreadDirection CounterClockwise -pin { clk rst_b start_layer1_i start_layer2_i weight_bias_mem_req_o weight_bias_mem_ack_i img_mem_req_o img_mem_ack_i layer1_done_o layer2_done_o}
[12/20 12:09:23     12s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/20 12:09:23     12s] Successfully spread [10] pins.
[12/20 12:09:23     12s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 864.6M).
[12/20 12:09:23     12s] <CMD> setPlaceMode -timingDriven true -congEffort auto -ignoreScan true
[12/20 12:09:23     12s] <CMD> specifyCellPad BUF* -left 2 -right 2
[12/20 12:09:23     12s] Specified Cell padding for [BUFX4].
[12/20 12:09:23     12s] Specified Cell padding for [BUFX2].
[12/20 12:09:23     12s] Added padding to 2 cells.
[12/20 12:09:23     12s] <CMD> place_design
[12/20 12:09:23     12s] -place_design_floorplan_mode false         # bool, default=false
[12/20 12:09:23     12s] **WARN: (IMPSP-9513):	Timing constraint file does not exist
[12/20 12:09:23     12s] **WARN: (IMPSP-9514):	Non-TimingDriven placement will be performed.
[12/20 12:09:23     12s] 
[12/20 12:09:23     12s] pdi colorize_geometry "" ""
[12/20 12:09:23     12s] 
[12/20 12:09:23     12s] ### Time Record (colorize_geometry) is installed.
[12/20 12:09:23     12s] #Start colorize_geometry on Fri Dec 20 12:09:23 2024
[12/20 12:09:23     12s] #
[12/20 12:09:23     12s] ### Time Record (Pre Callback) is installed.
[12/20 12:09:23     12s] ### Time Record (Pre Callback) is uninstalled.
[12/20 12:09:23     12s] ### Time Record (DB Import) is installed.
[12/20 12:09:23     12s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal4. This will cause routability problems for NanoRoute.
[12/20 12:09:23     12s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal6. This will cause routability problems for NanoRoute.
[12/20 12:09:23     12s] #WARNING (NRDB-976) The TRACK STEP 0.8400 for preferred direction tracks is smaller than the PITCH 0.8550 for LAYER metal8. This will cause routability problems for NanoRoute.
[12/20 12:09:23     12s] #WARNING (NRDB-976) The TRACK STEP 1.6800 for preferred direction tracks is smaller than the PITCH 1.7100 for LAYER metal10. This will cause routability problems for NanoRoute.
[12/20 12:09:23     12s] ### Time Record (DB Import) is uninstalled.
[12/20 12:09:23     12s] ### Time Record (Post Callback) is installed.
[12/20 12:09:23     12s] ### Time Record (Post Callback) is uninstalled.
[12/20 12:09:23     12s] #Cpu time = 00:00:00
[12/20 12:09:23     12s] #Elapsed time = 00:00:00
[12/20 12:09:23     12s] #Increased memory = -2.53 (MB)
[12/20 12:09:23     12s] #Total memory = 685.28 (MB)
[12/20 12:09:23     12s] #Peak memory = 687.85 (MB)
[12/20 12:09:23     12s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Fri Dec 20 12:09:23 2024
[12/20 12:09:23     12s] #
[12/20 12:09:23     12s] ### Time Record (colorize_geometry) is uninstalled.
[12/20 12:09:23     12s] ### 
[12/20 12:09:23     12s] ###   Scalability Statistics
[12/20 12:09:23     12s] ### 
[12/20 12:09:23     12s] ### ------------------------+----------------+----------------+----------------+
[12/20 12:09:23     12s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/20 12:09:23     12s] ### ------------------------+----------------+----------------+----------------+
[12/20 12:09:23     12s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/20 12:09:23     12s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/20 12:09:23     12s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/20 12:09:23     12s] ###   Entire Command        |        00:00:00|        00:00:00|             0.9|
[12/20 12:09:23     12s] ### ------------------------+----------------+----------------+----------------+
[12/20 12:09:23     12s] ### 
[12/20 12:09:23     12s] *** Starting placeDesign default flow ***
[12/20 12:09:23     12s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:865.6M
[12/20 12:09:23     12s] Deleted 0 physical inst  (cell - / prefix -).
[12/20 12:09:23     12s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.010, REAL:0.001, MEM:865.6M
[12/20 12:09:23     12s] INFO: #ExclusiveGroups=0
[12/20 12:09:23     12s] INFO: There are no Exclusive Groups.
[12/20 12:09:23     12s] *** Starting "NanoPlace(TM) placement v#6 (mem=865.6M)" ...
[12/20 12:09:23     12s] No user-set net weight.
[12/20 12:09:23     12s] Net fanout histogram:
[12/20 12:09:23     12s] 2		: 26793 (84.0%) nets
[12/20 12:09:23     12s] 3		: 2694 (8.4%) nets
[12/20 12:09:23     12s] 4     -	14	: 1899 (6.0%) nets
[12/20 12:09:23     12s] 15    -	39	: 518 (1.6%) nets
[12/20 12:09:23     12s] 40    -	79	: 3 (0.0%) nets
[12/20 12:09:23     12s] 80    -	159	: 0 (0.0%) nets
[12/20 12:09:23     12s] 160   -	319	: 0 (0.0%) nets
[12/20 12:09:23     12s] 320   -	639	: 0 (0.0%) nets
[12/20 12:09:23     12s] 640   -	1279	: 0 (0.0%) nets
[12/20 12:09:23     12s] 1280  -	2559	: 1 (0.0%) nets
[12/20 12:09:23     12s] 2560  -	5119	: 0 (0.0%) nets
[12/20 12:09:23     12s] 5120+		: 0 (0.0%) nets
[12/20 12:09:23     12s] no activity file in design. spp won't run.
[12/20 12:09:23     12s] Options: clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/20 12:09:23     12s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[12/20 12:09:23     12s] Define the scan chains before using this option.
[12/20 12:09:23     12s] Type 'man IMPSP-9042' for more detail.
[12/20 12:09:23     12s] #spOpts: N=45 
[12/20 12:09:23     12s] #std cell=26670 (0 fixed + 26670 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[12/20 12:09:23     12s] #ioInst=0 #net=31908 #term=89208 #term/net=2.80, #fixedIo=0, #floatIo=0, #fixedPin=697, #floatPin=0
[12/20 12:09:23     12s] stdCell: 26670 single + 0 double + 0 multi
[12/20 12:09:23     12s] Total standard cell length = 45.5230 (mm), area = 0.1124 (mm^2)
[12/20 12:09:23     12s] OPERPROF: Starting spInitSiteArr at level 1, MEM:868.6M
[12/20 12:09:23     12s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:868.6M
[12/20 12:09:24     12s] Core basic site is CoreSite
[12/20 12:09:24     12s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[12/20 12:09:24     12s] Use non-trimmed site array because memory saving is not enough.
[12/20 12:09:24     12s] SiteArray: non-trimmed site array dimensions = 173 x 944
[12/20 12:09:24     12s] SiteArray: use 708,608 bytes
[12/20 12:09:24     12s] SiteArray: current memory after site array memory allocation 869.3M
[12/20 12:09:24     12s] SiteArray: FP blocked sites are writable
[12/20 12:09:24     12s] Estimated cell power/ground rail width = 0.193 um
[12/20 12:09:24     12s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 12:09:24     12s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:869.3M
[12/20 12:09:24     12s] Process 522 wires and vias for routing blockage and capacity analysis
[12/20 12:09:24     12s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:869.3M
[12/20 12:09:24     12s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:869.3M
[12/20 12:09:24     12s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:869.3M
[12/20 12:09:24     12s] OPERPROF: Starting pre-place ADS at level 1, MEM:869.3M
[12/20 12:09:24     12s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:869.3M
[12/20 12:09:24     12s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:869.3M
[12/20 12:09:24     12s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:869.3M
[12/20 12:09:24     12s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:869.3M
[12/20 12:09:24     12s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:869.3M
[12/20 12:09:24     12s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.001, MEM:869.3M
[12/20 12:09:24     12s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:869.3M
[12/20 12:09:24     12s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:869.3M
[12/20 12:09:24     12s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:869.3M
[12/20 12:09:24     12s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.002, MEM:869.3M
[12/20 12:09:24     13s] ADSU 0.734 -> 0.742. GS 19.760
[12/20 12:09:24     13s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.040, REAL:0.038, MEM:869.3M
[12/20 12:09:24     13s] Average module density = 0.742.
[12/20 12:09:24     13s] Density for the design = 0.742.
[12/20 12:09:24     13s]        = stdcell_area 119798 sites (112442 um^2) / alloc_area 161452 sites (151538 um^2).
[12/20 12:09:24     13s] Pin Density = 0.5462.
[12/20 12:09:24     13s]             = total # of pins 89208 / total area 163312.
[12/20 12:09:24     13s] OPERPROF: Starting spMPad at level 1, MEM:869.3M
[12/20 12:09:24     13s] OPERPROF:   Starting spContextMPad at level 2, MEM:869.3M
[12/20 12:09:24     13s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:869.3M
[12/20 12:09:24     13s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.002, MEM:869.3M
[12/20 12:09:24     13s] Initial padding reaches pin density 1.000 for top
[12/20 12:09:24     13s] InitPadU 0.742 -> 0.950 for top
[12/20 12:09:24     13s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:869.3M
[12/20 12:09:24     13s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.002, MEM:869.3M
[12/20 12:09:24     13s] === lastAutoLevel = 9 
[12/20 12:09:24     13s] OPERPROF: Starting spInitNetWt at level 1, MEM:869.3M
[12/20 12:09:24     13s] 0 delay mode for cte enabled initNetWt.
[12/20 12:09:24     13s] no activity file in design. spp won't run.
[12/20 12:09:24     13s] [spp] 0
[12/20 12:09:24     13s] [adp] 0:1:1:3
[12/20 12:09:24     13s] 0 delay mode for cte disabled initNetWt.
[12/20 12:09:24     13s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.030, REAL:0.029, MEM:871.3M
[12/20 12:09:24     13s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/20 12:09:24     13s] OPERPROF: Starting npMain at level 1, MEM:871.3M
[12/20 12:09:25     13s] OPERPROF:   Starting npPlace at level 2, MEM:886.5M
[12/20 12:09:25     13s] Iteration  1: Total net bbox = 3.052e+05 (1.66e+05 1.39e+05)
[12/20 12:09:25     13s]               Est.  stn bbox = 3.281e+05 (1.80e+05 1.48e+05)
[12/20 12:09:25     13s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 907.5M
[12/20 12:09:25     13s] Iteration  2: Total net bbox = 3.052e+05 (1.66e+05 1.39e+05)
[12/20 12:09:25     13s]               Est.  stn bbox = 3.281e+05 (1.80e+05 1.48e+05)
[12/20 12:09:25     13s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 908.5M
[12/20 12:09:25     13s] exp_mt_sequential is set from setPlaceMode option to 1
[12/20 12:09:25     13s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/20 12:09:25     13s] place_exp_mt_interval set to default 32
[12/20 12:09:25     13s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/20 12:09:27     15s] Iteration  3: Total net bbox = 3.184e+05 (1.66e+05 1.53e+05)
[12/20 12:09:27     15s]               Est.  stn bbox = 3.788e+05 (1.99e+05 1.79e+05)
[12/20 12:09:27     15s]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 951.8M
[12/20 12:09:33     21s] Iteration  4: Total net bbox = 4.992e+05 (2.46e+05 2.53e+05)
[12/20 12:09:33     21s]               Est.  stn bbox = 6.044e+05 (3.00e+05 3.04e+05)
[12/20 12:09:33     21s]               cpu = 0:00:05.7 real = 0:00:06.0 mem = 952.1M
[12/20 12:09:39     27s] Iteration  5: Total net bbox = 4.707e+05 (2.32e+05 2.39e+05)
[12/20 12:09:39     27s]               Est.  stn bbox = 5.797e+05 (2.89e+05 2.90e+05)
[12/20 12:09:39     27s]               cpu = 0:00:05.7 real = 0:00:06.0 mem = 952.3M
[12/20 12:09:39     27s] OPERPROF:   Finished npPlace at level 2, CPU:13.680, REAL:14.321, MEM:952.3M
[12/20 12:09:39     27s] OPERPROF: Finished npMain at level 1, CPU:13.940, REAL:15.592, MEM:952.3M
[12/20 12:09:39     27s] OPERPROF: Starting npMain at level 1, MEM:952.3M
[12/20 12:09:40     27s] OPERPROF:   Starting npPlace at level 2, MEM:952.3M
[12/20 12:09:46     32s] Iteration  6: Total net bbox = 4.542e+05 (2.23e+05 2.32e+05)
[12/20 12:09:46     32s]               Est.  stn bbox = 5.651e+05 (2.80e+05 2.85e+05)
[12/20 12:09:46     33s]               cpu = 0:00:05.6 real = 0:00:06.0 mem = 957.4M
[12/20 12:09:46     33s] OPERPROF:   Finished npPlace at level 2, CPU:5.680, REAL:5.985, MEM:957.4M
[12/20 12:09:46     33s] OPERPROF: Finished npMain at level 1, CPU:5.960, REAL:6.275, MEM:957.4M
[12/20 12:09:46     33s] OPERPROF: Starting npCallHUMEst at level 1, MEM:957.4M
[12/20 12:09:46     33s] Starting Early Global Route rough congestion estimation: mem = 957.4M
[12/20 12:09:46     33s] (I)       Started Loading and Dumping File ( Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Reading DB...
[12/20 12:09:46     33s] (I)       Read data from FE... (mem=957.4M)
[12/20 12:09:46     33s] (I)       Read nodes and places... (mem=957.4M)
[12/20 12:09:46     33s] (I)       Done Read nodes and places (cpu=0.020s, mem=957.4M)
[12/20 12:09:46     33s] (I)       Read nets... (mem=957.4M)
[12/20 12:09:46     33s] (I)       Done Read nets (cpu=0.070s, mem=957.4M)
[12/20 12:09:46     33s] (I)       Done Read data from FE (cpu=0.090s, mem=957.4M)
[12/20 12:09:46     33s] (I)       before initializing RouteDB syMemory usage = 957.4 MB
[12/20 12:09:46     33s] (I)       Print mode             : 2
[12/20 12:09:46     33s] (I)       Stop if highly congested: false
[12/20 12:09:46     33s] (I)       Honor MSV route constraint: false
[12/20 12:09:46     33s] (I)       Maximum routing layer  : 127
[12/20 12:09:46     33s] (I)       Minimum routing layer  : 2
[12/20 12:09:46     33s] (I)       Supply scale factor H  : 1.00
[12/20 12:09:46     33s] (I)       Supply scale factor V  : 1.00
[12/20 12:09:46     33s] (I)       Tracks used by clock wire: 0
[12/20 12:09:46     33s] (I)       Reverse direction      : 
[12/20 12:09:46     33s] (I)       Honor partition pin guides: true
[12/20 12:09:46     33s] (I)       Route selected nets only: false
[12/20 12:09:46     33s] (I)       Route secondary PG pins: false
[12/20 12:09:46     33s] (I)       Second PG max fanout   : 2147483647
[12/20 12:09:46     33s] (I)       Assign partition pins  : false
[12/20 12:09:46     33s] (I)       Support large GCell    : true
[12/20 12:09:46     33s] (I)       Number of rows per GCell: 10
[12/20 12:09:46     33s] (I)       Max num rows per GCell : 32
[12/20 12:09:46     33s] (I)       Apply function for special wires: true
[12/20 12:09:46     33s] (I)       Layer by layer blockage reading: true
[12/20 12:09:46     33s] (I)       Offset calculation fix : true
[12/20 12:09:46     33s] (I)       Route stripe layer range: 
[12/20 12:09:46     33s] (I)       Honor partition fences : 
[12/20 12:09:46     33s] (I)       Honor partition pin    : 
[12/20 12:09:46     33s] (I)       Honor partition fences with feedthrough: 
[12/20 12:09:46     33s] (I)       Counted 886 PG shapes. We will not process PG shapes layer by layer.
[12/20 12:09:46     33s] (I)       build grid graph
[12/20 12:09:46     33s] (I)       build grid graph start
[12/20 12:09:46     33s] [NR-eGR] Track table information for default rule: 
[12/20 12:09:46     33s] [NR-eGR] metal1 has no routable track
[12/20 12:09:46     33s] [NR-eGR] metal2 has single uniform track structure
[12/20 12:09:46     33s] [NR-eGR] metal3 has single uniform track structure
[12/20 12:09:46     33s] [NR-eGR] metal4 has single uniform track structure
[12/20 12:09:46     33s] [NR-eGR] metal5 has single uniform track structure
[12/20 12:09:46     33s] [NR-eGR] metal6 has single uniform track structure
[12/20 12:09:46     33s] [NR-eGR] metal7 has single uniform track structure
[12/20 12:09:46     33s] [NR-eGR] metal8 has single uniform track structure
[12/20 12:09:46     33s] [NR-eGR] metal9 has single uniform track structure
[12/20 12:09:46     33s] [NR-eGR] metal10 has single uniform track structure
[12/20 12:09:46     33s] (I)       build grid graph end
[12/20 12:09:46     33s] (I)       ===========================================================================
[12/20 12:09:46     33s] (I)       == Report All Rule Vias ==
[12/20 12:09:46     33s] (I)       ===========================================================================
[12/20 12:09:46     33s] (I)        Via Rule : (Default)
[12/20 12:09:46     33s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/20 12:09:46     33s] (I)       ---------------------------------------------------------------------------
[12/20 12:09:46     33s] (I)        1   10 : M2_M1_viaB                  1 : M2_M1_via                
[12/20 12:09:46     33s] (I)        2   12 : M3_M2_viaB                  2 : M3_M2_via                
[12/20 12:09:46     33s] (I)        3   14 : M4_M3_viaB                  3 : M4_M3_via                
[12/20 12:09:46     33s] (I)        4    4 : M5_M4_via                   4 : M5_M4_via                
[12/20 12:09:46     33s] (I)        5    5 : M6_M5_via                   5 : M6_M5_via                
[12/20 12:09:46     33s] (I)        6    6 : M7_M6_via                   6 : M7_M6_via                
[12/20 12:09:46     33s] (I)        7    7 : M8_M7_via                   7 : M8_M7_via                
[12/20 12:09:46     33s] (I)        8    8 : M9_M8_via                   8 : M9_M8_via                
[12/20 12:09:46     33s] (I)        9    9 : M10_M9_via                  9 : M10_M9_via               
[12/20 12:09:46     33s] (I)       10    0 : ---                         0 : ---                      
[12/20 12:09:46     33s] (I)       ===========================================================================
[12/20 12:09:46     33s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Num PG vias on layer 1 : 0
[12/20 12:09:46     33s] (I)       Num PG vias on layer 2 : 0
[12/20 12:09:46     33s] (I)       Num PG vias on layer 3 : 0
[12/20 12:09:46     33s] (I)       Num PG vias on layer 4 : 0
[12/20 12:09:46     33s] (I)       Num PG vias on layer 5 : 0
[12/20 12:09:46     33s] (I)       Num PG vias on layer 6 : 0
[12/20 12:09:46     33s] (I)       Num PG vias on layer 7 : 0
[12/20 12:09:46     33s] (I)       Num PG vias on layer 8 : 0
[12/20 12:09:46     33s] (I)       Num PG vias on layer 9 : 0
[12/20 12:09:46     33s] (I)       Num PG vias on layer 10 : 0
[12/20 12:09:46     33s] [NR-eGR] Read 360 PG shapes
[12/20 12:09:46     33s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] [NR-eGR] #Routing Blockages  : 0
[12/20 12:09:46     33s] [NR-eGR] #Instance Blockages : 6797
[12/20 12:09:46     33s] [NR-eGR] #PG Blockages       : 360
[12/20 12:09:46     33s] [NR-eGR] #Bump Blockages     : 0
[12/20 12:09:46     33s] [NR-eGR] #Boundary Blockages : 0
[12/20 12:09:46     33s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/20 12:09:46     33s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/20 12:09:46     33s] (I)       readDataFromPlaceDB
[12/20 12:09:46     33s] (I)       Read net information..
[12/20 12:09:46     33s] [NR-eGR] Read numTotalNets=31908  numIgnoredNets=0
[12/20 12:09:46     33s] (I)       Read testcase time = 0.010 seconds
[12/20 12:09:46     33s] 
[12/20 12:09:46     33s] (I)       early_global_route_priority property id does not exist.
[12/20 12:09:46     33s] (I)       Start initializing grid graph
[12/20 12:09:46     33s] (I)       End initializing grid graph
[12/20 12:09:46     33s] (I)       Model blockages into capacity
[12/20 12:09:46     33s] (I)       Read Num Blocks=11717  Num Prerouted Wires=0  Num CS=0
[12/20 12:09:46     33s] (I)       Started Modeling ( Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Started Modeling Layer 1 ( Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Started Modeling Layer 2 ( Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Layer 1 (V) : #blockages 11717 : #preroutes 0
[12/20 12:09:46     33s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Started Modeling Layer 3 ( Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[12/20 12:09:46     33s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Started Modeling Layer 4 ( Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[12/20 12:09:46     33s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Started Modeling Layer 5 ( Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[12/20 12:09:46     33s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Started Modeling Layer 6 ( Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/20 12:09:46     33s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Started Modeling Layer 7 ( Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/20 12:09:46     33s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Started Modeling Layer 8 ( Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/20 12:09:46     33s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Started Modeling Layer 9 ( Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[12/20 12:09:46     33s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Started Modeling Layer 10 ( Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[12/20 12:09:46     33s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Number of ignored nets = 0
[12/20 12:09:46     33s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/20 12:09:46     33s] (I)       Number of clock nets = 0.  Ignored: No
[12/20 12:09:46     33s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/20 12:09:46     33s] (I)       Number of special nets = 0.  Ignored: Yes
[12/20 12:09:46     33s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/20 12:09:46     33s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/20 12:09:46     33s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/20 12:09:46     33s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/20 12:09:46     33s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/20 12:09:46     33s] (I)       Before initializing earlyGlobalRoute syMemory usage = 957.4 MB
[12/20 12:09:46     33s] (I)       Ndr track 0 does not exist
[12/20 12:09:46     33s] (I)       Layer1  viaCost=200.00
[12/20 12:09:46     33s] (I)       Layer2  viaCost=200.00
[12/20 12:09:46     33s] (I)       Layer3  viaCost=200.00
[12/20 12:09:46     33s] (I)       Layer4  viaCost=100.00
[12/20 12:09:46     33s] (I)       Layer5  viaCost=100.00
[12/20 12:09:46     33s] (I)       Layer6  viaCost=100.00
[12/20 12:09:46     33s] (I)       Layer7  viaCost=100.00
[12/20 12:09:46     33s] (I)       Layer8  viaCost=100.00
[12/20 12:09:46     33s] (I)       Layer9  viaCost=100.00
[12/20 12:09:46     33s] (I)       ---------------------Grid Graph Info--------------------
[12/20 12:09:46     33s] (I)       Routing area        : (0, 0) - (737960, 875140)
[12/20 12:09:46     33s] (I)       Core area           : (10260, 10260) - (727700, 864880)
[12/20 12:09:46     33s] (I)       Site width          :   760  (dbu)
[12/20 12:09:46     33s] (I)       Row height          :  4940  (dbu)
[12/20 12:09:46     33s] (I)       GCell width         : 49400  (dbu)
[12/20 12:09:46     33s] (I)       GCell height        : 49400  (dbu)
[12/20 12:09:46     33s] (I)       Grid                :    15    18    10
[12/20 12:09:46     33s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/20 12:09:46     33s] (I)       Vertical capacity   :     0 49400     0 49400     0 49400     0 49400     0 49400
[12/20 12:09:46     33s] (I)       Horizontal capacity :     0     0 49400     0 49400     0 49400     0 49400     0
[12/20 12:09:46     33s] (I)       Default wire width  :   130   140   140   280   280   280   800   800  1600  1600
[12/20 12:09:46     33s] (I)       Default wire space  :   130   150   140   280   280   280   800   800  1600  1600
[12/20 12:09:46     33s] (I)       Default wire pitch  :   260   290   280   560   560   560  1600  1600  3200  3200
[12/20 12:09:46     33s] (I)       Default pitch size  :   260   380   380   560   570   560  1900  1680  3420  3360
[12/20 12:09:46     33s] (I)       First track coord   :     0   190   190   750   760   750  2090  1870  3610  3550
[12/20 12:09:46     33s] (I)       Num tracks per GCell: 190.00 130.00 130.00 88.21 86.67 88.21 26.00 29.40 14.44 14.70
[12/20 12:09:46     33s] (I)       Total num of tracks :     0  1942  2303  1317  1534  1317   460   438   255   219
[12/20 12:09:46     33s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/20 12:09:46     33s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/20 12:09:46     33s] (I)       --------------------------------------------------------
[12/20 12:09:46     33s] 
[12/20 12:09:46     33s] [NR-eGR] ============ Routing rule table ============
[12/20 12:09:46     33s] [NR-eGR] Rule id: 0  Nets: 31908 
[12/20 12:09:46     33s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/20 12:09:46     33s] (I)       Pitch:  L1=260  L2=380  L3=380  L4=560  L5=570  L6=560  L7=1900  L8=1680  L9=3420  L10=3360
[12/20 12:09:46     33s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/20 12:09:46     33s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/20 12:09:46     33s] [NR-eGR] ========================================
[12/20 12:09:46     33s] [NR-eGR] 
[12/20 12:09:46     33s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/20 12:09:46     33s] (I)       blocked tracks on layer2 : = 11212 / 34956 (32.07%)
[12/20 12:09:46     33s] (I)       blocked tracks on layer3 : = 0 / 34545 (0.00%)
[12/20 12:09:46     33s] (I)       blocked tracks on layer4 : = 0 / 23706 (0.00%)
[12/20 12:09:46     33s] (I)       blocked tracks on layer5 : = 0 / 23010 (0.00%)
[12/20 12:09:46     33s] (I)       blocked tracks on layer6 : = 0 / 23706 (0.00%)
[12/20 12:09:46     33s] (I)       blocked tracks on layer7 : = 0 / 6900 (0.00%)
[12/20 12:09:46     33s] (I)       blocked tracks on layer8 : = 0 / 7884 (0.00%)
[12/20 12:09:46     33s] (I)       blocked tracks on layer9 : = 0 / 3825 (0.00%)
[12/20 12:09:46     33s] (I)       blocked tracks on layer10 : = 0 / 3942 (0.00%)
[12/20 12:09:46     33s] (I)       After initializing earlyGlobalRoute syMemory usage = 957.4 MB
[12/20 12:09:46     33s] (I)       Finished Loading and Dumping File ( CPU: 0.12 sec, Real: 0.14 sec, Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       ============= Initialization =============
[12/20 12:09:46     33s] (I)       numLocalWires=90082  numGlobalNetBranches=18376  numLocalNetBranches=26693
[12/20 12:09:46     33s] (I)       totalPins=89208  totalGlobalPin=20092 (22.52%)
[12/20 12:09:46     33s] (I)       Started Build MST ( Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Generate topology with single threads
[12/20 12:09:46     33s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       total 2D Cap : 159071 = (68280 H, 90791 V)
[12/20 12:09:46     33s] (I)       ============  Phase 1a Route ============
[12/20 12:09:46     33s] (I)       Started Phase 1a ( Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/20 12:09:46     33s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 957.37 MB )
[12/20 12:09:46     33s] (I)       Usage: 20129 = (9780 H, 10349 V) = (14.32% H, 11.40% V) = (2.416e+05um H, 2.556e+05um V)
[12/20 12:09:46     33s] (I)       
[12/20 12:09:46     33s] (I)       ============  Phase 1b Route ============
[12/20 12:09:46     33s] (I)       Usage: 20129 = (9780 H, 10349 V) = (14.32% H, 11.40% V) = (2.416e+05um H, 2.556e+05um V)
[12/20 12:09:46     33s] (I)       
[12/20 12:09:46     33s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/20 12:09:46     33s] 
[12/20 12:09:46     33s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/20 12:09:46     33s] Finished Early Global Route rough congestion estimation: mem = 957.4M
[12/20 12:09:46     33s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.150, REAL:0.172, MEM:957.4M
[12/20 12:09:46     33s] earlyGlobalRoute rough estimation gcell size 10 row height
[12/20 12:09:46     33s] OPERPROF: Starting CDPad at level 1, MEM:957.4M
[12/20 12:09:46     33s] CDPadU 0.950 -> 0.950. R=0.742, N=26670, GS=24.700
[12/20 12:09:46     33s] OPERPROF: Finished CDPad at level 1, CPU:0.070, REAL:0.075, MEM:957.4M
[12/20 12:09:46     33s] OPERPROF: Starting npMain at level 1, MEM:957.4M
[12/20 12:09:46     33s] OPERPROF:   Starting npPlace at level 2, MEM:957.4M
[12/20 12:09:46     33s] OPERPROF:   Finished npPlace at level 2, CPU:0.090, REAL:0.107, MEM:962.4M
[12/20 12:09:46     33s] OPERPROF: Finished npMain at level 1, CPU:0.380, REAL:0.409, MEM:962.4M
[12/20 12:09:46     33s] Global placement CDP skipped at cutLevel 7.
[12/20 12:09:46     33s] Iteration  7: Total net bbox = 4.620e+05 (2.28e+05 2.35e+05)
[12/20 12:09:46     33s]               Est.  stn bbox = 5.729e+05 (2.85e+05 2.88e+05)
[12/20 12:09:46     33s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 962.4M
[12/20 12:09:46     33s] Iteration  8: Total net bbox = 4.620e+05 (2.28e+05 2.35e+05)
[12/20 12:09:46     33s]               Est.  stn bbox = 5.729e+05 (2.85e+05 2.88e+05)
[12/20 12:09:46     33s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 962.4M
[12/20 12:09:46     33s] OPERPROF: Starting npMain at level 1, MEM:962.4M
[12/20 12:09:47     33s] OPERPROF:   Starting npPlace at level 2, MEM:962.4M
[12/20 12:09:54     40s] OPERPROF:   Finished npPlace at level 2, CPU:6.910, REAL:7.499, MEM:962.4M
[12/20 12:09:54     40s] OPERPROF: Finished npMain at level 1, CPU:7.200, REAL:7.793, MEM:962.4M
[12/20 12:09:54     40s] OPERPROF: Starting npCallHUMEst at level 1, MEM:962.4M
[12/20 12:09:54     40s] Starting Early Global Route rough congestion estimation: mem = 962.4M
[12/20 12:09:54     40s] (I)       Started Loading and Dumping File ( Curr Mem: 962.44 MB )
[12/20 12:09:54     40s] (I)       Reading DB...
[12/20 12:09:54     40s] (I)       Read data from FE... (mem=962.4M)
[12/20 12:09:54     40s] (I)       Read nodes and places... (mem=962.4M)
[12/20 12:09:54     40s] (I)       Done Read nodes and places (cpu=0.020s, mem=962.4M)
[12/20 12:09:54     40s] (I)       Read nets... (mem=962.4M)
[12/20 12:09:54     41s] (I)       Done Read nets (cpu=0.070s, mem=962.4M)
[12/20 12:09:54     41s] (I)       Done Read data from FE (cpu=0.090s, mem=962.4M)
[12/20 12:09:54     41s] (I)       before initializing RouteDB syMemory usage = 962.4 MB
[12/20 12:09:54     41s] (I)       Print mode             : 2
[12/20 12:09:54     41s] (I)       Stop if highly congested: false
[12/20 12:09:54     41s] (I)       Honor MSV route constraint: false
[12/20 12:09:54     41s] (I)       Maximum routing layer  : 127
[12/20 12:09:54     41s] (I)       Minimum routing layer  : 2
[12/20 12:09:54     41s] (I)       Supply scale factor H  : 1.00
[12/20 12:09:54     41s] (I)       Supply scale factor V  : 1.00
[12/20 12:09:54     41s] (I)       Tracks used by clock wire: 0
[12/20 12:09:54     41s] (I)       Reverse direction      : 
[12/20 12:09:54     41s] (I)       Honor partition pin guides: true
[12/20 12:09:54     41s] (I)       Route selected nets only: false
[12/20 12:09:54     41s] (I)       Route secondary PG pins: false
[12/20 12:09:54     41s] (I)       Second PG max fanout   : 2147483647
[12/20 12:09:54     41s] (I)       Assign partition pins  : false
[12/20 12:09:54     41s] (I)       Support large GCell    : true
[12/20 12:09:54     41s] (I)       Number of rows per GCell: 5
[12/20 12:09:54     41s] (I)       Max num rows per GCell : 32
[12/20 12:09:54     41s] (I)       Apply function for special wires: true
[12/20 12:09:54     41s] (I)       Layer by layer blockage reading: true
[12/20 12:09:54     41s] (I)       Offset calculation fix : true
[12/20 12:09:54     41s] (I)       Route stripe layer range: 
[12/20 12:09:54     41s] (I)       Honor partition fences : 
[12/20 12:09:54     41s] (I)       Honor partition pin    : 
[12/20 12:09:54     41s] (I)       Honor partition fences with feedthrough: 
[12/20 12:09:54     41s] (I)       Counted 886 PG shapes. We will not process PG shapes layer by layer.
[12/20 12:09:54     41s] (I)       build grid graph
[12/20 12:09:54     41s] (I)       build grid graph start
[12/20 12:09:54     41s] [NR-eGR] Track table information for default rule: 
[12/20 12:09:54     41s] [NR-eGR] metal1 has no routable track
[12/20 12:09:54     41s] [NR-eGR] metal2 has single uniform track structure
[12/20 12:09:54     41s] [NR-eGR] metal3 has single uniform track structure
[12/20 12:09:54     41s] [NR-eGR] metal4 has single uniform track structure
[12/20 12:09:54     41s] [NR-eGR] metal5 has single uniform track structure
[12/20 12:09:54     41s] [NR-eGR] metal6 has single uniform track structure
[12/20 12:09:54     41s] [NR-eGR] metal7 has single uniform track structure
[12/20 12:09:54     41s] [NR-eGR] metal8 has single uniform track structure
[12/20 12:09:54     41s] [NR-eGR] metal9 has single uniform track structure
[12/20 12:09:54     41s] [NR-eGR] metal10 has single uniform track structure
[12/20 12:09:54     41s] (I)       build grid graph end
[12/20 12:09:54     41s] (I)       ===========================================================================
[12/20 12:09:54     41s] (I)       == Report All Rule Vias ==
[12/20 12:09:54     41s] (I)       ===========================================================================
[12/20 12:09:54     41s] (I)        Via Rule : (Default)
[12/20 12:09:54     41s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/20 12:09:54     41s] (I)       ---------------------------------------------------------------------------
[12/20 12:09:54     41s] (I)        1   10 : M2_M1_viaB                  1 : M2_M1_via                
[12/20 12:09:54     41s] (I)        2   12 : M3_M2_viaB                  2 : M3_M2_via                
[12/20 12:09:54     41s] (I)        3   14 : M4_M3_viaB                  3 : M4_M3_via                
[12/20 12:09:54     41s] (I)        4    4 : M5_M4_via                   4 : M5_M4_via                
[12/20 12:09:54     41s] (I)        5    5 : M6_M5_via                   5 : M6_M5_via                
[12/20 12:09:54     41s] (I)        6    6 : M7_M6_via                   6 : M7_M6_via                
[12/20 12:09:54     41s] (I)        7    7 : M8_M7_via                   7 : M8_M7_via                
[12/20 12:09:54     41s] (I)        8    8 : M9_M8_via                   8 : M9_M8_via                
[12/20 12:09:54     41s] (I)        9    9 : M10_M9_via                  9 : M10_M9_via               
[12/20 12:09:54     41s] (I)       10    0 : ---                         0 : ---                      
[12/20 12:09:54     41s] (I)       ===========================================================================
[12/20 12:09:54     41s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Num PG vias on layer 1 : 0
[12/20 12:09:54     41s] (I)       Num PG vias on layer 2 : 0
[12/20 12:09:54     41s] (I)       Num PG vias on layer 3 : 0
[12/20 12:09:54     41s] (I)       Num PG vias on layer 4 : 0
[12/20 12:09:54     41s] (I)       Num PG vias on layer 5 : 0
[12/20 12:09:54     41s] (I)       Num PG vias on layer 6 : 0
[12/20 12:09:54     41s] (I)       Num PG vias on layer 7 : 0
[12/20 12:09:54     41s] (I)       Num PG vias on layer 8 : 0
[12/20 12:09:54     41s] (I)       Num PG vias on layer 9 : 0
[12/20 12:09:54     41s] (I)       Num PG vias on layer 10 : 0
[12/20 12:09:54     41s] [NR-eGR] Read 360 PG shapes
[12/20 12:09:54     41s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] [NR-eGR] #Routing Blockages  : 0
[12/20 12:09:54     41s] [NR-eGR] #Instance Blockages : 6797
[12/20 12:09:54     41s] [NR-eGR] #PG Blockages       : 360
[12/20 12:09:54     41s] [NR-eGR] #Bump Blockages     : 0
[12/20 12:09:54     41s] [NR-eGR] #Boundary Blockages : 0
[12/20 12:09:54     41s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/20 12:09:54     41s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/20 12:09:54     41s] (I)       readDataFromPlaceDB
[12/20 12:09:54     41s] (I)       Read net information..
[12/20 12:09:54     41s] [NR-eGR] Read numTotalNets=31908  numIgnoredNets=0
[12/20 12:09:54     41s] (I)       Read testcase time = 0.000 seconds
[12/20 12:09:54     41s] 
[12/20 12:09:54     41s] (I)       early_global_route_priority property id does not exist.
[12/20 12:09:54     41s] (I)       Start initializing grid graph
[12/20 12:09:54     41s] (I)       End initializing grid graph
[12/20 12:09:54     41s] (I)       Model blockages into capacity
[12/20 12:09:54     41s] (I)       Read Num Blocks=11717  Num Prerouted Wires=0  Num CS=0
[12/20 12:09:54     41s] (I)       Started Modeling ( Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Started Modeling Layer 1 ( Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Started Modeling Layer 2 ( Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Layer 1 (V) : #blockages 11717 : #preroutes 0
[12/20 12:09:54     41s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Started Modeling Layer 3 ( Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[12/20 12:09:54     41s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Started Modeling Layer 4 ( Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[12/20 12:09:54     41s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Started Modeling Layer 5 ( Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[12/20 12:09:54     41s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Started Modeling Layer 6 ( Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/20 12:09:54     41s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Started Modeling Layer 7 ( Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/20 12:09:54     41s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Started Modeling Layer 8 ( Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/20 12:09:54     41s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Started Modeling Layer 9 ( Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[12/20 12:09:54     41s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Started Modeling Layer 10 ( Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[12/20 12:09:54     41s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Number of ignored nets = 0
[12/20 12:09:54     41s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/20 12:09:54     41s] (I)       Number of clock nets = 0.  Ignored: No
[12/20 12:09:54     41s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/20 12:09:54     41s] (I)       Number of special nets = 0.  Ignored: Yes
[12/20 12:09:54     41s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/20 12:09:54     41s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/20 12:09:54     41s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/20 12:09:54     41s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/20 12:09:54     41s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/20 12:09:54     41s] (I)       Before initializing earlyGlobalRoute syMemory usage = 962.4 MB
[12/20 12:09:54     41s] (I)       Ndr track 0 does not exist
[12/20 12:09:54     41s] (I)       Layer1  viaCost=200.00
[12/20 12:09:54     41s] (I)       Layer2  viaCost=200.00
[12/20 12:09:54     41s] (I)       Layer3  viaCost=200.00
[12/20 12:09:54     41s] (I)       Layer4  viaCost=100.00
[12/20 12:09:54     41s] (I)       Layer5  viaCost=100.00
[12/20 12:09:54     41s] (I)       Layer6  viaCost=100.00
[12/20 12:09:54     41s] (I)       Layer7  viaCost=100.00
[12/20 12:09:54     41s] (I)       Layer8  viaCost=100.00
[12/20 12:09:54     41s] (I)       Layer9  viaCost=100.00
[12/20 12:09:54     41s] (I)       ---------------------Grid Graph Info--------------------
[12/20 12:09:54     41s] (I)       Routing area        : (0, 0) - (737960, 875140)
[12/20 12:09:54     41s] (I)       Core area           : (10260, 10260) - (727700, 864880)
[12/20 12:09:54     41s] (I)       Site width          :   760  (dbu)
[12/20 12:09:54     41s] (I)       Row height          :  4940  (dbu)
[12/20 12:09:54     41s] (I)       GCell width         : 24700  (dbu)
[12/20 12:09:54     41s] (I)       GCell height        : 24700  (dbu)
[12/20 12:09:54     41s] (I)       Grid                :    30    36    10
[12/20 12:09:54     41s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/20 12:09:54     41s] (I)       Vertical capacity   :     0 24700     0 24700     0 24700     0 24700     0 24700
[12/20 12:09:54     41s] (I)       Horizontal capacity :     0     0 24700     0 24700     0 24700     0 24700     0
[12/20 12:09:54     41s] (I)       Default wire width  :   130   140   140   280   280   280   800   800  1600  1600
[12/20 12:09:54     41s] (I)       Default wire space  :   130   150   140   280   280   280   800   800  1600  1600
[12/20 12:09:54     41s] (I)       Default wire pitch  :   260   290   280   560   560   560  1600  1600  3200  3200
[12/20 12:09:54     41s] (I)       Default pitch size  :   260   380   380   560   570   560  1900  1680  3420  3360
[12/20 12:09:54     41s] (I)       First track coord   :     0   190   190   750   760   750  2090  1870  3610  3550
[12/20 12:09:54     41s] (I)       Num tracks per GCell: 95.00 65.00 65.00 44.11 43.33 44.11 13.00 14.70  7.22  7.35
[12/20 12:09:54     41s] (I)       Total num of tracks :     0  1942  2303  1317  1534  1317   460   438   255   219
[12/20 12:09:54     41s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/20 12:09:54     41s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/20 12:09:54     41s] (I)       --------------------------------------------------------
[12/20 12:09:54     41s] 
[12/20 12:09:54     41s] [NR-eGR] ============ Routing rule table ============
[12/20 12:09:54     41s] [NR-eGR] Rule id: 0  Nets: 31908 
[12/20 12:09:54     41s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/20 12:09:54     41s] (I)       Pitch:  L1=260  L2=380  L3=380  L4=560  L5=570  L6=560  L7=1900  L8=1680  L9=3420  L10=3360
[12/20 12:09:54     41s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/20 12:09:54     41s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/20 12:09:54     41s] [NR-eGR] ========================================
[12/20 12:09:54     41s] [NR-eGR] 
[12/20 12:09:54     41s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/20 12:09:54     41s] (I)       blocked tracks on layer2 : = 17222 / 69912 (24.63%)
[12/20 12:09:54     41s] (I)       blocked tracks on layer3 : = 0 / 69090 (0.00%)
[12/20 12:09:54     41s] (I)       blocked tracks on layer4 : = 0 / 47412 (0.00%)
[12/20 12:09:54     41s] (I)       blocked tracks on layer5 : = 0 / 46020 (0.00%)
[12/20 12:09:54     41s] (I)       blocked tracks on layer6 : = 0 / 47412 (0.00%)
[12/20 12:09:54     41s] (I)       blocked tracks on layer7 : = 0 / 13800 (0.00%)
[12/20 12:09:54     41s] (I)       blocked tracks on layer8 : = 0 / 15768 (0.00%)
[12/20 12:09:54     41s] (I)       blocked tracks on layer9 : = 0 / 7650 (0.00%)
[12/20 12:09:54     41s] (I)       blocked tracks on layer10 : = 0 / 7884 (0.00%)
[12/20 12:09:54     41s] (I)       After initializing earlyGlobalRoute syMemory usage = 962.4 MB
[12/20 12:09:54     41s] (I)       Finished Loading and Dumping File ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       ============= Initialization =============
[12/20 12:09:54     41s] (I)       numLocalWires=74344  numGlobalNetBranches=15176  numLocalNetBranches=22024
[12/20 12:09:54     41s] (I)       totalPins=89208  totalGlobalPin=31790 (35.64%)
[12/20 12:09:54     41s] (I)       Started Build MST ( Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Generate topology with single threads
[12/20 12:09:54     41s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       total 2D Cap : 317926 = (136560 H, 181366 V)
[12/20 12:09:54     41s] (I)       ============  Phase 1a Route ============
[12/20 12:09:54     41s] (I)       Started Phase 1a ( Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/20 12:09:54     41s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 962.44 MB )
[12/20 12:09:54     41s] (I)       Usage: 42150 = (20472 H, 21678 V) = (14.99% H, 11.95% V) = (2.528e+05um H, 2.677e+05um V)
[12/20 12:09:54     41s] (I)       
[12/20 12:09:54     41s] (I)       ============  Phase 1b Route ============
[12/20 12:09:54     41s] (I)       Usage: 42150 = (20472 H, 21678 V) = (14.99% H, 11.95% V) = (2.528e+05um H, 2.677e+05um V)
[12/20 12:09:54     41s] (I)       
[12/20 12:09:54     41s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/20 12:09:54     41s] 
[12/20 12:09:54     41s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/20 12:09:54     41s] Finished Early Global Route rough congestion estimation: mem = 962.4M
[12/20 12:09:54     41s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.160, REAL:0.155, MEM:962.4M
[12/20 12:09:54     41s] earlyGlobalRoute rough estimation gcell size 5 row height
[12/20 12:09:54     41s] OPERPROF: Starting CDPad at level 1, MEM:962.4M
[12/20 12:09:54     41s] CDPadU 0.950 -> 0.950. R=0.742, N=26670, GS=12.350
[12/20 12:09:54     41s] OPERPROF: Finished CDPad at level 1, CPU:0.070, REAL:0.078, MEM:962.4M
[12/20 12:09:54     41s] OPERPROF: Starting npMain at level 1, MEM:962.4M
[12/20 12:09:55     41s] OPERPROF:   Starting npPlace at level 2, MEM:962.4M
[12/20 12:09:55     41s] OPERPROF:   Finished npPlace at level 2, CPU:0.070, REAL:0.066, MEM:962.4M
[12/20 12:09:55     41s] OPERPROF: Finished npMain at level 1, CPU:0.340, REAL:0.351, MEM:962.4M
[12/20 12:09:55     41s] Global placement CDP skipped at cutLevel 9.
[12/20 12:09:55     41s] Iteration  9: Total net bbox = 4.695e+05 (2.30e+05 2.39e+05)
[12/20 12:09:55     41s]               Est.  stn bbox = 5.840e+05 (2.90e+05 2.94e+05)
[12/20 12:09:55     41s]               cpu = 0:00:07.8 real = 0:00:09.0 mem = 962.4M
[12/20 12:09:55     41s] Iteration 10: Total net bbox = 4.695e+05 (2.30e+05 2.39e+05)
[12/20 12:09:55     41s]               Est.  stn bbox = 5.840e+05 (2.90e+05 2.94e+05)
[12/20 12:09:55     41s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 962.4M
[12/20 12:09:55     41s] OPERPROF: Starting npMain at level 1, MEM:962.4M
[12/20 12:09:55     41s] OPERPROF:   Starting npPlace at level 2, MEM:962.4M
[12/20 12:10:03     48s] OPERPROF:   Finished npPlace at level 2, CPU:6.970, REAL:7.462, MEM:962.4M
[12/20 12:10:03     48s] OPERPROF: Finished npMain at level 1, CPU:7.250, REAL:7.782, MEM:962.4M
[12/20 12:10:03     48s] OPERPROF: Starting npCallHUMEst at level 1, MEM:962.4M
[12/20 12:10:03     48s] Starting Early Global Route rough congestion estimation: mem = 962.4M
[12/20 12:10:03     48s] (I)       Started Loading and Dumping File ( Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       Reading DB...
[12/20 12:10:03     48s] (I)       Read data from FE... (mem=962.4M)
[12/20 12:10:03     48s] (I)       Read nodes and places... (mem=962.4M)
[12/20 12:10:03     48s] (I)       Done Read nodes and places (cpu=0.020s, mem=962.4M)
[12/20 12:10:03     48s] (I)       Read nets... (mem=962.4M)
[12/20 12:10:03     48s] (I)       Done Read nets (cpu=0.070s, mem=962.4M)
[12/20 12:10:03     48s] (I)       Done Read data from FE (cpu=0.090s, mem=962.4M)
[12/20 12:10:03     48s] (I)       before initializing RouteDB syMemory usage = 962.4 MB
[12/20 12:10:03     48s] (I)       Print mode             : 2
[12/20 12:10:03     48s] (I)       Stop if highly congested: false
[12/20 12:10:03     48s] (I)       Honor MSV route constraint: false
[12/20 12:10:03     48s] (I)       Maximum routing layer  : 127
[12/20 12:10:03     48s] (I)       Minimum routing layer  : 2
[12/20 12:10:03     48s] (I)       Supply scale factor H  : 1.00
[12/20 12:10:03     48s] (I)       Supply scale factor V  : 1.00
[12/20 12:10:03     48s] (I)       Tracks used by clock wire: 0
[12/20 12:10:03     48s] (I)       Reverse direction      : 
[12/20 12:10:03     48s] (I)       Honor partition pin guides: true
[12/20 12:10:03     48s] (I)       Route selected nets only: false
[12/20 12:10:03     48s] (I)       Route secondary PG pins: false
[12/20 12:10:03     48s] (I)       Second PG max fanout   : 2147483647
[12/20 12:10:03     48s] (I)       Assign partition pins  : false
[12/20 12:10:03     48s] (I)       Support large GCell    : true
[12/20 12:10:03     48s] (I)       Number of rows per GCell: 3
[12/20 12:10:03     48s] (I)       Max num rows per GCell : 32
[12/20 12:10:03     48s] (I)       Apply function for special wires: true
[12/20 12:10:03     48s] (I)       Layer by layer blockage reading: true
[12/20 12:10:03     48s] (I)       Offset calculation fix : true
[12/20 12:10:03     48s] (I)       Route stripe layer range: 
[12/20 12:10:03     48s] (I)       Honor partition fences : 
[12/20 12:10:03     48s] (I)       Honor partition pin    : 
[12/20 12:10:03     48s] (I)       Honor partition fences with feedthrough: 
[12/20 12:10:03     48s] (I)       Counted 886 PG shapes. We will not process PG shapes layer by layer.
[12/20 12:10:03     48s] (I)       build grid graph
[12/20 12:10:03     48s] (I)       build grid graph start
[12/20 12:10:03     48s] [NR-eGR] Track table information for default rule: 
[12/20 12:10:03     48s] [NR-eGR] metal1 has no routable track
[12/20 12:10:03     48s] [NR-eGR] metal2 has single uniform track structure
[12/20 12:10:03     48s] [NR-eGR] metal3 has single uniform track structure
[12/20 12:10:03     48s] [NR-eGR] metal4 has single uniform track structure
[12/20 12:10:03     48s] [NR-eGR] metal5 has single uniform track structure
[12/20 12:10:03     48s] [NR-eGR] metal6 has single uniform track structure
[12/20 12:10:03     48s] [NR-eGR] metal7 has single uniform track structure
[12/20 12:10:03     48s] [NR-eGR] metal8 has single uniform track structure
[12/20 12:10:03     48s] [NR-eGR] metal9 has single uniform track structure
[12/20 12:10:03     48s] [NR-eGR] metal10 has single uniform track structure
[12/20 12:10:03     48s] (I)       build grid graph end
[12/20 12:10:03     48s] (I)       ===========================================================================
[12/20 12:10:03     48s] (I)       == Report All Rule Vias ==
[12/20 12:10:03     48s] (I)       ===========================================================================
[12/20 12:10:03     48s] (I)        Via Rule : (Default)
[12/20 12:10:03     48s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/20 12:10:03     48s] (I)       ---------------------------------------------------------------------------
[12/20 12:10:03     48s] (I)        1   10 : M2_M1_viaB                  1 : M2_M1_via                
[12/20 12:10:03     48s] (I)        2   12 : M3_M2_viaB                  2 : M3_M2_via                
[12/20 12:10:03     48s] (I)        3   14 : M4_M3_viaB                  3 : M4_M3_via                
[12/20 12:10:03     48s] (I)        4    4 : M5_M4_via                   4 : M5_M4_via                
[12/20 12:10:03     48s] (I)        5    5 : M6_M5_via                   5 : M6_M5_via                
[12/20 12:10:03     48s] (I)        6    6 : M7_M6_via                   6 : M7_M6_via                
[12/20 12:10:03     48s] (I)        7    7 : M8_M7_via                   7 : M8_M7_via                
[12/20 12:10:03     48s] (I)        8    8 : M9_M8_via                   8 : M9_M8_via                
[12/20 12:10:03     48s] (I)        9    9 : M10_M9_via                  9 : M10_M9_via               
[12/20 12:10:03     48s] (I)       10    0 : ---                         0 : ---                      
[12/20 12:10:03     48s] (I)       ===========================================================================
[12/20 12:10:03     48s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       Num PG vias on layer 1 : 0
[12/20 12:10:03     48s] (I)       Num PG vias on layer 2 : 0
[12/20 12:10:03     48s] (I)       Num PG vias on layer 3 : 0
[12/20 12:10:03     48s] (I)       Num PG vias on layer 4 : 0
[12/20 12:10:03     48s] (I)       Num PG vias on layer 5 : 0
[12/20 12:10:03     48s] (I)       Num PG vias on layer 6 : 0
[12/20 12:10:03     48s] (I)       Num PG vias on layer 7 : 0
[12/20 12:10:03     48s] (I)       Num PG vias on layer 8 : 0
[12/20 12:10:03     48s] (I)       Num PG vias on layer 9 : 0
[12/20 12:10:03     48s] (I)       Num PG vias on layer 10 : 0
[12/20 12:10:03     48s] [NR-eGR] Read 360 PG shapes
[12/20 12:10:03     48s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] [NR-eGR] #Routing Blockages  : 0
[12/20 12:10:03     48s] [NR-eGR] #Instance Blockages : 6797
[12/20 12:10:03     48s] [NR-eGR] #PG Blockages       : 360
[12/20 12:10:03     48s] [NR-eGR] #Bump Blockages     : 0
[12/20 12:10:03     48s] [NR-eGR] #Boundary Blockages : 0
[12/20 12:10:03     48s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/20 12:10:03     48s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/20 12:10:03     48s] (I)       readDataFromPlaceDB
[12/20 12:10:03     48s] (I)       Read net information..
[12/20 12:10:03     48s] [NR-eGR] Read numTotalNets=31908  numIgnoredNets=0
[12/20 12:10:03     48s] (I)       Read testcase time = 0.010 seconds
[12/20 12:10:03     48s] 
[12/20 12:10:03     48s] (I)       early_global_route_priority property id does not exist.
[12/20 12:10:03     48s] (I)       Start initializing grid graph
[12/20 12:10:03     48s] (I)       End initializing grid graph
[12/20 12:10:03     48s] (I)       Model blockages into capacity
[12/20 12:10:03     48s] (I)       Read Num Blocks=11717  Num Prerouted Wires=0  Num CS=0
[12/20 12:10:03     48s] (I)       Started Modeling ( Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       Started Modeling Layer 1 ( Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       Started Modeling Layer 2 ( Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       Layer 1 (V) : #blockages 11717 : #preroutes 0
[12/20 12:10:03     48s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       Started Modeling Layer 3 ( Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[12/20 12:10:03     48s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       Started Modeling Layer 4 ( Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[12/20 12:10:03     48s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       Started Modeling Layer 5 ( Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[12/20 12:10:03     48s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       Started Modeling Layer 6 ( Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/20 12:10:03     48s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       Started Modeling Layer 7 ( Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/20 12:10:03     48s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       Started Modeling Layer 8 ( Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/20 12:10:03     48s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       Started Modeling Layer 9 ( Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[12/20 12:10:03     48s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       Started Modeling Layer 10 ( Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[12/20 12:10:03     48s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       Number of ignored nets = 0
[12/20 12:10:03     48s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/20 12:10:03     48s] (I)       Number of clock nets = 0.  Ignored: No
[12/20 12:10:03     48s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/20 12:10:03     48s] (I)       Number of special nets = 0.  Ignored: Yes
[12/20 12:10:03     48s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/20 12:10:03     48s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/20 12:10:03     48s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/20 12:10:03     48s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/20 12:10:03     48s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/20 12:10:03     48s] (I)       Before initializing earlyGlobalRoute syMemory usage = 962.4 MB
[12/20 12:10:03     48s] (I)       Ndr track 0 does not exist
[12/20 12:10:03     48s] (I)       Layer1  viaCost=200.00
[12/20 12:10:03     48s] (I)       Layer2  viaCost=200.00
[12/20 12:10:03     48s] (I)       Layer3  viaCost=200.00
[12/20 12:10:03     48s] (I)       Layer4  viaCost=100.00
[12/20 12:10:03     48s] (I)       Layer5  viaCost=100.00
[12/20 12:10:03     48s] (I)       Layer6  viaCost=100.00
[12/20 12:10:03     48s] (I)       Layer7  viaCost=100.00
[12/20 12:10:03     48s] (I)       Layer8  viaCost=100.00
[12/20 12:10:03     48s] (I)       Layer9  viaCost=100.00
[12/20 12:10:03     48s] (I)       ---------------------Grid Graph Info--------------------
[12/20 12:10:03     48s] (I)       Routing area        : (0, 0) - (737960, 875140)
[12/20 12:10:03     48s] (I)       Core area           : (10260, 10260) - (727700, 864880)
[12/20 12:10:03     48s] (I)       Site width          :   760  (dbu)
[12/20 12:10:03     48s] (I)       Row height          :  4940  (dbu)
[12/20 12:10:03     48s] (I)       GCell width         : 14820  (dbu)
[12/20 12:10:03     48s] (I)       GCell height        : 14820  (dbu)
[12/20 12:10:03     48s] (I)       Grid                :    50    60    10
[12/20 12:10:03     48s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/20 12:10:03     48s] (I)       Vertical capacity   :     0 14820     0 14820     0 14820     0 14820     0 14820
[12/20 12:10:03     48s] (I)       Horizontal capacity :     0     0 14820     0 14820     0 14820     0 14820     0
[12/20 12:10:03     48s] (I)       Default wire width  :   130   140   140   280   280   280   800   800  1600  1600
[12/20 12:10:03     48s] (I)       Default wire space  :   130   150   140   280   280   280   800   800  1600  1600
[12/20 12:10:03     48s] (I)       Default wire pitch  :   260   290   280   560   560   560  1600  1600  3200  3200
[12/20 12:10:03     48s] (I)       Default pitch size  :   260   380   380   560   570   560  1900  1680  3420  3360
[12/20 12:10:03     48s] (I)       First track coord   :     0   190   190   750   760   750  2090  1870  3610  3550
[12/20 12:10:03     48s] (I)       Num tracks per GCell: 57.00 39.00 39.00 26.46 26.00 26.46  7.80  8.82  4.33  4.41
[12/20 12:10:03     48s] (I)       Total num of tracks :     0  1942  2303  1317  1534  1317   460   438   255   219
[12/20 12:10:03     48s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/20 12:10:03     48s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/20 12:10:03     48s] (I)       --------------------------------------------------------
[12/20 12:10:03     48s] 
[12/20 12:10:03     48s] [NR-eGR] ============ Routing rule table ============
[12/20 12:10:03     48s] [NR-eGR] Rule id: 0  Nets: 31908 
[12/20 12:10:03     48s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/20 12:10:03     48s] (I)       Pitch:  L1=260  L2=380  L3=380  L4=560  L5=570  L6=560  L7=1900  L8=1680  L9=3420  L10=3360
[12/20 12:10:03     48s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/20 12:10:03     48s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/20 12:10:03     48s] [NR-eGR] ========================================
[12/20 12:10:03     48s] [NR-eGR] 
[12/20 12:10:03     48s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/20 12:10:03     48s] (I)       blocked tracks on layer2 : = 24059 / 116520 (20.65%)
[12/20 12:10:03     48s] (I)       blocked tracks on layer3 : = 0 / 115150 (0.00%)
[12/20 12:10:03     48s] (I)       blocked tracks on layer4 : = 0 / 79020 (0.00%)
[12/20 12:10:03     48s] (I)       blocked tracks on layer5 : = 0 / 76700 (0.00%)
[12/20 12:10:03     48s] (I)       blocked tracks on layer6 : = 0 / 79020 (0.00%)
[12/20 12:10:03     48s] (I)       blocked tracks on layer7 : = 0 / 23000 (0.00%)
[12/20 12:10:03     48s] (I)       blocked tracks on layer8 : = 0 / 26280 (0.00%)
[12/20 12:10:03     48s] (I)       blocked tracks on layer9 : = 0 / 12750 (0.00%)
[12/20 12:10:03     48s] (I)       blocked tracks on layer10 : = 0 / 13140 (0.00%)
[12/20 12:10:03     48s] (I)       After initializing earlyGlobalRoute syMemory usage = 962.4 MB
[12/20 12:10:03     48s] (I)       Finished Loading and Dumping File ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       ============= Initialization =============
[12/20 12:10:03     48s] (I)       numLocalWires=57727  numGlobalNetBranches=10903  numLocalNetBranches=17985
[12/20 12:10:03     48s] (I)       totalPins=89208  totalGlobalPin=43677 (48.96%)
[12/20 12:10:03     48s] (I)       Started Build MST ( Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       Generate topology with single threads
[12/20 12:10:03     48s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 962.44 MB )
[12/20 12:10:03     48s] (I)       total 2D Cap : 529333 = (227600 H, 301733 V)
[12/20 12:10:03     48s] (I)       ============  Phase 1a Route ============
[12/20 12:10:03     48s] (I)       Started Phase 1a ( Curr Mem: 962.44 MB )
[12/20 12:10:03     49s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 962.44 MB )
[12/20 12:10:03     49s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 962.44 MB )
[12/20 12:10:03     49s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/20 12:10:03     49s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 962.44 MB )
[12/20 12:10:03     49s] (I)       Usage: 71006 = (34378 H, 36628 V) = (15.10% H, 12.14% V) = (2.547e+05um H, 2.714e+05um V)
[12/20 12:10:03     49s] (I)       
[12/20 12:10:03     49s] (I)       ============  Phase 1b Route ============
[12/20 12:10:03     49s] (I)       Started Phase 1b ( Curr Mem: 962.44 MB )
[12/20 12:10:03     49s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 962.44 MB )
[12/20 12:10:03     49s] (I)       Usage: 71006 = (34378 H, 36628 V) = (15.10% H, 12.14% V) = (2.547e+05um H, 2.714e+05um V)
[12/20 12:10:03     49s] (I)       
[12/20 12:10:03     49s] (I)       earlyGlobalRoute overflow: 0.03% H + 0.00% V
[12/20 12:10:03     49s] 
[12/20 12:10:03     49s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.00% V
[12/20 12:10:03     49s] Finished Early Global Route rough congestion estimation: mem = 962.4M
[12/20 12:10:03     49s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.180, REAL:0.184, MEM:962.4M
[12/20 12:10:03     49s] earlyGlobalRoute rough estimation gcell size 3 row height
[12/20 12:10:03     49s] OPERPROF: Starting CDPad at level 1, MEM:962.4M
[12/20 12:10:03     49s] CDPadU 0.950 -> 0.950. R=0.742, N=26670, GS=7.410
[12/20 12:10:03     49s] OPERPROF: Finished CDPad at level 1, CPU:0.090, REAL:0.092, MEM:962.4M
[12/20 12:10:03     49s] OPERPROF: Starting npMain at level 1, MEM:962.4M
[12/20 12:10:03     49s] OPERPROF:   Starting npPlace at level 2, MEM:962.4M
[12/20 12:10:03     49s] OPERPROF:   Finished npPlace at level 2, CPU:0.080, REAL:0.082, MEM:962.4M
[12/20 12:10:03     49s] OPERPROF: Finished npMain at level 1, CPU:0.370, REAL:0.371, MEM:962.4M
[12/20 12:10:03     49s] Global placement CDP skipped at cutLevel 11.
[12/20 12:10:03     49s] Iteration 11: Total net bbox = 4.729e+05 (2.32e+05 2.41e+05)
[12/20 12:10:03     49s]               Est.  stn bbox = 5.889e+05 (2.92e+05 2.97e+05)
[12/20 12:10:03     49s]               cpu = 0:00:07.9 real = 0:00:08.0 mem = 962.4M
[12/20 12:10:03     49s] Iteration 12: Total net bbox = 4.729e+05 (2.32e+05 2.41e+05)
[12/20 12:10:03     49s]               Est.  stn bbox = 5.889e+05 (2.92e+05 2.97e+05)
[12/20 12:10:03     49s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 962.4M
[12/20 12:10:03     49s] OPERPROF: Starting npMain at level 1, MEM:962.4M
[12/20 12:10:04     49s] OPERPROF:   Starting npPlace at level 2, MEM:962.4M
[12/20 12:10:17     62s] OPERPROF:   Finished npPlace at level 2, CPU:12.720, REAL:13.170, MEM:962.4M
[12/20 12:10:17     62s] OPERPROF: Finished npMain at level 1, CPU:13.000, REAL:13.464, MEM:962.4M
[12/20 12:10:17     62s] Iteration 13: Total net bbox = 5.013e+05 (2.44e+05 2.58e+05)
[12/20 12:10:17     62s]               Est.  stn bbox = 6.178e+05 (3.05e+05 3.13e+05)
[12/20 12:10:17     62s]               cpu = 0:00:13.0 real = 0:00:14.0 mem = 962.4M
[12/20 12:10:17     62s] [adp] clock
[12/20 12:10:17     62s] [adp] weight, nr nets, wire length
[12/20 12:10:17     62s] [adp]      0        0  0.000000
[12/20 12:10:17     62s] [adp] data
[12/20 12:10:17     62s] [adp] weight, nr nets, wire length
[12/20 12:10:17     62s] [adp]      0    31908  501328.984500
[12/20 12:10:17     62s] [adp] 0.000000|0.000000|0.000000
[12/20 12:10:17     62s] Iteration 14: Total net bbox = 5.013e+05 (2.44e+05 2.58e+05)
[12/20 12:10:17     62s]               Est.  stn bbox = 6.178e+05 (3.05e+05 3.13e+05)
[12/20 12:10:17     62s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 962.4M
[12/20 12:10:17     62s] *** cost = 5.013e+05 (2.44e+05 2.58e+05) (cpu for global=0:00:49.5) real=0:00:53.0***
[12/20 12:10:17     62s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:962.4M
[12/20 12:10:17     62s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:961.8M
[12/20 12:10:17     62s] Solver runtime cpu: 0:00:44.5 real: 0:00:46.9
[12/20 12:10:17     62s] Core Placement runtime cpu: 0:00:48.4 real: 0:00:53.0
[12/20 12:10:17     62s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/20 12:10:17     62s] Type 'man IMPSP-9025' for more detail.
[12/20 12:10:17     62s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:961.8M
[12/20 12:10:17     62s] OPERPROF:   Starting DPlace-Init at level 2, MEM:961.8M
[12/20 12:10:17     62s] #spOpts: N=45 mergeVia=F 
[12/20 12:10:17     62s] All LLGs are deleted
[12/20 12:10:17     62s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:961.8M
[12/20 12:10:17     62s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:961.8M
[12/20 12:10:17     62s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:961.8M
[12/20 12:10:17     62s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:961.8M
[12/20 12:10:17     62s] Core basic site is CoreSite
[12/20 12:10:17     62s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[12/20 12:10:17     62s] SiteArray: non-trimmed site array dimensions = 173 x 944
[12/20 12:10:17     62s] SiteArray: use 708,608 bytes
[12/20 12:10:17     62s] SiteArray: current memory after site array memory allocation 962.4M
[12/20 12:10:17     62s] SiteArray: FP blocked sites are writable
[12/20 12:10:17     62s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 12:10:17     62s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:962.4M
[12/20 12:10:17     62s] Process 522 wires and vias for routing blockage and capacity analysis
[12/20 12:10:17     62s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:962.4M
[12/20 12:10:17     62s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:962.4M
[12/20 12:10:17     62s] OPERPROF:       Starting CMU at level 4, MEM:962.4M
[12/20 12:10:17     62s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:962.4M
[12/20 12:10:17     62s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.016, MEM:962.4M
[12/20 12:10:17     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=962.4MB).
[12/20 12:10:17     62s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.045, MEM:962.4M
[12/20 12:10:17     62s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.045, MEM:962.4M
[12/20 12:10:17     62s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.223455.1
[12/20 12:10:17     62s] OPERPROF: Starting RefinePlace at level 1, MEM:962.4M
[12/20 12:10:17     62s] *** Starting refinePlace (0:01:03 mem=962.4M) ***
[12/20 12:10:17     62s] Total net bbox length = 5.013e+05 (2.438e+05 2.575e+05) (ext = 6.928e+04)
[12/20 12:10:17     62s] Move report: placeLevelShifters moves 1372 insts, mean move: 0.76 um, max move: 0.76 um
[12/20 12:10:17     62s] 	Max move on inst (U740): (303.60, 82.95) --> (304.36, 82.95)
[12/20 12:10:17     62s] OPERPROF:   Starting CellHaloInit at level 2, MEM:962.4M
[12/20 12:10:17     62s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:962.4M
[12/20 12:10:17     62s] OPERPROF:   Starting CellHaloInit at level 2, MEM:962.4M
[12/20 12:10:17     62s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:962.4M
[12/20 12:10:17     62s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:962.4M
[12/20 12:10:17     62s] Starting refinePlace ...
[12/20 12:10:17     62s] ** Cut row section cpu time 0:00:00.0.
[12/20 12:10:17     62s]    Spread Effort: high, standalone mode, useDDP on.
[12/20 12:10:17     63s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=962.4MB) @(0:01:03 - 0:01:03).
[12/20 12:10:17     63s] Move report: preRPlace moves 26670 insts, mean move: 0.83 um, max move: 4.65 um
[12/20 12:10:17     63s] 	Max move on inst (U_DP_dp_cluster_2_add_10_root_add_87_G15_U1_11): (157.68, 285.12) --> (156.37, 281.77)
[12/20 12:10:17     63s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: FAX1
[12/20 12:10:17     63s] wireLenOptFixPriorityInst 0 inst fixed
[12/20 12:10:17     63s] Placement tweakage begins.
[12/20 12:10:17     63s] wire length = 5.776e+05
[12/20 12:10:20     65s] wire length = 5.716e+05
[12/20 12:10:20     66s] Placement tweakage ends.
[12/20 12:10:20     66s] Move report: tweak moves 7076 insts, mean move: 2.63 um, max move: 46.36 um
[12/20 12:10:20     66s] 	Max move on inst (U7065): (203.11, 103.93) --> (201.21, 59.47)
[12/20 12:10:20     66s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.9, real=0:00:03.0, mem=962.4MB) @(0:01:03 - 0:01:06).
[12/20 12:10:20     66s] 
[12/20 12:10:20     66s] Running Spiral with 1 thread in Normal Mode  fetchWidth=56 
[12/20 12:10:21     66s] Move report: legalization moves 2246 insts, mean move: 0.31 um, max move: 9.88 um
[12/20 12:10:21     66s] 	Max move on inst (U1314): (351.31, 212.61) --> (351.31, 202.73)
[12/20 12:10:21     66s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=962.4MB) @(0:01:06 - 0:01:06).
[12/20 12:10:21     66s] Move report: Detail placement moves 26670 insts, mean move: 1.38 um, max move: 46.12 um
[12/20 12:10:21     66s] 	Max move on inst (U7065): (203.17, 103.63) --> (201.21, 59.47)
[12/20 12:10:21     66s] 	Runtime: CPU: 0:00:03.5 REAL: 0:00:04.0 MEM: 962.4MB
[12/20 12:10:21     66s] Statistics of distance of Instance movement in refine placement:
[12/20 12:10:21     66s]   maximum (X+Y) =        46.12 um
[12/20 12:10:21     66s]   inst (U7065) with max move: (203.174, 103.63) -> (201.21, 59.47)
[12/20 12:10:21     66s]   mean    (X+Y) =         1.38 um
[12/20 12:10:21     66s] Summary Report:
[12/20 12:10:21     66s] Instances move: 26670 (out of 26670 movable)
[12/20 12:10:21     66s] Instances flipped: 0
[12/20 12:10:21     66s] Mean displacement: 1.38 um
[12/20 12:10:21     66s] Max displacement: 46.12 um (Instance: U7065) (203.174, 103.63) -> (201.21, 59.47)
[12/20 12:10:21     66s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[12/20 12:10:21     66s] Total instances moved : 26670
[12/20 12:10:21     66s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.550, REAL:3.559, MEM:962.4M
[12/20 12:10:21     66s] Total net bbox length = 5.027e+05 (2.423e+05 2.604e+05) (ext = 6.915e+04)
[12/20 12:10:21     66s] Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 962.4MB
[12/20 12:10:21     66s] [CPU] RefinePlace/total (cpu=0:00:03.6, real=0:00:04.0, mem=962.4MB) @(0:01:03 - 0:01:06).
[12/20 12:10:21     66s] *** Finished refinePlace (0:01:06 mem=962.4M) ***
[12/20 12:10:21     66s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.223455.1
[12/20 12:10:21     66s] OPERPROF: Finished RefinePlace at level 1, CPU:3.610, REAL:3.626, MEM:962.4M
[12/20 12:10:21     66s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:962.4M
[12/20 12:10:21     66s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.009, MEM:961.8M
[12/20 12:10:21     66s] All LLGs are deleted
[12/20 12:10:21     66s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:961.8M
[12/20 12:10:21     66s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:961.8M
[12/20 12:10:21     66s] *** End of Placement (cpu=0:00:53.5, real=0:00:58.0, mem=961.8M) ***
[12/20 12:10:21     66s] #spOpts: N=45 mergeVia=F 
[12/20 12:10:21     66s] OPERPROF: Starting spInitSiteArr at level 1, MEM:961.8M
[12/20 12:10:21     66s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:961.8M
[12/20 12:10:21     66s] Core basic site is CoreSite
[12/20 12:10:21     66s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[12/20 12:10:21     66s] SiteArray: non-trimmed site array dimensions = 173 x 944
[12/20 12:10:21     66s] SiteArray: use 708,608 bytes
[12/20 12:10:21     66s] SiteArray: current memory after site array memory allocation 962.4M
[12/20 12:10:21     66s] SiteArray: FP blocked sites are writable
[12/20 12:10:21     66s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 12:10:21     66s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:962.4M
[12/20 12:10:21     66s] Process 522 wires and vias for routing blockage and capacity analysis
[12/20 12:10:21     66s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:962.4M
[12/20 12:10:21     66s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:962.4M
[12/20 12:10:21     66s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:962.4M
[12/20 12:10:21     66s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:962.4M
[12/20 12:10:21     66s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.011, MEM:962.4M
[12/20 12:10:21     66s] default core: bins with density > 0.750 = 49.26 % ( 133 / 270 )
[12/20 12:10:21     66s] Density distribution unevenness ratio = 4.976%
[12/20 12:10:21     66s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:962.4M
[12/20 12:10:21     66s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:961.8M
[12/20 12:10:21     66s] All LLGs are deleted
[12/20 12:10:21     66s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:961.8M
[12/20 12:10:21     66s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:961.8M
[12/20 12:10:21     66s] 
[12/20 12:10:21     66s] Starting congRepair ...
[12/20 12:10:21     66s] User Input Parameters:
[12/20 12:10:21     66s] - Congestion Driven    : On
[12/20 12:10:21     66s] - Timing Driven        : Off
[12/20 12:10:21     66s] - Area-Violation Based : On
[12/20 12:10:21     66s] - Start Rollback Level : -5
[12/20 12:10:21     66s] - Legalized            : On
[12/20 12:10:21     66s] - Window Based         : Off
[12/20 12:10:21     66s] - eDen incr mode       : Off
[12/20 12:10:21     66s] 
[12/20 12:10:21     66s] Collecting buffer chain nets ...
[12/20 12:10:21     66s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:961.8M
[12/20 12:10:21     66s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.010, MEM:961.8M
[12/20 12:10:21     66s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:961.8M
[12/20 12:10:21     66s] Starting Early Global Route congestion estimation: mem = 961.8M
[12/20 12:10:21     66s] (I)       Started Loading and Dumping File ( Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Reading DB...
[12/20 12:10:21     66s] (I)       Read data from FE... (mem=961.8M)
[12/20 12:10:21     66s] (I)       Read nodes and places... (mem=961.8M)
[12/20 12:10:21     66s] (I)       Done Read nodes and places (cpu=0.020s, mem=961.8M)
[12/20 12:10:21     66s] (I)       Read nets... (mem=961.8M)
[12/20 12:10:21     66s] (I)       Done Read nets (cpu=0.060s, mem=961.8M)
[12/20 12:10:21     66s] (I)       Done Read data from FE (cpu=0.080s, mem=961.8M)
[12/20 12:10:21     66s] (I)       before initializing RouteDB syMemory usage = 961.8 MB
[12/20 12:10:21     66s] (I)       Honor MSV route constraint: false
[12/20 12:10:21     66s] (I)       Maximum routing layer  : 127
[12/20 12:10:21     66s] (I)       Minimum routing layer  : 2
[12/20 12:10:21     66s] (I)       Supply scale factor H  : 1.00
[12/20 12:10:21     66s] (I)       Supply scale factor V  : 1.00
[12/20 12:10:21     66s] (I)       Tracks used by clock wire: 0
[12/20 12:10:21     66s] (I)       Reverse direction      : 
[12/20 12:10:21     66s] (I)       Honor partition pin guides: true
[12/20 12:10:21     66s] (I)       Route selected nets only: false
[12/20 12:10:21     66s] (I)       Route secondary PG pins: false
[12/20 12:10:21     66s] (I)       Second PG max fanout   : 2147483647
[12/20 12:10:21     66s] (I)       Apply function for special wires: true
[12/20 12:10:21     66s] (I)       Layer by layer blockage reading: true
[12/20 12:10:21     66s] (I)       Offset calculation fix : true
[12/20 12:10:21     66s] (I)       Route stripe layer range: 
[12/20 12:10:21     66s] (I)       Honor partition fences : 
[12/20 12:10:21     66s] (I)       Honor partition pin    : 
[12/20 12:10:21     66s] (I)       Honor partition fences with feedthrough: 
[12/20 12:10:21     66s] (I)       Counted 886 PG shapes. We will not process PG shapes layer by layer.
[12/20 12:10:21     66s] (I)       build grid graph
[12/20 12:10:21     66s] (I)       build grid graph start
[12/20 12:10:21     66s] [NR-eGR] Track table information for default rule: 
[12/20 12:10:21     66s] [NR-eGR] metal1 has no routable track
[12/20 12:10:21     66s] [NR-eGR] metal2 has single uniform track structure
[12/20 12:10:21     66s] [NR-eGR] metal3 has single uniform track structure
[12/20 12:10:21     66s] [NR-eGR] metal4 has single uniform track structure
[12/20 12:10:21     66s] [NR-eGR] metal5 has single uniform track structure
[12/20 12:10:21     66s] [NR-eGR] metal6 has single uniform track structure
[12/20 12:10:21     66s] [NR-eGR] metal7 has single uniform track structure
[12/20 12:10:21     66s] [NR-eGR] metal8 has single uniform track structure
[12/20 12:10:21     66s] [NR-eGR] metal9 has single uniform track structure
[12/20 12:10:21     66s] [NR-eGR] metal10 has single uniform track structure
[12/20 12:10:21     66s] (I)       build grid graph end
[12/20 12:10:21     66s] (I)       ===========================================================================
[12/20 12:10:21     66s] (I)       == Report All Rule Vias ==
[12/20 12:10:21     66s] (I)       ===========================================================================
[12/20 12:10:21     66s] (I)        Via Rule : (Default)
[12/20 12:10:21     66s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/20 12:10:21     66s] (I)       ---------------------------------------------------------------------------
[12/20 12:10:21     66s] (I)        1   10 : M2_M1_viaB                  1 : M2_M1_via                
[12/20 12:10:21     66s] (I)        2   12 : M3_M2_viaB                  2 : M3_M2_via                
[12/20 12:10:21     66s] (I)        3   14 : M4_M3_viaB                  3 : M4_M3_via                
[12/20 12:10:21     66s] (I)        4    4 : M5_M4_via                   4 : M5_M4_via                
[12/20 12:10:21     66s] (I)        5    5 : M6_M5_via                   5 : M6_M5_via                
[12/20 12:10:21     66s] (I)        6    6 : M7_M6_via                   6 : M7_M6_via                
[12/20 12:10:21     66s] (I)        7    7 : M8_M7_via                   7 : M8_M7_via                
[12/20 12:10:21     66s] (I)        8    8 : M9_M8_via                   8 : M9_M8_via                
[12/20 12:10:21     66s] (I)        9    9 : M10_M9_via                  9 : M10_M9_via               
[12/20 12:10:21     66s] (I)       10    0 : ---                         0 : ---                      
[12/20 12:10:21     66s] (I)       ===========================================================================
[12/20 12:10:21     66s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Num PG vias on layer 1 : 0
[12/20 12:10:21     66s] (I)       Num PG vias on layer 2 : 0
[12/20 12:10:21     66s] (I)       Num PG vias on layer 3 : 0
[12/20 12:10:21     66s] (I)       Num PG vias on layer 4 : 0
[12/20 12:10:21     66s] (I)       Num PG vias on layer 5 : 0
[12/20 12:10:21     66s] (I)       Num PG vias on layer 6 : 0
[12/20 12:10:21     66s] (I)       Num PG vias on layer 7 : 0
[12/20 12:10:21     66s] (I)       Num PG vias on layer 8 : 0
[12/20 12:10:21     66s] (I)       Num PG vias on layer 9 : 0
[12/20 12:10:21     66s] (I)       Num PG vias on layer 10 : 0
[12/20 12:10:21     66s] [NR-eGR] Read 360 PG shapes
[12/20 12:10:21     66s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] [NR-eGR] #Routing Blockages  : 0
[12/20 12:10:21     66s] [NR-eGR] #Instance Blockages : 6797
[12/20 12:10:21     66s] [NR-eGR] #PG Blockages       : 360
[12/20 12:10:21     66s] [NR-eGR] #Bump Blockages     : 0
[12/20 12:10:21     66s] [NR-eGR] #Boundary Blockages : 0
[12/20 12:10:21     66s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/20 12:10:21     66s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/20 12:10:21     66s] (I)       readDataFromPlaceDB
[12/20 12:10:21     66s] (I)       Read net information..
[12/20 12:10:21     66s] [NR-eGR] Read numTotalNets=31908  numIgnoredNets=0
[12/20 12:10:21     66s] (I)       Read testcase time = 0.000 seconds
[12/20 12:10:21     66s] 
[12/20 12:10:21     66s] (I)       early_global_route_priority property id does not exist.
[12/20 12:10:21     66s] (I)       Start initializing grid graph
[12/20 12:10:21     66s] (I)       End initializing grid graph
[12/20 12:10:21     66s] (I)       Model blockages into capacity
[12/20 12:10:21     66s] (I)       Read Num Blocks=11717  Num Prerouted Wires=0  Num CS=0
[12/20 12:10:21     66s] (I)       Started Modeling ( Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Started Modeling Layer 1 ( Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Started Modeling Layer 2 ( Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Layer 1 (V) : #blockages 11717 : #preroutes 0
[12/20 12:10:21     66s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Started Modeling Layer 3 ( Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[12/20 12:10:21     66s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Started Modeling Layer 4 ( Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[12/20 12:10:21     66s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Started Modeling Layer 5 ( Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[12/20 12:10:21     66s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Started Modeling Layer 6 ( Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/20 12:10:21     66s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Started Modeling Layer 7 ( Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/20 12:10:21     66s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Started Modeling Layer 8 ( Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/20 12:10:21     66s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Started Modeling Layer 9 ( Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[12/20 12:10:21     66s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Started Modeling Layer 10 ( Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[12/20 12:10:21     66s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Number of ignored nets = 0
[12/20 12:10:21     66s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/20 12:10:21     66s] (I)       Number of clock nets = 0.  Ignored: No
[12/20 12:10:21     66s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/20 12:10:21     66s] (I)       Number of special nets = 0.  Ignored: Yes
[12/20 12:10:21     66s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/20 12:10:21     66s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/20 12:10:21     66s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/20 12:10:21     66s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/20 12:10:21     66s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/20 12:10:21     66s] (I)       Before initializing earlyGlobalRoute syMemory usage = 961.8 MB
[12/20 12:10:21     66s] (I)       Ndr track 0 does not exist
[12/20 12:10:21     66s] (I)       Layer1  viaCost=200.00
[12/20 12:10:21     66s] (I)       Layer2  viaCost=200.00
[12/20 12:10:21     66s] (I)       Layer3  viaCost=200.00
[12/20 12:10:21     66s] (I)       Layer4  viaCost=100.00
[12/20 12:10:21     66s] (I)       Layer5  viaCost=100.00
[12/20 12:10:21     66s] (I)       Layer6  viaCost=100.00
[12/20 12:10:21     66s] (I)       Layer7  viaCost=100.00
[12/20 12:10:21     66s] (I)       Layer8  viaCost=100.00
[12/20 12:10:21     66s] (I)       Layer9  viaCost=100.00
[12/20 12:10:21     66s] (I)       ---------------------Grid Graph Info--------------------
[12/20 12:10:21     66s] (I)       Routing area        : (0, 0) - (737960, 875140)
[12/20 12:10:21     66s] (I)       Core area           : (10260, 10260) - (727700, 864880)
[12/20 12:10:21     66s] (I)       Site width          :   760  (dbu)
[12/20 12:10:21     66s] (I)       Row height          :  4940  (dbu)
[12/20 12:10:21     66s] (I)       GCell width         :  4940  (dbu)
[12/20 12:10:21     66s] (I)       GCell height        :  4940  (dbu)
[12/20 12:10:21     66s] (I)       Grid                :   150   178    10
[12/20 12:10:21     66s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/20 12:10:21     66s] (I)       Vertical capacity   :     0  4940     0  4940     0  4940     0  4940     0  4940
[12/20 12:10:21     66s] (I)       Horizontal capacity :     0     0  4940     0  4940     0  4940     0  4940     0
[12/20 12:10:21     66s] (I)       Default wire width  :   130   140   140   280   280   280   800   800  1600  1600
[12/20 12:10:21     66s] (I)       Default wire space  :   130   150   140   280   280   280   800   800  1600  1600
[12/20 12:10:21     66s] (I)       Default wire pitch  :   260   290   280   560   560   560  1600  1600  3200  3200
[12/20 12:10:21     66s] (I)       Default pitch size  :   260   380   380   560   570   560  1900  1680  3420  3360
[12/20 12:10:21     66s] (I)       First track coord   :     0   190   190   750   760   750  2090  1870  3610  3550
[12/20 12:10:21     66s] (I)       Num tracks per GCell: 19.00 13.00 13.00  8.82  8.67  8.82  2.60  2.94  1.44  1.47
[12/20 12:10:21     66s] (I)       Total num of tracks :     0  1942  2303  1317  1534  1317   460   438   255   219
[12/20 12:10:21     66s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/20 12:10:21     66s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/20 12:10:21     66s] (I)       --------------------------------------------------------
[12/20 12:10:21     66s] 
[12/20 12:10:21     66s] [NR-eGR] ============ Routing rule table ============
[12/20 12:10:21     66s] [NR-eGR] Rule id: 0  Nets: 31908 
[12/20 12:10:21     66s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/20 12:10:21     66s] (I)       Pitch:  L1=260  L2=380  L3=380  L4=560  L5=570  L6=560  L7=1900  L8=1680  L9=3420  L10=3360
[12/20 12:10:21     66s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/20 12:10:21     66s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/20 12:10:21     66s] [NR-eGR] ========================================
[12/20 12:10:21     66s] [NR-eGR] 
[12/20 12:10:21     66s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/20 12:10:21     66s] (I)       blocked tracks on layer2 : = 36356 / 345676 (10.52%)
[12/20 12:10:21     66s] (I)       blocked tracks on layer3 : = 0 / 345450 (0.00%)
[12/20 12:10:21     66s] (I)       blocked tracks on layer4 : = 0 / 234426 (0.00%)
[12/20 12:10:21     66s] (I)       blocked tracks on layer5 : = 0 / 230100 (0.00%)
[12/20 12:10:21     66s] (I)       blocked tracks on layer6 : = 0 / 234426 (0.00%)
[12/20 12:10:21     66s] (I)       blocked tracks on layer7 : = 0 / 69000 (0.00%)
[12/20 12:10:21     66s] (I)       blocked tracks on layer8 : = 0 / 77964 (0.00%)
[12/20 12:10:21     66s] (I)       blocked tracks on layer9 : = 0 / 38250 (0.00%)
[12/20 12:10:21     66s] (I)       blocked tracks on layer10 : = 0 / 38982 (0.00%)
[12/20 12:10:21     66s] (I)       After initializing earlyGlobalRoute syMemory usage = 961.8 MB
[12/20 12:10:21     66s] (I)       Finished Loading and Dumping File ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Started Global Routing ( Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       ============= Initialization =============
[12/20 12:10:21     66s] (I)       totalPins=89208  totalGlobalPin=82669 (92.67%)
[12/20 12:10:21     66s] (I)       Started Build MST ( Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Generate topology with single threads
[12/20 12:10:21     66s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       total 2D Cap : 1583316 = (682800 H, 900516 V)
[12/20 12:10:21     66s] [NR-eGR] Layer group 1: route 31908 net(s) in layer range [2, 10]
[12/20 12:10:21     66s] (I)       ============  Phase 1a Route ============
[12/20 12:10:21     66s] (I)       Started Phase 1a ( Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Finished Phase 1a ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/20 12:10:21     66s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Usage: 225924 = (109517 H, 116407 V) = (16.04% H, 12.93% V) = (2.705e+05um H, 2.875e+05um V)
[12/20 12:10:21     66s] (I)       
[12/20 12:10:21     66s] (I)       ============  Phase 1b Route ============
[12/20 12:10:21     66s] (I)       Started Phase 1b ( Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Usage: 225925 = (109517 H, 116408 V) = (16.04% H, 12.93% V) = (2.705e+05um H, 2.875e+05um V)
[12/20 12:10:21     66s] (I)       
[12/20 12:10:21     66s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.580348e+05um
[12/20 12:10:21     66s] (I)       ============  Phase 1c Route ============
[12/20 12:10:21     66s] (I)       Usage: 225925 = (109517 H, 116408 V) = (16.04% H, 12.93% V) = (2.705e+05um H, 2.875e+05um V)
[12/20 12:10:21     66s] (I)       
[12/20 12:10:21     66s] (I)       ============  Phase 1d Route ============
[12/20 12:10:21     66s] (I)       Usage: 225925 = (109517 H, 116408 V) = (16.04% H, 12.93% V) = (2.705e+05um H, 2.875e+05um V)
[12/20 12:10:21     66s] (I)       
[12/20 12:10:21     66s] (I)       ============  Phase 1e Route ============
[12/20 12:10:21     66s] (I)       Started Phase 1e ( Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Usage: 225925 = (109517 H, 116408 V) = (16.04% H, 12.93% V) = (2.705e+05um H, 2.875e+05um V)
[12/20 12:10:21     66s] (I)       
[12/20 12:10:21     66s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.580348e+05um
[12/20 12:10:21     66s] [NR-eGR] 
[12/20 12:10:21     66s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Run Multi-thread layer assignment with 1 threads
[12/20 12:10:21     66s] (I)       Finished Phase 1l ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       ============  Phase 1l Route ============
[12/20 12:10:21     66s] (I)       
[12/20 12:10:21     66s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/20 12:10:21     66s] [NR-eGR]                        OverCon            
[12/20 12:10:21     66s] [NR-eGR]                         #Gcell     %Gcell
[12/20 12:10:21     66s] [NR-eGR]       Layer                (2)    OverCon 
[12/20 12:10:21     66s] [NR-eGR] ----------------------------------------------
[12/20 12:10:21     66s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/20 12:10:21     66s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[12/20 12:10:21     66s] [NR-eGR]  metal3  (3)         4( 0.02%)   ( 0.02%) 
[12/20 12:10:21     66s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/20 12:10:21     66s] [NR-eGR]  metal5  (5)         2( 0.01%)   ( 0.01%) 
[12/20 12:10:21     66s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/20 12:10:21     66s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[12/20 12:10:21     66s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[12/20 12:10:21     66s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[12/20 12:10:21     66s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/20 12:10:21     66s] [NR-eGR] ----------------------------------------------
[12/20 12:10:21     66s] [NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[12/20 12:10:21     66s] [NR-eGR] 
[12/20 12:10:21     66s] (I)       Finished Global Routing ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       total 2D Cap : 1591883 = (682800 H, 909083 V)
[12/20 12:10:21     66s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/20 12:10:21     66s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/20 12:10:21     66s] Early Global Route congestion estimation runtime: 0.35 seconds, mem = 961.8M
[12/20 12:10:21     66s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.350, REAL:0.362, MEM:961.8M
[12/20 12:10:21     66s] OPERPROF: Starting HotSpotCal at level 1, MEM:961.8M
[12/20 12:10:21     66s] [hotspot] +------------+---------------+---------------+
[12/20 12:10:21     66s] [hotspot] |            |   max hotspot | total hotspot |
[12/20 12:10:21     66s] [hotspot] +------------+---------------+---------------+
[12/20 12:10:21     66s] [hotspot] | normalized |          0.00 |          0.00 |
[12/20 12:10:21     66s] [hotspot] +------------+---------------+---------------+
[12/20 12:10:21     66s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/20 12:10:21     66s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/20 12:10:21     66s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.003, MEM:961.8M
[12/20 12:10:21     66s] Skipped repairing congestion.
[12/20 12:10:21     66s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:961.8M
[12/20 12:10:21     66s] Starting Early Global Route wiring: mem = 961.8M
[12/20 12:10:21     66s] (I)       ============= track Assignment ============
[12/20 12:10:21     66s] (I)       Started Extract Global 3D Wires ( Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Started Greedy Track Assignment ( Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[12/20 12:10:21     66s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 961.77 MB )
[12/20 12:10:21     66s] (I)       Run Multi-thread track assignment
[12/20 12:10:21     67s] (I)       Finished Greedy Track Assignment ( CPU: 0.22 sec, Real: 0.25 sec, Curr Mem: 961.77 MB )
[12/20 12:10:22     67s] [NR-eGR] --------------------------------------------------------------------------
[12/20 12:10:22     67s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 83609
[12/20 12:10:22     67s] [NR-eGR] metal2  (2V) length: 1.494111e+05um, number of vias: 113845
[12/20 12:10:22     67s] [NR-eGR] metal3  (3H) length: 1.688633e+05um, number of vias: 31853
[12/20 12:10:22     67s] [NR-eGR] metal4  (4V) length: 1.216658e+05um, number of vias: 29680
[12/20 12:10:22     67s] [NR-eGR] metal5  (5H) length: 9.966470e+04um, number of vias: 821
[12/20 12:10:22     67s] [NR-eGR] metal6  (6V) length: 3.185583e+04um, number of vias: 269
[12/20 12:10:22     67s] [NR-eGR] metal7  (7H) length: 8.319040e+03um, number of vias: 33
[12/20 12:10:22     67s] [NR-eGR] metal8  (8V) length: 9.254900e+02um, number of vias: 24
[12/20 12:10:22     67s] [NR-eGR] metal9  (9H) length: 1.196160e+03um, number of vias: 0
[12/20 12:10:22     67s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[12/20 12:10:22     67s] [NR-eGR] Total length: 5.819014e+05um, number of vias: 260134
[12/20 12:10:22     67s] [NR-eGR] --------------------------------------------------------------------------
[12/20 12:10:22     67s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/20 12:10:22     67s] [NR-eGR] --------------------------------------------------------------------------
[12/20 12:10:22     67s] Early Global Route wiring runtime: 0.42 seconds, mem = 961.8M
[12/20 12:10:22     67s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.420, REAL:0.505, MEM:961.8M
[12/20 12:10:22     67s] End of congRepair (cpu=0:00:00.8, real=0:00:01.0)
[12/20 12:10:22     67s] *** Finishing placeDesign default flow ***
[12/20 12:10:22     67s] **placeDesign ... cpu = 0: 0:55, real = 0: 0:59, mem = 940.8M **
[12/20 12:10:22     67s] Tdgp not successfully inited but do clear!
[12/20 12:10:22     67s] 0 delay mode for cte disabled.
[12/20 12:10:22     67s] SKP cleared!
[12/20 12:10:22     67s] 
[12/20 12:10:22     67s] *** Summary of all messages that are not suppressed in this session:
[12/20 12:10:22     67s] Severity  ID               Count  Summary                                  
[12/20 12:10:22     67s] WARNING   IMPSP-9513           1  Timing constraint file does not exist    
[12/20 12:10:22     67s] WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
[12/20 12:10:22     67s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/20 12:10:22     67s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/20 12:10:22     67s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/20 12:10:22     67s] *** Message Summary: 5 warning(s), 0 error(s)
[12/20 12:10:22     67s] 
[12/20 12:10:22     67s] <CMD> setDrawView place
[12/20 12:10:22     67s] <CMD> globalDetailRoute
[12/20 12:10:22     67s] #% Begin globalDetailRoute (date=12/20 12:10:22, mem=760.2M)
[12/20 12:10:22     67s] 
[12/20 12:10:22     67s] globalDetailRoute
[12/20 12:10:22     67s] 
[12/20 12:10:22     67s] ### Time Record (globalDetailRoute) is installed.
[12/20 12:10:22     67s] #Start globalDetailRoute on Fri Dec 20 12:10:22 2024
[12/20 12:10:22     67s] #
[12/20 12:10:22     67s] ### Time Record (Pre Callback) is installed.
[12/20 12:10:22     67s] ### Time Record (Pre Callback) is uninstalled.
[12/20 12:10:22     67s] ### Time Record (DB Import) is installed.
[12/20 12:10:22     67s] ### Time Record (Timing Data Generation) is installed.
[12/20 12:10:22     67s] ### Time Record (Timing Data Generation) is uninstalled.
[12/20 12:10:22     67s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[12/20 12:10:22     67s] ### Net info: total nets: 31912
[12/20 12:10:22     67s] ### Net info: dirty nets: 0
[12/20 12:10:22     67s] ### Net info: marked as disconnected nets: 0
[12/20 12:10:22     67s] #num needed restored net=0
[12/20 12:10:22     67s] #need_extraction net=0 (total=31912)
[12/20 12:10:22     67s] ### Net info: fully routed nets: 0
[12/20 12:10:22     67s] ### Net info: trivial (< 2 pins) nets: 3
[12/20 12:10:22     67s] ### Net info: unrouted nets: 31909
[12/20 12:10:22     67s] ### Net info: re-extraction nets: 0
[12/20 12:10:22     67s] ### Net info: ignored nets: 0
[12/20 12:10:22     67s] ### Net info: skip routing nets: 0
[12/20 12:10:22     67s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal4. This will cause routability problems for NanoRoute.
[12/20 12:10:22     67s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal6. This will cause routability problems for NanoRoute.
[12/20 12:10:22     67s] #WARNING (NRDB-976) The TRACK STEP 0.8400 for preferred direction tracks is smaller than the PITCH 0.8550 for LAYER metal8. This will cause routability problems for NanoRoute.
[12/20 12:10:22     67s] #WARNING (NRDB-976) The TRACK STEP 1.6800 for preferred direction tracks is smaller than the PITCH 1.7100 for LAYER metal10. This will cause routability problems for NanoRoute.
[12/20 12:10:22     68s] ### Time Record (DB Import) is uninstalled.
[12/20 12:10:22     68s] #NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
[12/20 12:10:23     68s] #RTESIG:78da535609730d525032b4d43334d22d36b0308f3754f00b32b434343032d135b43030d7
[12/20 12:10:23     68s] #       37b48c074a853a297129abf8078458185a28a425e614a72a6824e5e7e7e8289416a71629
[12/20 12:10:23     68s] #       14a7969464e6a56b42d4181a1b9811a1c814af22060065e02bd3
[12/20 12:10:23     68s] #
[12/20 12:10:23     68s] #RTESIG:78da535609730d525032b4d43334d22d36b0308f3754f00b32b434343032d135b43030d7
[12/20 12:10:23     68s] #       37b48c074a853a297129abf8078458185a28a425e614a72a6824e5e7e7e8289416a71629
[12/20 12:10:23     68s] #       14a7969464e6a56b42d4181a1b9811a1c814af22060065e02bd3
[12/20 12:10:23     68s] #
[12/20 12:10:23     68s] ### Time Record (Data Preparation) is installed.
[12/20 12:10:23     68s] #Start routing data preparation on Fri Dec 20 12:10:23 2024
[12/20 12:10:23     68s] #
[12/20 12:10:23     68s] #Minimum voltage of a net in the design = 0.000.
[12/20 12:10:23     68s] #Maximum voltage of a net in the design = 3.300.
[12/20 12:10:23     68s] #Voltage range [0.000 - 3.300] has 31910 nets.
[12/20 12:10:23     68s] #Voltage range [0.000 - 0.000] has 2 nets.
[12/20 12:10:23     68s] ### Time Record (Cell Pin Access) is installed.
[12/20 12:10:23     68s] ### Time Record (Cell Pin Access) is uninstalled.
[12/20 12:10:23     68s] # metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[12/20 12:10:23     68s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14500
[12/20 12:10:23     68s] # metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[12/20 12:10:23     68s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[12/20 12:10:23     68s] # metal5       H   Track-Pitch = 0.28500    Line-2-Via Pitch = 0.28000
[12/20 12:10:23     68s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[12/20 12:10:23     68s] # metal7       H   Track-Pitch = 0.95000    Line-2-Via Pitch = 0.80000
[12/20 12:10:23     68s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[12/20 12:10:23     68s] # metal9       H   Track-Pitch = 1.71000    Line-2-Via Pitch = 1.60000
[12/20 12:10:23     68s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[12/20 12:10:23     68s] #Regenerating Ggrids automatically.
[12/20 12:10:23     68s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.19000.
[12/20 12:10:23     68s] #Using automatically generated G-grids.
[12/20 12:10:23     68s] #Done routing data preparation.
[12/20 12:10:23     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 788.86 (MB), peak = 820.88 (MB)
[12/20 12:10:23     68s] ### Time Record (Data Preparation) is uninstalled.
[12/20 12:10:23     68s] ### Time Record (Special Wire Merging) is installed.
[12/20 12:10:23     68s] #Merging special wires: starts on Fri Dec 20 12:10:23 2024 with memory = 789.21 (MB), peak = 820.88 (MB)
[12/20 12:10:23     68s] #
[12/20 12:10:23     68s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:789.3 MB, peak:820.9 MB
[12/20 12:10:23     68s] ### Time Record (Special Wire Merging) is uninstalled.
[12/20 12:10:23     68s] #
[12/20 12:10:23     68s] #Connectivity extraction summary:
[12/20 12:10:23     68s] #31909 (99.99%) nets are without wires.
[12/20 12:10:23     68s] #3 nets are fixed|skipped|trivial (not extracted).
[12/20 12:10:23     68s] #Total number of nets = 31912.
[12/20 12:10:23     68s] #
[12/20 12:10:23     68s] #
[12/20 12:10:23     68s] #Finished routing data preparation on Fri Dec 20 12:10:23 2024
[12/20 12:10:23     68s] #
[12/20 12:10:23     68s] #Cpu time = 00:00:01
[12/20 12:10:23     68s] #Elapsed time = 00:00:01
[12/20 12:10:23     68s] #Increased memory = 7.80 (MB)
[12/20 12:10:23     68s] #Total memory = 789.32 (MB)
[12/20 12:10:23     68s] #Peak memory = 820.88 (MB)
[12/20 12:10:23     68s] #
[12/20 12:10:23     68s] ### Time Record (Global Routing) is installed.
[12/20 12:10:23     68s] #
[12/20 12:10:23     68s] #Start global routing on Fri Dec 20 12:10:23 2024
[12/20 12:10:23     68s] #
[12/20 12:10:23     68s] #
[12/20 12:10:23     68s] #Start global routing initialization on Fri Dec 20 12:10:23 2024
[12/20 12:10:23     68s] #
[12/20 12:10:23     68s] #Number of eco nets is 0
[12/20 12:10:23     68s] #
[12/20 12:10:23     68s] #Start global routing data preparation on Fri Dec 20 12:10:23 2024
[12/20 12:10:23     68s] #
[12/20 12:10:23     68s] ### build_merged_routing_blockage_rect_list starts on Fri Dec 20 12:10:23 2024 with memory = 789.50 (MB), peak = 820.88 (MB)
[12/20 12:10:23     68s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:789.5 MB, peak:820.9 MB
[12/20 12:10:23     68s] #Start routing resource analysis on Fri Dec 20 12:10:23 2024
[12/20 12:10:23     68s] #
[12/20 12:10:23     68s] ### init_is_bin_blocked starts on Fri Dec 20 12:10:23 2024 with memory = 789.52 (MB), peak = 820.88 (MB)
[12/20 12:10:23     68s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:789.5 MB, peak:820.9 MB
[12/20 12:10:23     68s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Dec 20 12:10:23 2024 with memory = 792.74 (MB), peak = 820.88 (MB)
[12/20 12:10:23     68s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:792.9 MB, peak:820.9 MB
[12/20 12:10:23     68s] ### adjust_flow_cap starts on Fri Dec 20 12:10:23 2024 with memory = 792.93 (MB), peak = 820.88 (MB)
[12/20 12:10:23     69s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:792.9 MB, peak:820.9 MB
[12/20 12:10:23     69s] ### adjust_partial_route_blockage starts on Fri Dec 20 12:10:23 2024 with memory = 792.93 (MB), peak = 820.88 (MB)
[12/20 12:10:23     69s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:792.9 MB, peak:820.9 MB
[12/20 12:10:23     69s] ### set_via_blocked starts on Fri Dec 20 12:10:23 2024 with memory = 792.93 (MB), peak = 820.88 (MB)
[12/20 12:10:23     69s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:792.9 MB, peak:820.9 MB
[12/20 12:10:23     69s] ### copy_flow starts on Fri Dec 20 12:10:23 2024 with memory = 792.93 (MB), peak = 820.88 (MB)
[12/20 12:10:23     69s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:792.9 MB, peak:820.9 MB
[12/20 12:10:23     69s] #Routing resource analysis is done on Fri Dec 20 12:10:23 2024
[12/20 12:10:23     69s] #
[12/20 12:10:23     69s] ### report_flow_cap starts on Fri Dec 20 12:10:23 2024 with memory = 792.94 (MB), peak = 820.88 (MB)
[12/20 12:10:23     69s] #  Resource Analysis:
[12/20 12:10:23     69s] #
[12/20 12:10:23     69s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/20 12:10:23     69s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/20 12:10:23     69s] #  --------------------------------------------------------------
[12/20 12:10:23     69s] #  metal1         H        2277          26       19866    87.46%
[12/20 12:10:23     69s] #  metal2         V        1916          26       19866     0.00%
[12/20 12:10:23     69s] #  metal3         H        2303           0       19866     0.00%
[12/20 12:10:23     69s] #  metal4         V        1294           0       19866     0.00%
[12/20 12:10:23     69s] #  metal5         H        1534           0       19866     0.00%
[12/20 12:10:23     69s] #  metal6         V        1294           0       19866     0.00%
[12/20 12:10:23     69s] #  metal7         H         460           0       19866     0.00%
[12/20 12:10:23     69s] #  metal8         V         439           0       19866     0.00%
[12/20 12:10:23     69s] #  metal9         H         255           0       19866     0.00%
[12/20 12:10:23     69s] #  metal10        V         219           0       19866     0.00%
[12/20 12:10:23     69s] #  --------------------------------------------------------------
[12/20 12:10:23     69s] #  Total                  11991       0.25%      198660     8.75%
[12/20 12:10:23     69s] #
[12/20 12:10:23     69s] #
[12/20 12:10:23     69s] #
[12/20 12:10:23     69s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:792.9 MB, peak:820.9 MB
[12/20 12:10:23     69s] ### analyze_m2_tracks starts on Fri Dec 20 12:10:23 2024 with memory = 792.94 (MB), peak = 820.88 (MB)
[12/20 12:10:23     69s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:792.9 MB, peak:820.9 MB
[12/20 12:10:23     69s] ### report_initial_resource starts on Fri Dec 20 12:10:23 2024 with memory = 792.95 (MB), peak = 820.88 (MB)
[12/20 12:10:23     69s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:792.9 MB, peak:820.9 MB
[12/20 12:10:24     69s] ### mark_pg_pins_accessibility starts on Fri Dec 20 12:10:24 2024 with memory = 792.95 (MB), peak = 820.88 (MB)
[12/20 12:10:24     69s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:792.9 MB, peak:820.9 MB
[12/20 12:10:24     69s] ### set_net_region starts on Fri Dec 20 12:10:24 2024 with memory = 792.95 (MB), peak = 820.88 (MB)
[12/20 12:10:24     69s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:792.9 MB, peak:820.9 MB
[12/20 12:10:24     69s] #
[12/20 12:10:24     69s] #Global routing data preparation is done on Fri Dec 20 12:10:24 2024
[12/20 12:10:24     69s] #
[12/20 12:10:24     69s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 792.95 (MB), peak = 820.88 (MB)
[12/20 12:10:24     69s] #
[12/20 12:10:24     69s] ### prepare_level starts on Fri Dec 20 12:10:24 2024 with memory = 792.96 (MB), peak = 820.88 (MB)
[12/20 12:10:24     69s] ### init level 1 starts on Fri Dec 20 12:10:24 2024 with memory = 792.97 (MB), peak = 820.88 (MB)
[12/20 12:10:24     69s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:793.0 MB, peak:820.9 MB
[12/20 12:10:24     69s] ### Level 1 hgrid = 129 X 154
[12/20 12:10:24     69s] ### init level 2 starts on Fri Dec 20 12:10:24 2024 with memory = 793.00 (MB), peak = 820.88 (MB)
[12/20 12:10:24     69s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:794.3 MB, peak:820.9 MB
[12/20 12:10:24     69s] ### Level 2 hgrid = 33 X 39  (large_net only)
[12/20 12:10:24     69s] ### init level 3 starts on Fri Dec 20 12:10:24 2024 with memory = 794.32 (MB), peak = 820.88 (MB)
[12/20 12:10:24     69s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:794.6 MB, peak:820.9 MB
[12/20 12:10:24     69s] ### Level 3 hgrid = 9 X 10  (large_net only)
[12/20 12:10:24     69s] ### prepare_level_flow starts on Fri Dec 20 12:10:24 2024 with memory = 794.64 (MB), peak = 820.88 (MB)
[12/20 12:10:24     69s] ### init_flow_edge starts on Fri Dec 20 12:10:24 2024 with memory = 794.64 (MB), peak = 820.88 (MB)
[12/20 12:10:24     69s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:796.8 MB, peak:820.9 MB
[12/20 12:10:24     69s] ### init_flow_edge starts on Fri Dec 20 12:10:24 2024 with memory = 796.82 (MB), peak = 820.88 (MB)
[12/20 12:10:24     69s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:796.8 MB, peak:820.9 MB
[12/20 12:10:24     69s] ### init_flow_edge starts on Fri Dec 20 12:10:24 2024 with memory = 796.82 (MB), peak = 820.88 (MB)
[12/20 12:10:24     69s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:796.8 MB, peak:820.9 MB
[12/20 12:10:24     69s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:796.8 MB, peak:820.9 MB
[12/20 12:10:24     69s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:796.8 MB, peak:820.9 MB
[12/20 12:10:24     69s] #
[12/20 12:10:24     69s] #Global routing initialization is done on Fri Dec 20 12:10:24 2024
[12/20 12:10:24     69s] #
[12/20 12:10:24     69s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 796.82 (MB), peak = 820.88 (MB)
[12/20 12:10:24     69s] #
[12/20 12:10:24     69s] ### routing large nets 
[12/20 12:10:24     69s] #start global routing iteration 1...
[12/20 12:10:24     69s] ### init_flow_edge starts on Fri Dec 20 12:10:24 2024 with memory = 796.85 (MB), peak = 820.88 (MB)
[12/20 12:10:24     69s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:796.9 MB, peak:820.9 MB
[12/20 12:10:24     69s] ### routing at level 3 (topmost level) iter 0
[12/20 12:10:24     69s] ### routing at level 2 iter 0 for 0 hboxes
[12/20 12:10:24     69s] ### routing at level 1 iter 0 for 0 hboxes
[12/20 12:10:25     69s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 821.85 (MB), peak = 821.97 (MB)
[12/20 12:10:25     69s] #
[12/20 12:10:25     69s] #start global routing iteration 2...
[12/20 12:10:25     69s] ### init_flow_edge starts on Fri Dec 20 12:10:25 2024 with memory = 821.99 (MB), peak = 821.99 (MB)
[12/20 12:10:25     69s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:822.0 MB, peak:822.0 MB
[12/20 12:10:25     69s] ### cal_flow starts on Fri Dec 20 12:10:25 2024 with memory = 821.99 (MB), peak = 821.99 (MB)
[12/20 12:10:25     69s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:822.0 MB, peak:822.0 MB
[12/20 12:10:25     69s] ### routing at level 1 (topmost level) iter 0
[12/20 12:10:31     75s] ### measure_qor starts on Fri Dec 20 12:10:31 2024 with memory = 878.70 (MB), peak = 878.70 (MB)
[12/20 12:10:31     75s] ### measure_congestion starts on Fri Dec 20 12:10:31 2024 with memory = 878.70 (MB), peak = 878.70 (MB)
[12/20 12:10:31     75s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:878.7 MB, peak:878.7 MB
[12/20 12:10:31     75s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:878.7 MB, peak:878.7 MB
[12/20 12:10:31     75s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 878.70 (MB), peak = 878.70 (MB)
[12/20 12:10:31     75s] #
[12/20 12:10:31     75s] #start global routing iteration 3...
[12/20 12:10:31     75s] ### routing at level 1 (topmost level) iter 1
[12/20 12:10:31     76s] ### measure_qor starts on Fri Dec 20 12:10:31 2024 with memory = 886.40 (MB), peak = 886.40 (MB)
[12/20 12:10:31     76s] ### measure_congestion starts on Fri Dec 20 12:10:31 2024 with memory = 886.40 (MB), peak = 886.40 (MB)
[12/20 12:10:31     76s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:886.4 MB, peak:886.4 MB
[12/20 12:10:31     76s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:886.4 MB, peak:886.4 MB
[12/20 12:10:31     76s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 886.40 (MB), peak = 886.40 (MB)
[12/20 12:10:31     76s] #
[12/20 12:10:31     76s] ### route_end starts on Fri Dec 20 12:10:31 2024 with memory = 886.40 (MB), peak = 886.40 (MB)
[12/20 12:10:31     76s] #
[12/20 12:10:31     76s] #Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
[12/20 12:10:31     76s] #Total number of routable nets = 31909.
[12/20 12:10:31     76s] #Total number of nets in the design = 31912.
[12/20 12:10:31     76s] #
[12/20 12:10:31     76s] #31909 routable nets have only global wires.
[12/20 12:10:31     76s] #
[12/20 12:10:31     76s] #Routed nets constraints summary:
[12/20 12:10:31     76s] #-----------------------------
[12/20 12:10:31     76s] #        Rules   Unconstrained  
[12/20 12:10:31     76s] #-----------------------------
[12/20 12:10:31     76s] #      Default           31909  
[12/20 12:10:31     76s] #-----------------------------
[12/20 12:10:31     76s] #        Total           31909  
[12/20 12:10:31     76s] #-----------------------------
[12/20 12:10:31     76s] #
[12/20 12:10:31     76s] #Routing constraints summary of the whole design:
[12/20 12:10:31     76s] #-----------------------------
[12/20 12:10:31     76s] #        Rules   Unconstrained  
[12/20 12:10:31     76s] #-----------------------------
[12/20 12:10:31     76s] #      Default           31909  
[12/20 12:10:31     76s] #-----------------------------
[12/20 12:10:31     76s] #        Total           31909  
[12/20 12:10:31     76s] #-----------------------------
[12/20 12:10:31     76s] #
[12/20 12:10:31     76s] ### cal_base_flow starts on Fri Dec 20 12:10:31 2024 with memory = 886.42 (MB), peak = 886.42 (MB)
[12/20 12:10:31     76s] ### init_flow_edge starts on Fri Dec 20 12:10:31 2024 with memory = 886.42 (MB), peak = 886.42 (MB)
[12/20 12:10:31     76s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:889.3 MB, peak:889.5 MB
[12/20 12:10:31     76s] ### cal_flow starts on Fri Dec 20 12:10:31 2024 with memory = 889.46 (MB), peak = 889.46 (MB)
[12/20 12:10:31     76s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:889.5 MB, peak:889.5 MB
[12/20 12:10:31     76s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:889.5 MB, peak:889.5 MB
[12/20 12:10:31     76s] ### report_overcon starts on Fri Dec 20 12:10:31 2024 with memory = 889.46 (MB), peak = 889.46 (MB)
[12/20 12:10:31     76s] #
[12/20 12:10:31     76s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/20 12:10:31     76s] #
[12/20 12:10:31     76s] #                 OverCon          
[12/20 12:10:31     76s] #                  #Gcell    %Gcell
[12/20 12:10:31     76s] #     Layer           (1)   OverCon  Flow/Cap
[12/20 12:10:31     76s] #  ----------------------------------------------
[12/20 12:10:31     76s] #  metal1        0(0.00%)   (0.00%)     0.90  
[12/20 12:10:31     76s] #  metal2        0(0.00%)   (0.00%)     0.41  
[12/20 12:10:31     76s] #  metal3        0(0.00%)   (0.00%)     0.36  
[12/20 12:10:31     76s] #  metal4        0(0.00%)   (0.00%)     0.22  
[12/20 12:10:31     76s] #  metal5        0(0.00%)   (0.00%)     0.08  
[12/20 12:10:31     76s] #  metal6        0(0.00%)   (0.00%)     0.02  
[12/20 12:10:31     76s] #  metal7        0(0.00%)   (0.00%)     0.00  
[12/20 12:10:31     76s] #  metal8        0(0.00%)   (0.00%)     0.00  
[12/20 12:10:31     76s] #  metal9        0(0.00%)   (0.00%)     0.00  
[12/20 12:10:31     76s] #  metal10       0(0.00%)   (0.00%)     0.00  
[12/20 12:10:31     76s] #  ----------------------------------------------
[12/20 12:10:31     76s] #     Total      0(0.00%)   (0.00%)
[12/20 12:10:31     76s] #
[12/20 12:10:31     76s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/20 12:10:31     76s] #  Overflow after GR: 0.00% H + 0.00% V
[12/20 12:10:31     76s] #
[12/20 12:10:31     76s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:889.5 MB, peak:889.5 MB
[12/20 12:10:31     76s] ### cal_base_flow starts on Fri Dec 20 12:10:31 2024 with memory = 889.47 (MB), peak = 889.47 (MB)
[12/20 12:10:31     76s] ### init_flow_edge starts on Fri Dec 20 12:10:31 2024 with memory = 889.47 (MB), peak = 889.47 (MB)
[12/20 12:10:31     76s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:889.5 MB, peak:889.5 MB
[12/20 12:10:31     76s] ### cal_flow starts on Fri Dec 20 12:10:31 2024 with memory = 889.47 (MB), peak = 889.47 (MB)
[12/20 12:10:32     76s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:889.5 MB, peak:889.5 MB
[12/20 12:10:32     76s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:889.5 MB, peak:889.5 MB
[12/20 12:10:32     76s] ### export_cong_map starts on Fri Dec 20 12:10:32 2024 with memory = 889.48 (MB), peak = 889.48 (MB)
[12/20 12:10:32     76s] ### PDZT_Export::export_cong_map starts on Fri Dec 20 12:10:32 2024 with memory = 889.89 (MB), peak = 889.89 (MB)
[12/20 12:10:32     76s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:889.9 MB, peak:889.9 MB
[12/20 12:10:32     76s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:889.9 MB, peak:889.9 MB
[12/20 12:10:32     76s] ### import_cong_map starts on Fri Dec 20 12:10:32 2024 with memory = 889.90 (MB), peak = 889.90 (MB)
[12/20 12:10:32     76s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:889.9 MB, peak:889.9 MB
[12/20 12:10:32     76s] ### update starts on Fri Dec 20 12:10:32 2024 with memory = 889.90 (MB), peak = 889.90 (MB)
[12/20 12:10:32     76s] #Complete Global Routing.
[12/20 12:10:32     76s] #Total wire length = 534493 um.
[12/20 12:10:32     76s] #Total half perimeter of net bounding box = 549318 um.
[12/20 12:10:32     76s] #Total wire length on LAYER metal1 = 413 um.
[12/20 12:10:32     76s] #Total wire length on LAYER metal2 = 153059 um.
[12/20 12:10:32     76s] #Total wire length on LAYER metal3 = 213272 um.
[12/20 12:10:32     76s] #Total wire length on LAYER metal4 = 116870 um.
[12/20 12:10:32     76s] #Total wire length on LAYER metal5 = 40978 um.
[12/20 12:10:32     76s] #Total wire length on LAYER metal6 = 9901 um.
[12/20 12:10:32     76s] #Total wire length on LAYER metal7 = 0 um.
[12/20 12:10:32     76s] #Total wire length on LAYER metal8 = 0 um.
[12/20 12:10:32     76s] #Total wire length on LAYER metal9 = 0 um.
[12/20 12:10:32     76s] #Total wire length on LAYER metal10 = 0 um.
[12/20 12:10:32     76s] #Total number of vias = 138212
[12/20 12:10:32     76s] #Up-Via Summary (total 138212):
[12/20 12:10:32     76s] #           
[12/20 12:10:32     76s] #-----------------------
[12/20 12:10:32     76s] # metal1          80490
[12/20 12:10:32     76s] # metal2          51753
[12/20 12:10:32     76s] # metal3           4505
[12/20 12:10:32     76s] # metal4           1198
[12/20 12:10:32     76s] # metal5            266
[12/20 12:10:32     76s] #-----------------------
[12/20 12:10:32     76s] #                138212 
[12/20 12:10:32     76s] #
[12/20 12:10:32     76s] ### update cpu:00:00:00, real:00:00:00, mem:890.3 MB, peak:890.4 MB
[12/20 12:10:32     76s] ### report_overcon starts on Fri Dec 20 12:10:32 2024 with memory = 890.35 (MB), peak = 890.35 (MB)
[12/20 12:10:32     76s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:890.4 MB, peak:890.4 MB
[12/20 12:10:32     76s] ### report_overcon starts on Fri Dec 20 12:10:32 2024 with memory = 890.35 (MB), peak = 890.35 (MB)
[12/20 12:10:32     76s] #Max overcon = 0 track.
[12/20 12:10:32     76s] #Total overcon = 0.00%.
[12/20 12:10:32     76s] #Worst layer Gcell overcon rate = 0.00%.
[12/20 12:10:32     76s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:890.4 MB, peak:890.4 MB
[12/20 12:10:32     76s] ### route_end cpu:00:00:00, real:00:00:01, mem:890.4 MB, peak:890.4 MB
[12/20 12:10:32     76s] #
[12/20 12:10:32     76s] #Global routing statistics:
[12/20 12:10:32     76s] #Cpu time = 00:00:08
[12/20 12:10:32     76s] #Elapsed time = 00:00:09
[12/20 12:10:32     76s] #Increased memory = 100.93 (MB)
[12/20 12:10:32     76s] #Total memory = 890.36 (MB)
[12/20 12:10:32     76s] #Peak memory = 890.36 (MB)
[12/20 12:10:32     76s] #
[12/20 12:10:32     76s] #Finished global routing on Fri Dec 20 12:10:32 2024
[12/20 12:10:32     76s] #
[12/20 12:10:32     76s] #
[12/20 12:10:32     76s] ### Time Record (Global Routing) is uninstalled.
[12/20 12:10:32     76s] ### Time Record (Track Assignment) is installed.
[12/20 12:10:32     76s] ### Time Record (Track Assignment) is uninstalled.
[12/20 12:10:32     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 820.53 (MB), peak = 890.38 (MB)
[12/20 12:10:32     77s] ### Time Record (Track Assignment) is installed.
[12/20 12:10:32     77s] #Start Track Assignment.
[12/20 12:10:35     79s] #Done with 35488 horizontal wires in 2 hboxes and 37447 vertical wires in 1 hboxes.
[12/20 12:10:38     82s] #Done with 8364 horizontal wires in 2 hboxes and 8037 vertical wires in 1 hboxes.
[12/20 12:10:38     83s] #Done with 2 horizontal wires in 2 hboxes and 1 vertical wires in 1 hboxes.
[12/20 12:10:38     83s] #
[12/20 12:10:38     83s] #Track assignment summary:
[12/20 12:10:38     83s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/20 12:10:38     83s] #------------------------------------------------------------------------
[12/20 12:10:38     83s] # metal1       412.35 	  0.00%  	  0.00% 	  0.00%
[12/20 12:10:38     83s] # metal2    153202.28 	  0.07%  	  0.00% 	  0.03%
[12/20 12:10:38     83s] # metal3    211640.66 	  0.08%  	  0.00% 	  0.00%
[12/20 12:10:38     83s] # metal4    117022.18 	  0.00%  	  0.00% 	  0.00%
[12/20 12:10:38     83s] # metal5     41009.49 	  0.00%  	  0.00% 	  0.00%
[12/20 12:10:38     83s] # metal6      9907.95 	  0.00%  	  0.00% 	  0.00%
[12/20 12:10:38     83s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[12/20 12:10:38     83s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[12/20 12:10:38     83s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[12/20 12:10:38     83s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[12/20 12:10:38     83s] #------------------------------------------------------------------------
[12/20 12:10:38     83s] # All      533194.90  	  0.05% 	  0.00% 	  0.00%
[12/20 12:10:38     83s] #Complete Track Assignment.
[12/20 12:10:38     83s] #Total wire length = 558822 um.
[12/20 12:10:38     83s] #Total half perimeter of net bounding box = 549318 um.
[12/20 12:10:38     83s] #Total wire length on LAYER metal1 = 15909 um.
[12/20 12:10:38     83s] #Total wire length on LAYER metal2 = 153303 um.
[12/20 12:10:38     83s] #Total wire length on LAYER metal3 = 221274 um.
[12/20 12:10:38     83s] #Total wire length on LAYER metal4 = 117239 um.
[12/20 12:10:38     83s] #Total wire length on LAYER metal5 = 41138 um.
[12/20 12:10:38     83s] #Total wire length on LAYER metal6 = 9958 um.
[12/20 12:10:38     83s] #Total wire length on LAYER metal7 = 0 um.
[12/20 12:10:38     83s] #Total wire length on LAYER metal8 = 0 um.
[12/20 12:10:38     83s] #Total wire length on LAYER metal9 = 0 um.
[12/20 12:10:38     83s] #Total wire length on LAYER metal10 = 0 um.
[12/20 12:10:38     83s] #Total number of vias = 138212
[12/20 12:10:38     83s] #Up-Via Summary (total 138212):
[12/20 12:10:38     83s] #           
[12/20 12:10:38     83s] #-----------------------
[12/20 12:10:38     83s] # metal1          80490
[12/20 12:10:38     83s] # metal2          51753
[12/20 12:10:38     83s] # metal3           4505
[12/20 12:10:38     83s] # metal4           1198
[12/20 12:10:38     83s] # metal5            266
[12/20 12:10:38     83s] #-----------------------
[12/20 12:10:38     83s] #                138212 
[12/20 12:10:38     83s] #
[12/20 12:10:38     83s] ### Time Record (Track Assignment) is uninstalled.
[12/20 12:10:38     83s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 851.31 (MB), peak = 890.38 (MB)
[12/20 12:10:38     83s] #
[12/20 12:10:38     83s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/20 12:10:38     83s] #Cpu time = 00:00:15
[12/20 12:10:38     83s] #Elapsed time = 00:00:16
[12/20 12:10:38     83s] #Increased memory = 69.92 (MB)
[12/20 12:10:38     83s] #Total memory = 851.37 (MB)
[12/20 12:10:38     83s] #Peak memory = 890.38 (MB)
[12/20 12:10:39     83s] ### Time Record (Detail Routing) is installed.
[12/20 12:10:39     83s] ### max drc and si pitch = 3360 ( 1.68000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[12/20 12:10:39     83s] #
[12/20 12:10:39     83s] #Start Detail Routing..
[12/20 12:10:39     83s] #start initial detail routing ...
[12/20 12:10:39     83s] ### Design has 0 dirty nets, has valid drcs
[12/20 12:12:37    201s] #   number of violations = 130
[12/20 12:12:37    201s] #
[12/20 12:12:37    201s] #    By Layer and Type :
[12/20 12:12:37    201s] #	         MetSpc    NSMet    Short     Loop   Totals
[12/20 12:12:37    201s] #	metal1       14        0       15        0       29
[12/20 12:12:37    201s] #	metal2       93        1        3        3      100
[12/20 12:12:37    201s] #	metal3        1        0        0        0        1
[12/20 12:12:37    201s] #	Totals      108        1       18        3      130
[12/20 12:12:37    201s] #cpu time = 00:01:58, elapsed time = 00:01:58, memory = 921.12 (MB), peak = 929.98 (MB)
[12/20 12:12:37    201s] #start 1st optimization iteration ...
[12/20 12:12:40    204s] #   number of violations = 1
[12/20 12:12:40    204s] #
[12/20 12:12:40    204s] #    By Layer and Type :
[12/20 12:12:40    204s] #	         MetSpc   Totals
[12/20 12:12:40    204s] #	metal1        0        0
[12/20 12:12:40    204s] #	metal2        1        1
[12/20 12:12:40    204s] #	Totals        1        1
[12/20 12:12:40    204s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 924.81 (MB), peak = 929.98 (MB)
[12/20 12:12:40    204s] #start 2nd optimization iteration ...
[12/20 12:12:40    204s] #   number of violations = 0
[12/20 12:12:40    204s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 924.88 (MB), peak = 929.98 (MB)
[12/20 12:12:40    204s] #Complete Detail Routing.
[12/20 12:12:40    204s] #Total wire length = 559890 um.
[12/20 12:12:40    204s] #Total half perimeter of net bounding box = 549318 um.
[12/20 12:12:40    204s] #Total wire length on LAYER metal1 = 11652 um.
[12/20 12:12:40    204s] #Total wire length on LAYER metal2 = 143218 um.
[12/20 12:12:40    204s] #Total wire length on LAYER metal3 = 208720 um.
[12/20 12:12:40    204s] #Total wire length on LAYER metal4 = 142067 um.
[12/20 12:12:40    204s] #Total wire length on LAYER metal5 = 43346 um.
[12/20 12:12:40    204s] #Total wire length on LAYER metal6 = 10888 um.
[12/20 12:12:40    204s] #Total wire length on LAYER metal7 = 0 um.
[12/20 12:12:40    204s] #Total wire length on LAYER metal8 = 0 um.
[12/20 12:12:40    204s] #Total wire length on LAYER metal9 = 0 um.
[12/20 12:12:40    204s] #Total wire length on LAYER metal10 = 0 um.
[12/20 12:12:40    204s] #Total number of vias = 179995
[12/20 12:12:40    204s] #Up-Via Summary (total 179995):
[12/20 12:12:40    204s] #           
[12/20 12:12:40    204s] #-----------------------
[12/20 12:12:40    204s] # metal1          88834
[12/20 12:12:40    204s] # metal2          76103
[12/20 12:12:40    204s] # metal3          13161
[12/20 12:12:40    204s] # metal4           1542
[12/20 12:12:40    204s] # metal5            355
[12/20 12:12:40    204s] #-----------------------
[12/20 12:12:40    204s] #                179995 
[12/20 12:12:40    204s] #
[12/20 12:12:40    204s] #Total number of DRC violations = 0
[12/20 12:12:40    204s] ### Time Record (Detail Routing) is uninstalled.
[12/20 12:12:40    204s] #Cpu time = 00:02:01
[12/20 12:12:40    204s] #Elapsed time = 00:02:02
[12/20 12:12:40    204s] #Increased memory = -30.83 (MB)
[12/20 12:12:40    204s] #Total memory = 820.55 (MB)
[12/20 12:12:40    204s] #Peak memory = 929.98 (MB)
[12/20 12:12:40    204s] #detailRoute Statistics:
[12/20 12:12:40    204s] #Cpu time = 00:02:01
[12/20 12:12:40    204s] #Elapsed time = 00:02:02
[12/20 12:12:40    204s] #Increased memory = -30.82 (MB)
[12/20 12:12:40    204s] #Total memory = 820.56 (MB)
[12/20 12:12:40    204s] #Peak memory = 929.98 (MB)
[12/20 12:12:40    204s] ### Time Record (DB Export) is installed.
[12/20 12:12:40    204s] Extracting standard cell pins and blockage ...... 
[12/20 12:12:40    204s] Pin and blockage extraction finished
[12/20 12:12:41    205s] ### Time Record (DB Export) is uninstalled.
[12/20 12:12:41    205s] ### Time Record (Post Callback) is installed.
[12/20 12:12:41    205s] ### Time Record (Post Callback) is uninstalled.
[12/20 12:12:41    205s] #
[12/20 12:12:41    205s] #globalDetailRoute statistics:
[12/20 12:12:41    205s] #Cpu time = 00:02:18
[12/20 12:12:41    205s] #Elapsed time = 00:02:19
[12/20 12:12:41    205s] #Increased memory = 38.58 (MB)
[12/20 12:12:41    205s] #Total memory = 798.90 (MB)
[12/20 12:12:41    205s] #Peak memory = 929.98 (MB)
[12/20 12:12:41    205s] #Number of warnings = 5
[12/20 12:12:41    205s] #Total number of warnings = 10
[12/20 12:12:41    205s] #Number of fails = 0
[12/20 12:12:41    205s] #Total number of fails = 0
[12/20 12:12:41    205s] #Complete globalDetailRoute on Fri Dec 20 12:12:41 2024
[12/20 12:12:41    205s] #
[12/20 12:12:41    205s] ### Time Record (globalDetailRoute) is uninstalled.
[12/20 12:12:41    205s] ### 
[12/20 12:12:41    205s] ###   Scalability Statistics
[12/20 12:12:41    205s] ### 
[12/20 12:12:41    205s] ### --------------------------------+----------------+----------------+----------------+
[12/20 12:12:41    205s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/20 12:12:41    205s] ### --------------------------------+----------------+----------------+----------------+
[12/20 12:12:41    205s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/20 12:12:41    205s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/20 12:12:41    205s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/20 12:12:41    205s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[12/20 12:12:41    205s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[12/20 12:12:41    205s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/20 12:12:41    205s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[12/20 12:12:41    205s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/20 12:12:41    205s] ###   Global Routing                |        00:00:08|        00:00:09|             0.9|
[12/20 12:12:41    205s] ###   Track Assignment              |        00:00:06|        00:00:06|             1.0|
[12/20 12:12:41    205s] ###   Detail Routing                |        00:02:01|        00:02:02|             1.0|
[12/20 12:12:41    205s] ###   Entire Command                |        00:02:18|        00:02:19|             1.0|
[12/20 12:12:41    205s] ### --------------------------------+----------------+----------------+----------------+
[12/20 12:12:41    205s] ### 
[12/20 12:12:41    205s] #% End globalDetailRoute (date=12/20 12:12:41, total cpu=0:02:18, real=0:02:19, peak res=930.0M, current mem=798.8M)
[12/20 12:12:41    205s] <CMD> setFillerMode -corePrefix MLP_no_sram_FILL -core FILL
[12/20 12:12:41    205s] <CMD> addFiller -cell FILL -prefix MLP_no_sram_FILL -markFixed
[12/20 12:12:41    205s] **WARN: (IMPSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent 
[12/20 12:12:41    205s] operations, such as antenna fixing, may fail due to fillers being marked 
[12/20 12:12:41    205s] as 'FIXED'. If this was not intended, use deleteFiller command to undo.
[12/20 12:12:41    205s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/20 12:12:41    205s] Type 'man IMPSP-5217' for more detail.
[12/20 12:12:41    205s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1060.9M
[12/20 12:12:41    205s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1060.9M
[12/20 12:12:41    205s] #spOpts: N=45 
[12/20 12:12:41    205s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1060.9M
[12/20 12:12:41    205s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1060.9M
[12/20 12:12:41    205s] Core basic site is CoreSite
[12/20 12:12:41    205s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[12/20 12:12:41    205s] SiteArray: non-trimmed site array dimensions = 173 x 944
[12/20 12:12:41    205s] SiteArray: use 708,608 bytes
[12/20 12:12:41    205s] SiteArray: current memory after site array memory allocation 1061.6M
[12/20 12:12:41    205s] SiteArray: FP blocked sites are writable
[12/20 12:12:41    205s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 12:12:41    205s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1061.6M
[12/20 12:12:41    205s] Process 413992 wires and vias for routing blockage and capacity analysis
[12/20 12:12:41    205s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.120, REAL:0.116, MEM:1061.6M
[12/20 12:12:41    205s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.130, REAL:0.125, MEM:1061.6M
[12/20 12:12:41    205s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.129, MEM:1061.6M
[12/20 12:12:41    205s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1061.6MB).
[12/20 12:12:41    205s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.160, REAL:0.152, MEM:1061.6M
[12/20 12:12:41    205s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1061.6M
[12/20 12:12:41    205s]   Signal wire search tree: 415308 elements. (cpu=0:00:00.2, mem=0.0M)
[12/20 12:12:41    205s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.150, REAL:0.148, MEM:1061.6M
[12/20 12:12:41    205s] **WARN: (IMPSP-5157):	Design has cells with user specified padding. This could result in gaps next to the instances of these cells.
[12/20 12:12:41    205s] Type 'man IMPSP-5157' for more detail.
[12/20 12:12:41    205s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1061.6M
[12/20 12:12:41    205s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1061.6M
[12/20 12:12:41    205s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1061.6M
[12/20 12:12:41    205s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1061.6M
[12/20 12:12:41    205s] AddFiller init all instances time CPU:0.010, REAL:0.003
[12/20 12:12:43    206s] AddFiller main function time CPU:1.209, REAL:1.360
[12/20 12:12:43    206s] Filler instance commit time CPU:0.318, REAL:0.360
[12/20 12:12:43    206s] *INFO: Adding fillers to top-module.
[12/20 12:12:43    206s] *INFO:   Added 41768 filler insts (cell FILL / prefix MLP_no_sram_FILL).
[12/20 12:12:43    206s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:1.210, REAL:1.363, MEM:1061.6M
[12/20 12:12:43    206s] *INFO: Total 41768 filler insts added - prefix MLP_no_sram_FILL (CPU: 0:00:01.6).
[12/20 12:12:43    206s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:1.210, REAL:1.364, MEM:1061.6M
[12/20 12:12:43    206s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1061.6M
[12/20 12:12:43    206s] For 41768 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/20 12:12:43    206s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.020, REAL:0.016, MEM:1061.6M
[12/20 12:12:43    206s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:1.240, REAL:1.382, MEM:1061.6M
[12/20 12:12:43    206s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:1.240, REAL:1.382, MEM:1061.6M
[12/20 12:12:43    206s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1061.6M
[12/20 12:12:43    206s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.024, MEM:1060.9M
[12/20 12:12:43    206s] All LLGs are deleted
[12/20 12:12:43    206s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1060.9M
[12/20 12:12:43    206s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1060.9M
[12/20 12:12:43    206s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:1.700, REAL:1.842, MEM:1060.9M
[12/20 12:12:43    206s] <CMD> verifyConnectivity -type regular -error 50 -warning 50 -report ./save/Conn_regular.rpt
[12/20 12:12:43    206s] VERIFY_CONNECTIVITY use new engine.
[12/20 12:12:43    206s] 
[12/20 12:12:43    206s] ******** Start: VERIFY CONNECTIVITY ********
[12/20 12:12:43    206s] **ERROR: (IMPVFC-24):	Failed to open report file ./save/Conn_regular.rpt.
Start Time: Fri Dec 20 12:12:43 2024
[12/20 12:12:43    206s] 
[12/20 12:12:43    206s] Design Name: MLP_no_sram
[12/20 12:12:43    206s] Database Units: 2000
[12/20 12:12:43    206s] Design Boundary: (0.0000, 0.0000) (368.9800, 437.5700)
[12/20 12:12:43    206s] Error Limit = 50; Warning Limit = 50
[12/20 12:12:43    206s] Check specified nets
[12/20 12:12:43    207s] **** 12:12:43 **** Processed 5000 nets.
[12/20 12:12:43    207s] **** 12:12:43 **** Processed 10000 nets.
[12/20 12:12:43    207s] **** 12:12:43 **** Processed 15000 nets.
[12/20 12:12:43    207s] **** 12:12:43 **** Processed 20000 nets.
[12/20 12:12:44    207s] **** 12:12:44 **** Processed 25000 nets.
[12/20 12:12:44    207s] **** 12:12:44 **** Processed 30000 nets.
[12/20 12:12:44    208s] 
[12/20 12:12:44    208s] Begin Summary 
[12/20 12:12:44    208s]   Found no problems or warnings.
[12/20 12:12:44    208s] End Summary
[12/20 12:12:44    208s] 
[12/20 12:12:44    208s] End Time: Fri Dec 20 12:12:44 2024
[12/20 12:12:44    208s] Time Elapsed: 0:00:01.0
[12/20 12:12:44    208s] 
[12/20 12:12:44    208s] ******** End: VERIFY CONNECTIVITY ********
[12/20 12:12:44    208s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/20 12:12:44    208s]   (CPU Time: 0:00:01.2  MEM: -0.945M)
[12/20 12:12:44    208s] 
[12/20 12:12:44    208s] <CMD> verifyConnectivity -type special -error 50 -warning 50 -report ./save/Conn_special.rpt
[12/20 12:12:44    208s] VERIFY_CONNECTIVITY use new engine.
[12/20 12:12:44    208s] 
[12/20 12:12:44    208s] ******** Start: VERIFY CONNECTIVITY ********
[12/20 12:12:44    208s] **ERROR: (IMPVFC-24):	Failed to open report file ./save/Conn_special.rpt.
Start Time: Fri Dec 20 12:12:44 2024
[12/20 12:12:44    208s] 
[12/20 12:12:44    208s] Design Name: MLP_no_sram
[12/20 12:12:44    208s] Database Units: 2000
[12/20 12:12:44    208s] Design Boundary: (0.0000, 0.0000) (368.9800, 437.5700)
[12/20 12:12:44    208s] Error Limit = 50; Warning Limit = 50
[12/20 12:12:44    208s] Check specified nets
[12/20 12:12:44    208s] **** 12:12:44 **** Processed 5000 nets.
[12/20 12:12:44    208s] **** 12:12:44 **** Processed 10000 nets.
[12/20 12:12:44    208s] **** 12:12:44 **** Processed 15000 nets.
[12/20 12:12:45    208s] **** 12:12:45 **** Processed 20000 nets.
[12/20 12:12:45    208s] **** 12:12:45 **** Processed 25000 nets.
[12/20 12:12:45    209s] **** 12:12:45 **** Processed 30000 nets.
[12/20 12:12:45    209s] 
[12/20 12:12:45    209s] Begin Summary 
[12/20 12:12:45    209s]   Found no problems or warnings.
[12/20 12:12:45    209s] End Summary
[12/20 12:12:45    209s] 
[12/20 12:12:45    209s] End Time: Fri Dec 20 12:12:45 2024
[12/20 12:12:45    209s] Time Elapsed: 0:00:01.0
[12/20 12:12:45    209s] 
[12/20 12:12:45    209s] ******** End: VERIFY CONNECTIVITY ********
[12/20 12:12:45    209s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/20 12:12:45    209s]   (CPU Time: 0:00:01.4  MEM: -0.945M)
[12/20 12:12:45    209s] 
[12/20 12:12:45    209s] <CMD> verifyGeometry -allowSameCellViols -noSameNet -noOverlap -report ./save/Geom.rpt
[12/20 12:12:45    209s]  *** Starting Verify Geometry (MEM: 1060.9) ***
[12/20 12:12:45    209s] 
[12/20 12:12:45    209s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[12/20 12:12:45    209s]   VERIFY GEOMETRY ...... Starting Verification
[12/20 12:12:45    209s]   VERIFY GEOMETRY ...... Initializing
[12/20 12:12:45    209s] **WARN: (IMPVFG-2):	Unable to create a report file. Verify Geometry report will not be generated.
[12/20 12:12:45    209s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[12/20 12:12:45    209s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[12/20 12:12:45    209s]                   ...... bin size: 2080
[12/20 12:12:45    209s]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[12/20 12:12:47    210s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/20 12:12:47    210s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/20 12:12:47    210s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/20 12:12:47    210s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/20 12:12:47    210s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[12/20 12:12:47    210s]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[12/20 12:12:48    211s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/20 12:12:48    211s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/20 12:12:48    211s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/20 12:12:48    211s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/20 12:12:48    211s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[12/20 12:12:48    211s]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[12/20 12:12:49    212s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/20 12:12:49    212s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/20 12:12:49    212s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/20 12:12:49    212s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/20 12:12:49    212s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[12/20 12:12:49    212s]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[12/20 12:12:50    213s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/20 12:12:50    213s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/20 12:12:50    213s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/20 12:12:50    213s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/20 12:12:50    213s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[12/20 12:12:50    213s] VG: elapsed time: 5.00
[12/20 12:12:50    213s] Begin Summary ...
[12/20 12:12:50    213s]   Cells       : 0
[12/20 12:12:50    213s]   SameNet     : 0
[12/20 12:12:50    213s]   Wiring      : 0
[12/20 12:12:50    213s]   Antenna     : 0
[12/20 12:12:50    213s]   Short       : 0
[12/20 12:12:50    213s]   Overlap     : 0
[12/20 12:12:50    213s] End Summary
[12/20 12:12:50    213s] 
[12/20 12:12:50    213s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/20 12:12:50    213s] 
[12/20 12:12:50    213s] **********End: VERIFY GEOMETRY**********
[12/20 12:12:50    213s]  *** verify geometry (CPU: 0:00:04.3  MEM: 143.6M)
[12/20 12:12:50    213s] 
[12/20 12:12:50    213s] <CMD> set lefDefOutVersion 5.8
[12/20 12:12:50    213s] <CMD> defOut -floorplan -netlist -routing ./save/MLP_no_sram.def
[12/20 12:12:50    213s] Writing DEF file './save/MLP_no_sram.def', current time is Fri Dec 20 12:12:50 2024 ...
[12/20 12:12:50    213s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[12/20 12:12:51    213s] ** NOTE: Created directory path './save' for file './save/MLP_no_sram.def'.
[12/20 12:12:51    214s] DEF file './save/MLP_no_sram.def' is written, current time is Fri Dec 20 12:12:51 2024 ...
[12/20 12:12:51    214s] <CMD> write_lef_abstract ./save/MLP_no_sram.lef
[12/20 12:12:51    214s] <CMD> saveNetlist -excludeLeafCell ./save/MLP_no_sram.apr.v
[12/20 12:12:51    214s] Writing Netlist "./save/MLP_no_sram.apr.v" ...
[12/20 12:12:52    214s] <CMD> saveNetlist -excludeLeafCell -includePowerGround ./save/MLP_no_sram.apr.pg.v
[12/20 12:12:52    214s] Writing Netlist "./save/MLP_no_sram.apr.pg.v" ...
[12/20 12:12:52    214s] Pwr name (VDD).
[12/20 12:12:52    214s] Gnd name (VSS).
[12/20 12:12:52    214s] 1 Pwr names and 1 Gnd names.
[12/20 12:12:52    214s] <CMD> saveModel -cts -sdf -spef -dir ./save/MLP_no_sram_hier_data
[12/20 12:12:52    214s] 
[12/20 12:12:52    214s] (saveModel) Begin generating models for MLP_no_sram (12/20/2024 12:12:52).
[12/20 12:12:52    214s] 
[12/20 12:12:52    214s] 
[12/20 12:12:52    214s] (saveModel) Running write_lef_abstract...
[12/20 12:12:52    214s] 
[12/20 12:12:52    214s] **ERROR: (IMPVPA-22):	verifyProcessAntenna failed to run because no process antenna information found for this design. Import the process antenna library data and run verifyProcessAntenna again.
Type 'man IMPVPA-22' for more detail.
[12/20 12:12:52    214s] (saveModel) Running defOut...
[12/20 12:12:52    214s] 
[12/20 12:12:52    214s] Writing DEF file './save/MLP_no_sram_hier_data/MLP_no_sram.def', current time is Fri Dec 20 12:12:52 2024 ...
[12/20 12:12:52    214s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[12/20 12:12:53    215s] DEF file './save/MLP_no_sram_hier_data/MLP_no_sram.def' is written, current time is Fri Dec 20 12:12:53 2024 ...
[12/20 12:12:53    215s] #% Begin save design ... (date=12/20 12:12:53, mem=831.0M)
[12/20 12:12:53    215s] % Begin Save ccopt configuration ... (date=12/20 12:12:53, mem=834.0M)
[12/20 12:12:53    215s] % End Save ccopt configuration ... (date=12/20 12:12:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=834.7M, current mem=834.7M)
[12/20 12:12:53    215s] % Begin Save netlist data ... (date=12/20 12:12:53, mem=854.4M)
[12/20 12:12:53    215s] Writing Binary DB to ./save/MLP_no_sram_hier_data/MLP_no_sram.enc.dat/MLP_no_sram.v.bin in single-threaded mode...
[12/20 12:12:53    215s] % End Save netlist data ... (date=12/20 12:12:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=854.5M, current mem=854.5M)
[12/20 12:12:55    215s] Saving congestion map file ./save/MLP_no_sram_hier_data/MLP_no_sram.enc.dat/MLP_no_sram.route.congmap.gz ...
[12/20 12:12:55    215s] % Begin Save AAE data ... (date=12/20 12:12:55, mem=855.3M)
[12/20 12:12:55    215s] Saving AAE Data ...
[12/20 12:12:55    215s] % End Save AAE data ... (date=12/20 12:12:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=855.3M, current mem=855.3M)
[12/20 12:12:55    215s] % Begin Save clock tree data ... (date=12/20 12:12:55, mem=855.3M)
[12/20 12:12:55    215s] % End Save clock tree data ... (date=12/20 12:12:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=855.4M, current mem=855.4M)
[12/20 12:12:55    215s] Saving preference file ./save/MLP_no_sram_hier_data/MLP_no_sram.enc.dat/gui.pref.tcl ...
[12/20 12:12:55    215s] Saving mode setting ...
[12/20 12:12:55    215s] Saving global file ...
[12/20 12:12:56    215s] % Begin Save floorplan data ... (date=12/20 12:12:56, mem=856.0M)
[12/20 12:12:56    215s] Saving floorplan file ...
[12/20 12:12:57    215s] % End Save floorplan data ... (date=12/20 12:12:57, total cpu=0:00:00.1, real=0:00:01.0, peak res=856.0M, current mem=856.0M)
[12/20 12:12:57    215s] Saving PG file ./save/MLP_no_sram_hier_data/MLP_no_sram.enc.dat/MLP_no_sram.pg.gz
[12/20 12:12:57    215s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1132.6M) ***
[12/20 12:12:57    215s] Saving Drc markers ...
[12/20 12:12:57    215s] ... No Drc file written since there is no markers found.
[12/20 12:12:57    215s] % Begin Save placement data ... (date=12/20 12:12:57, mem=856.1M)
[12/20 12:12:57    215s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/20 12:12:57    215s] Save Adaptive View Pruing View Names to Binary file
[12/20 12:12:57    215s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1135.6M) ***
[12/20 12:12:57    215s] % End Save placement data ... (date=12/20 12:12:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=856.2M, current mem=856.2M)
[12/20 12:12:57    215s] % Begin Save routing data ... (date=12/20 12:12:57, mem=856.2M)
[12/20 12:12:57    215s] Saving route file ...
[12/20 12:12:58    216s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1132.6M) ***
[12/20 12:12:58    216s] % End Save routing data ... (date=12/20 12:12:58, total cpu=0:00:00.2, real=0:00:01.0, peak res=856.6M, current mem=856.6M)
[12/20 12:12:58    216s] Saving property file ./save/MLP_no_sram_hier_data/MLP_no_sram.enc.dat/MLP_no_sram.prop
[12/20 12:12:58    216s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1135.6M) ***
[12/20 12:12:59    216s] #Saving pin access data to file ./save/MLP_no_sram_hier_data/MLP_no_sram.enc.dat/MLP_no_sram.apa ...
[12/20 12:12:59    216s] #
[12/20 12:12:59    216s] % Begin Save power constraints data ... (date=12/20 12:12:59, mem=857.2M)
[12/20 12:12:59    216s] % End Save power constraints data ... (date=12/20 12:12:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=857.3M, current mem=857.3M)
[12/20 12:13:11    217s] Generated self-contained design MLP_no_sram.enc.dat
[12/20 12:13:11    217s] #% End save design ... (date=12/20 12:13:11, total cpu=0:00:02.4, real=0:00:18.0, peak res=859.6M, current mem=859.6M)
[12/20 12:13:11    217s] *** Message Summary: 0 warning(s), 0 error(s)
[12/20 12:13:11    217s] 
[12/20 12:13:11    217s] (saveModel) Running do_extract_model to generate timing .lib...
[12/20 12:13:11    217s] 
[12/20 12:13:12    218s] AAE DB initialization (MEM=1176.66 CPU=0:00:00.2 REAL=0:00:00.0) 
[12/20 12:13:12    218s] #################################################################################
[12/20 12:13:12    218s] # Design Stage: PostRoute
[12/20 12:13:12    218s] # Design Name: MLP_no_sram
[12/20 12:13:12    218s] # Design Mode: 45nm
[12/20 12:13:12    218s] # Analysis Mode: Non-MMMC Non-OCV 
[12/20 12:13:12    218s] # Parasitics Mode: No SPEF/RCDB
[12/20 12:13:12    218s] # Signoff Settings: SI Off 
[12/20 12:13:12    218s] #################################################################################
[12/20 12:13:12    218s] Extraction called for design 'MLP_no_sram' of instances=68438 and nets=31912 using extraction engine 'preRoute' .
[12/20 12:13:12    218s] PreRoute RC Extraction called for design MLP_no_sram.
[12/20 12:13:12    218s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 12:13:12    218s] Type 'man IMPEXT-6197' for more detail.
[12/20 12:13:12    218s] RCMode: PreRoute
[12/20 12:13:12    218s] Capacitance Scaling Factor   : 1.00000
[12/20 12:13:12    218s] Resistance Scaling Factor    : 1.00000
[12/20 12:13:12    218s] Clock Cap Scaling Factor    : 1.00000
[12/20 12:13:12    218s] Clock Res Scaling Factor     : 1.00000
[12/20 12:13:12    218s] Shrink Factor                : 1.00000
[12/20 12:13:12    218s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/20 12:13:12    218s] LayerId::1 widthSet size::1
[12/20 12:13:12    218s] LayerId::2 widthSet size::1
[12/20 12:13:12    218s] LayerId::3 widthSet size::1
[12/20 12:13:12    218s] LayerId::4 widthSet size::1
[12/20 12:13:12    218s] LayerId::5 widthSet size::1
[12/20 12:13:12    218s] LayerId::6 widthSet size::1
[12/20 12:13:12    218s] LayerId::7 widthSet size::1
[12/20 12:13:12    218s] LayerId::8 widthSet size::1
[12/20 12:13:12    218s] LayerId::9 widthSet size::1
[12/20 12:13:12    218s] LayerId::10 widthSet size::1
[12/20 12:13:12    218s] Updating RC grid for preRoute extraction ...
[12/20 12:13:12    218s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1176.664M)
[12/20 12:13:13    219s] **ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
Type 'man IMPDC-634' for more detail.
[12/20 12:13:13    219s] **ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
Type 'man IMPDC-634' for more detail.
[12/20 12:13:13    219s] Topological Sorting (REAL = 0:00:00.0, MEM = 1207.8M, InitMEM = 1203.8M)
[12/20 12:13:13    219s] Start delay calculation (fullDC) (1 T). (MEM=1207.84)
[12/20 12:13:13    219s] Start AAE Lib Loading. (MEM=1216.05)
[12/20 12:13:13    219s] End AAE Lib Loading. (MEM=1235.12 CPU=0:00:00.0 Real=0:00:00.0)
[12/20 12:13:13    219s] End AAE Lib Interpolated Model. (MEM=1235.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 12:13:13    219s] First Iteration Infinite Tw... 
[12/20 12:13:13    219s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:13    219s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:13    219s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:13    219s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:13    219s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:13    219s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:13    219s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:13    219s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:13    219s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:13    219s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:13    219s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:13    219s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:13    219s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:13    219s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:13    219s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:13    219s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:13    219s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:13    219s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:13    219s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:13    219s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:13    219s] **WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 20.
[12/20 12:13:13    219s] To increase the message display limit, refer to the product command reference manual.
[12/20 12:13:13    219s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3_M2_via' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/20 12:13:13    219s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M4_M3_via' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/20 12:13:13    219s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2_M1_viaC' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/20 12:13:13    219s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M5_M4_via' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/20 12:13:13    219s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M6_M5_via' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/20 12:13:16    221s] Total number of fetched objects 32469
[12/20 12:13:16    221s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 12:13:16    221s] End delay calculation. (MEM=1317.89 CPU=0:00:01.9 REAL=0:00:02.0)
[12/20 12:13:16    221s] End delay calculation (fullDC). (MEM=1308.36 CPU=0:00:02.7 REAL=0:00:03.0)
[12/20 12:13:16    221s] *** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 1308.4M) ***
[12/20 12:13:16    222s] **ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**WARN: (TECHLIB-435):	Nominal Voltage for library MLP_no_sram is specified to be 0. This may cause problems with delay calculation
[12/20 12:13:17    222s]    RC-typical , Operating temperature 25 C
[12/20 12:13:19    223s] (saveModel) Running write_sdf...
[12/20 12:13:19    223s] 
[12/20 12:13:19    223s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[12/20 12:13:19    223s] #################################################################################
[12/20 12:13:19    223s] # Design Stage: PostRoute
[12/20 12:13:19    223s] # Design Name: MLP_no_sram
[12/20 12:13:19    223s] # Design Mode: 45nm
[12/20 12:13:19    223s] # Analysis Mode: Non-MMMC Non-OCV 
[12/20 12:13:19    223s] # Parasitics Mode: No SPEF/RCDB
[12/20 12:13:19    223s] # Signoff Settings: SI Off 
[12/20 12:13:19    223s] #################################################################################
[12/20 12:13:19    224s] **ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
Type 'man IMPDC-634' for more detail.
[12/20 12:13:19    224s] **ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
Type 'man IMPDC-634' for more detail.
[12/20 12:13:19    224s] Topological Sorting (REAL = 0:00:00.0, MEM = 1300.1M, InitMEM = 1300.1M)
[12/20 12:13:19    224s] Start delay calculation (fullDC) (1 T). (MEM=1300.14)
[12/20 12:13:19    224s] End AAE Lib Interpolated Model. (MEM=1308.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 12:13:22    226s] Total number of fetched objects 32469
[12/20 12:13:22    226s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 12:13:22    226s] End delay calculation. (MEM=1308.36 CPU=0:00:01.8 REAL=0:00:02.0)
[12/20 12:13:22    226s] End delay calculation (fullDC). (MEM=1308.36 CPU=0:00:02.4 REAL=0:00:03.0)
[12/20 12:13:22    226s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1308.4M) ***
[12/20 12:13:22    227s] (saveModel) Running reportClockTree to generate CTS macro model...
[12/20 12:13:22    227s] 
[12/20 12:13:22    227s] **WARN: (IMPCK-8086):	The command reportClockTree is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/20 12:13:22    227s] **ERROR: (IMPCK-7120):	Both setup and hold anlaysis view are not available. You must specify analysis views

[12/20 12:13:22    227s] **ERROR: (IMPSYT-6752):	(saveModel) Running do_extract_model to generate timing .lib...
[12/20 12:13:22    227s] 
[12/20 12:13:22    227s] #################################################################################
[12/20 12:13:22    227s] # Design Stage: PostRoute
[12/20 12:13:22    227s] # Design Name: MLP_no_sram
[12/20 12:13:22    227s] # Design Mode: 45nm
[12/20 12:13:22    227s] # Analysis Mode: Non-MMMC Non-OCV 
[12/20 12:13:22    227s] # Parasitics Mode: No SPEF/RCDB
[12/20 12:13:22    227s] # Signoff Settings: SI Off 
[12/20 12:13:22    227s] #################################################################################
[12/20 12:13:23    227s] **ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
Type 'man IMPDC-634' for more detail.
[12/20 12:13:23    227s] **ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
Type 'man IMPDC-634' for more detail.
[12/20 12:13:23    227s] Topological Sorting (REAL = 0:00:00.0, MEM = 1300.1M, InitMEM = 1300.1M)
[12/20 12:13:23    227s] Start delay calculation (fullDC) (1 T). (MEM=1300.14)
[12/20 12:13:23    227s] End AAE Lib Interpolated Model. (MEM=1308.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 12:13:26    230s] Total number of fetched objects 32469
[12/20 12:13:26    230s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 12:13:26    230s] End delay calculation. (MEM=1308.36 CPU=0:00:01.8 REAL=0:00:02.0)
[12/20 12:13:26    230s] End delay calculation (fullDC). (MEM=1308.36 CPU=0:00:02.7 REAL=0:00:03.0)
[12/20 12:13:26    230s] *** CDM Built up (cpu=0:00:03.2  real=0:00:04.0  mem= 1308.4M) ***
[12/20 12:13:26    231s] **ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**WARN: (TECHLIB-435):	Nominal Voltage for library MLP_no_sram is specified to be 0. This may cause problems with delay calculation
[12/20 12:13:27    231s] (saveModel) Running reportClockTree to generate CTS macro model...
[12/20 12:13:27    231s] 
[12/20 12:13:27    231s] **WARN: (IMPCK-8086):	The command reportClockTree is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/20 12:13:27    231s] **ERROR: (IMPCK-7120):	Both setup and hold anlaysis view are not available. You must specify analysis views

[12/20 12:13:27    231s] **ERROR: (IMPSYT-6752):	   RC-typical , Operating temperature 25 C
[12/20 12:13:29    232s] (saveModel) Running write_sdf...
[12/20 12:13:29    232s] 
[12/20 12:13:29    232s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[12/20 12:13:29    232s] #################################################################################
[12/20 12:13:29    232s] # Design Stage: PostRoute
[12/20 12:13:29    232s] # Design Name: MLP_no_sram
[12/20 12:13:29    232s] # Design Mode: 45nm
[12/20 12:13:29    232s] # Analysis Mode: Non-MMMC Non-OCV 
[12/20 12:13:29    232s] # Parasitics Mode: No SPEF/RCDB
[12/20 12:13:29    232s] # Signoff Settings: SI Off 
[12/20 12:13:29    232s] #################################################################################
[12/20 12:13:30    232s] **ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
Type 'man IMPDC-634' for more detail.
[12/20 12:13:30    232s] **ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
Type 'man IMPDC-634' for more detail.
[12/20 12:13:30    232s] Topological Sorting (REAL = 0:00:00.0, MEM = 1300.1M, InitMEM = 1300.1M)
[12/20 12:13:30    232s] Start delay calculation (fullDC) (1 T). (MEM=1300.14)
[12/20 12:13:30    232s] End AAE Lib Interpolated Model. (MEM=1308.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 12:13:32    235s] Total number of fetched objects 32469
[12/20 12:13:32    235s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 12:13:32    235s] End delay calculation. (MEM=1308.36 CPU=0:00:01.8 REAL=0:00:02.0)
[12/20 12:13:32    235s] End delay calculation (fullDC). (MEM=1308.36 CPU=0:00:02.4 REAL=0:00:02.0)
[12/20 12:13:32    235s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1308.4M) ***
[12/20 12:13:33    235s] <CMD> extractRC -outfile MLP_no_sram.cap
[12/20 12:13:33    235s] Extraction called for design 'MLP_no_sram' of instances=68438 and nets=31912 using extraction engine 'preRoute' .
[12/20 12:13:33    235s] PreRoute RC Extraction called for design MLP_no_sram.
[12/20 12:13:33    235s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 12:13:33    235s] Type 'man IMPEXT-6197' for more detail.
[12/20 12:13:33    235s] RCMode: PreRoute
[12/20 12:13:33    235s] Capacitance Scaling Factor   : 1.00000
[12/20 12:13:33    235s] Resistance Scaling Factor    : 1.00000
[12/20 12:13:33    235s] Clock Cap Scaling Factor    : 1.00000
[12/20 12:13:33    235s] Clock Res Scaling Factor     : 1.00000
[12/20 12:13:33    235s] Shrink Factor                : 1.00000
[12/20 12:13:33    235s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/20 12:13:33    235s] LayerId::1 widthSet size::1
[12/20 12:13:33    235s] LayerId::2 widthSet size::1
[12/20 12:13:33    235s] LayerId::3 widthSet size::1
[12/20 12:13:33    235s] LayerId::4 widthSet size::1
[12/20 12:13:33    235s] LayerId::5 widthSet size::1
[12/20 12:13:33    235s] LayerId::6 widthSet size::1
[12/20 12:13:33    235s] LayerId::7 widthSet size::1
[12/20 12:13:33    235s] LayerId::8 widthSet size::1
[12/20 12:13:33    235s] LayerId::9 widthSet size::1
[12/20 12:13:33    235s] LayerId::10 widthSet size::1
[12/20 12:13:33    235s] Updating RC grid for preRoute extraction ...
[12/20 12:13:33    235s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1300.145M)
[12/20 12:13:33    235s] <CMD> rcOut -spf ./save/MLP_no_sram.spf
[12/20 12:13:33    235s]    RC-typical , Operating temperature 25 C
[12/20 12:13:33    235s] Dumping SPF file.....
[12/20 12:13:33    235s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net weight_bias_mem_addr_o[9] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:33    235s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net weight_bias_mem_addr_o[0] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:33    235s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[255] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:33    235s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[238] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:33    235s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[229] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:33    235s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[227] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:33    235s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[220] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:33    235s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[210] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:33    235s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[209] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:33    235s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[203] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:33    235s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[202] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:33    235s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[202] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:33    235s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[199] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:33    235s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[196] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:33    235s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[196] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:33    235s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[195] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:33    235s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[195] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:33    235s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[195] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:33    235s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[195] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:33    235s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[189] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:33    235s] **WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 20.
[12/20 12:13:33    235s] To increase the message display limit, refer to the product command reference manual.
[12/20 12:13:35    237s] Created SPF File: ./save/MLP_no_sram.spf
[12/20 12:13:35    237s] <CMD> rcOut -spef ./save/MLP_no_sram.spef
[12/20 12:13:35    237s]    RC-typical , Operating temperature 25 C
[12/20 12:13:35    237s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net weight_bias_mem_addr_o[9] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:35    237s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net weight_bias_mem_addr_o[0] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:35    237s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[255] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:35    237s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[238] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:35    237s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[229] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:35    237s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[227] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:35    237s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[220] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:35    237s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[210] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:35    237s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[209] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:35    237s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[203] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:35    237s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[202] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:35    237s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[202] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:35    237s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[199] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:35    237s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[196] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:35    237s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[196] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:35    237s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[195] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:35    237s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[195] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:35    237s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[195] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:35    237s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[195] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:35    237s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net image_i[189] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:35    237s] **WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 20.
[12/20 12:13:35    237s] To increase the message display limit, refer to the product command reference manual.
[12/20 12:13:36    238s] <CMD> write_sdf ./save/${my_design}.apr.sdf
[12/20 12:13:37    238s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[12/20 12:13:37    238s] #################################################################################
[12/20 12:13:37    238s] # Design Stage: PostRoute
[12/20 12:13:37    238s] # Design Name: MLP_no_sram
[12/20 12:13:37    238s] # Design Mode: 45nm
[12/20 12:13:37    238s] # Analysis Mode: Non-MMMC Non-OCV 
[12/20 12:13:37    238s] # Parasitics Mode: No SPEF/RCDB
[12/20 12:13:37    238s] # Signoff Settings: SI Off 
[12/20 12:13:37    238s] #################################################################################
[12/20 12:13:37    238s] **ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
Type 'man IMPDC-634' for more detail.
[12/20 12:13:37    239s] **ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
Type 'man IMPDC-634' for more detail.
[12/20 12:13:37    239s] Topological Sorting (REAL = 0:00:00.0, MEM = 1300.1M, InitMEM = 1300.1M)
[12/20 12:13:37    239s] Start delay calculation (fullDC) (1 T). (MEM=1300.14)
[12/20 12:13:38    239s] End AAE Lib Interpolated Model. (MEM=1308.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 12:13:38    239s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:38    239s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:38    239s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:38    239s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:38    239s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:38    239s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:38    239s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:38    239s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:38    239s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:38    239s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:38    239s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:38    239s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:38    239s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:38    239s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:38    239s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:38    239s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:38    239s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:38    239s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:38    239s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:38    239s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/20 12:13:38    239s] **WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 20.
[12/20 12:13:38    239s] To increase the message display limit, refer to the product command reference manual.
[12/20 12:13:40    241s] Total number of fetched objects 32469
[12/20 12:13:40    241s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 12:13:40    241s] End delay calculation. (MEM=1308.36 CPU=0:00:01.9 REAL=0:00:02.0)
[12/20 12:13:40    241s] End delay calculation (fullDC). (MEM=1308.36 CPU=0:00:02.7 REAL=0:00:03.0)
[12/20 12:13:40    241s] *** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 1308.4M) ***
[12/20 12:13:41    242s] <CMD> setStreamOutMode -snapToMGrid true
[12/20 12:13:41    242s] <CMD> streamOut ./save/MLP_no_sram.gds -structureName MLP_no_sram -mode ALL -outputMacro -mapFile /bgfs/ece2193-2024s/kit/standardcell/lib/files/gds2_encounter.map
[12/20 12:13:41    242s] Parse map file...
[12/20 12:13:41    242s] **WARN: (IMPOGDS-392):	Unknown layer via 
[12/20 12:13:41    242s] Type 'man IMPOGDS-392' for more detail.
[12/20 12:13:41    242s] **WARN: (IMPOGDS-392):	Unknown layer via 
[12/20 12:13:41    242s] Type 'man IMPOGDS-392' for more detail.
[12/20 12:13:41    242s] Writing GDSII file ...
[12/20 12:13:41    242s] 	****** db unit per micron = 2000 ******
[12/20 12:13:41    242s] 	****** output gds2 file unit per micron = 2000 ******
[12/20 12:13:41    242s] 	****** unit scaling factor = 1 ******
[12/20 12:13:41    242s] Output for instance
[12/20 12:13:41    242s] Output for bump
[12/20 12:13:41    242s] Output for physical terminals
[12/20 12:13:41    242s] Output for logical terminals
[12/20 12:13:41    242s] Output for regular nets
[12/20 12:13:42    242s] Output for special nets and metal fills
[12/20 12:13:42    242s] Output for via structure generation
[12/20 12:13:42    242s] Statistics for GDS generated (version 3)
[12/20 12:13:42    242s] ----------------------------------------
[12/20 12:13:42    242s] Stream Out Layer Mapping Information:
[12/20 12:13:42    242s] GDS Layer Number          GDS Layer Name
[12/20 12:13:42    242s] ----------------------------------------
[12/20 12:13:42    242s]     49                            metal1
[12/20 12:13:42    242s]     51                            metal2
[12/20 12:13:42    242s]     62                            metal3
[12/20 12:13:42    242s]     31                            metal4
[12/20 12:13:42    242s]     33                            metal5
[12/20 12:13:42    242s]     37                            metal6
[12/20 12:13:42    242s]     39                            metal7
[12/20 12:13:42    242s]     41                            metal8
[12/20 12:13:42    242s]     43                            metal9
[12/20 12:13:42    242s]     45                           metal10
[12/20 12:13:42    242s]     61                              via2
[12/20 12:13:42    242s]     30                              via3
[12/20 12:13:42    242s]     32                              via4
[12/20 12:13:42    242s]     36                              via5
[12/20 12:13:42    242s]     38                              via6
[12/20 12:13:42    242s]     40                              via7
[12/20 12:13:42    242s]     42                              via8
[12/20 12:13:42    242s]     44                              via9
[12/20 12:13:42    242s]     39                            metal4
[12/20 12:13:42    242s]     41                            metal5
[12/20 12:13:42    242s]     43                            metal6
[12/20 12:13:42    242s]     45                            metal6
[12/20 12:13:42    242s] 
[12/20 12:13:42    242s] 
[12/20 12:13:42    242s] Stream Out Information Processed for GDS version 3:
[12/20 12:13:42    242s] Units: 2000 DBU
[12/20 12:13:42    242s] 
[12/20 12:13:42    242s] Object                             Count
[12/20 12:13:42    242s] ----------------------------------------
[12/20 12:13:42    242s] Instances                          68438
[12/20 12:13:42    242s] 
[12/20 12:13:42    242s] Ports/Pins                           697
[12/20 12:13:42    242s]     metal layer metal4               697
[12/20 12:13:42    242s] 
[12/20 12:13:42    242s] Nets                              235313
[12/20 12:13:42    242s]     metal layer metal1             20701
[12/20 12:13:42    242s]     metal layer metal2            147846
[12/20 12:13:42    242s]     metal layer metal3             56711
[12/20 12:13:42    242s]     metal layer metal4              8799
[12/20 12:13:42    242s]     metal layer metal5              1054
[12/20 12:13:42    242s]     metal layer metal6               202
[12/20 12:13:42    242s] 
[12/20 12:13:42    242s]     Via Instances                 179995
[12/20 12:13:42    242s] 
[12/20 12:13:42    242s] Special Nets                         530
[12/20 12:13:42    242s]     metal layer metal1               526
[12/20 12:13:42    242s]     metal layer metal2                 4
[12/20 12:13:42    242s] 
[12/20 12:13:42    242s]     Via Instances                    356
[12/20 12:13:42    242s] 
[12/20 12:13:42    242s] Metal Fills                            0
[12/20 12:13:42    242s] 
[12/20 12:13:42    242s]     Via Instances                      0
[12/20 12:13:42    242s] 
[12/20 12:13:42    242s] Metal FillOPCs                         0
[12/20 12:13:42    242s] 
[12/20 12:13:42    242s]     Via Instances                      0
[12/20 12:13:42    242s] 
[12/20 12:13:42    242s] Metal FillDRCs                         0
[12/20 12:13:42    242s] 
[12/20 12:13:42    242s]     Via Instances                      0
[12/20 12:13:42    242s] 
[12/20 12:13:42    242s] Text                                1396
[12/20 12:13:42    242s]     metal layer metal2                 2
[12/20 12:13:42    242s]     metal layer metal4              1394
[12/20 12:13:42    242s] 
[12/20 12:13:42    242s] 
[12/20 12:13:42    242s] Blockages                              0
[12/20 12:13:42    242s] 
[12/20 12:13:42    242s] 
[12/20 12:13:42    242s] Custom Text                            0
[12/20 12:13:42    242s] 
[12/20 12:13:42    242s] 
[12/20 12:13:42    242s] Custom Box                             0
[12/20 12:13:42    242s] 
[12/20 12:13:42    242s] Trim Metal                             0
[12/20 12:13:42    242s] 
[12/20 12:13:42    242s] Output for cells
[12/20 12:13:42    242s] **WARN: (IMPOGDS-1176):	There are 21 empty cells. Check innovus.log# for the details.
[12/20 12:13:42    242s]   It is probably because your mapping file does not contain corresponding rules.
[12/20 12:13:42    242s]   Use default mapping file(without option -mapFile) to output all information of a cell.
[12/20 12:13:42    242s] ######Streamout is finished!
[12/20 12:13:42    242s] <CMD> win
[12/20 12:13:59    243s] <CMD> fit
[12/20 12:15:24    247s] 
--------------------------------------------------------------------------------
Exiting Innovus on Fri Dec 20 12:15:24 2024
  Total CPU time:     0:04:11
  Total real time:    0:06:53
  Peak memory (main): 1033.77MB

[12/20 12:15:24    247s] 
[12/20 12:15:24    247s] *** Memory Usage v#1 (Current mem = 1332.781M, initial mem = 273.812M) ***
[12/20 12:15:24    247s] 
[12/20 12:15:24    247s] *** Summary of all messages that are not suppressed in this session:
[12/20 12:15:24    247s] Severity  ID               Count  Summary                                  
[12/20 12:15:24    247s] WARNING   IMPLF-155            1  ViaRule only supports routing/cut layer,...
[12/20 12:15:24    247s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/20 12:15:24    247s] WARNING   IMPOGDS-1176         1  There are %d empty cells. Check innovus....
[12/20 12:15:24    247s] WARNING   IMPOGDS-392          2  Unknown layer %s                         
[12/20 12:15:24    247s] WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
[12/20 12:15:24    247s] WARNING   IMPEXT-2882          5  Unable to find the resistance for via '%...
[12/20 12:15:24    247s] WARNING   IMPEXT-2883      105924  The resistance extracted for a wire belo...
[12/20 12:15:24    247s] WARNING   IMPSYT-7328          1  The design has been initialized in physi...
[12/20 12:15:24    247s] ERROR     IMPSYT-6752          2  %s                                       
[12/20 12:15:24    247s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[12/20 12:15:24    247s] ERROR     IMPCK-7120           2  Both setup and hold anlaysis view are no...
[12/20 12:15:24    247s] ERROR     IMPDC-634           10  Failed to build the timing graph since t...
[12/20 12:15:24    247s] ERROR     IMPVPA-22            1  verifyProcessAntenna failed to run becau...
[12/20 12:15:24    247s] ERROR     IMPVFC-24            2  Failed to open report file %s.           
[12/20 12:15:24    247s] WARNING   IMPVFG-257           1  verifyGeometry command is replaced by ve...
[12/20 12:15:24    247s] WARNING   IMPVFG-2             1  Unable to create a report file. Verify G...
[12/20 12:15:24    247s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[12/20 12:15:24    247s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[12/20 12:15:24    247s] WARNING   IMPSP-5157           1  Design has cells with user specified pad...
[12/20 12:15:24    247s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[12/20 12:15:24    247s] WARNING   IMPSP-9513           1  Timing constraint file does not exist    
[12/20 12:15:24    247s] WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
[12/20 12:15:24    247s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/20 12:15:24    247s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/20 12:15:24    247s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/20 12:15:24    247s] WARNING   IMPSP-9057           1  Fillers being added in a FIXED mode to t...
[12/20 12:15:24    247s] ERROR     IMPCTE-348           4  Timing library is not loaded yet.        
[12/20 12:15:24    247s] WARNING   SDF-808              3  The software is currently operating in a...
[12/20 12:15:24    247s] WARNING   TECHLIB-435          2  Nominal Voltage for library %s is specif...
[12/20 12:15:24    247s] *** Message Summary: 105958 warning(s), 21 error(s)
[12/20 12:15:24    247s] 
[12/20 12:15:24    247s] --- Ending "Innovus" (totcpu=0:04:08, real=0:06:43, mem=1332.8M) ---
