Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jun 28 13:53:16 2018
| Host         : PC-201805041311 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    28 |
| Unused register locations in slices containing registers |   103 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           21 |
| No           | No                    | Yes                    |              64 |           20 |
| No           | Yes                   | No                     |              44 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             192 |           62 |
| Yes          | Yes                   | No                     |              29 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------------------------------+----------------------------------------+------------------+----------------+
|         Clock Signal        |                    Enable Signal                    |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-----------------------------+-----------------------------------------------------+----------------------------------------+------------------+----------------+
|  adc_pll_m0/inst/clk_out1   | ad7606_if_m0/ad_convstab_i_1_n_0                    | ad7606_if_m0/Q                         |                1 |              1 |
|  adc_pll_m0/inst/clk_out1   | ad7606_if_m0/ad_cs_i_1_n_0                          | ad7606_if_m0/Q                         |                1 |              1 |
|  adc_pll_m0/inst/clk_out1   | ad7606_if_m0/ad_rd_i_1_n_0                          | ad7606_if_m0/Q                         |                1 |              1 |
|  video_pll_m0/inst/clk_out1 |                                                     | wav_display_m0/v_data[15]_i_1_n_0      |                2 |              4 |
|  adc_pll_m0/inst/clk_out1   | ad7606_if_m0/FSM_sequential_state[3]_i_1_n_0        | ad7606_if_m0/Q                         |                1 |              4 |
|  adc_pll_m0/inst/clk_out1   | ad7606_if_m0/adc_data_offset_reg[15]_0[0]           | ad7606_if_m0/y_cnt_reg[0]              |                2 |              4 |
|  adc_pll_m0/inst/clk_out1   |                                                     | ad7606_if_m0/AR[0]                     |                3 |              6 |
|  adc_pll_m0/inst/clk_out1   | ad7606_if_m0/i__0                                   | ad7606_if_m0/Q                         |                6 |              6 |
|  adc_pll_m0/inst/clk_out1   | ad7606_if_m0/ad_ch1[15]_i_1_n_0                     | ad7606_if_m0/Q                         |                1 |              8 |
|  adc_pll_m0/inst/clk_out1   | ad7606_if_m0/ad_ch2[15]_i_1_n_0                     | ad7606_if_m0/Q                         |                2 |              8 |
|  video_pll_m0/inst/clk_out1 |                                                     | grid_display_m0/timing_gen_xy_m0/SR[0] |                3 |              9 |
|  video_pll_m0/inst/clk_out1 |                                                     | wav_display_m1/timing_gen_xy_m0/SR[0]  |                2 |             10 |
|  video_pll_m0/inst/clk_out1 |                                                     | wav_display_m0/timing_gen_xy_m0/SR[0]  |                2 |             10 |
|  adc_pll_m0/inst/clk_out1   | ad7606_if_m0/E[0]                                   | ad7606_if_m0/AR[0]                     |                2 |             10 |
|  adc_pll_m0/inst/clk_out1   | ad7606_if_m0/sample_cnt_reg[9][0]                   | ad7606_if_m0/AR[0]                     |                3 |             10 |
|  video_pll_m0/inst/clk_out1 |                                                     | wav_display_m1/v_data[15]_i_1_n_0      |                5 |             11 |
|  video_pll_m0/inst/clk_out1 | color_bar_m0/active_x[11]_i_1_n_0                   | ad7606_if_m0/x_cnt_reg[10][0]          |                5 |             12 |
|  video_pll_m0/inst/clk_out1 | color_bar_m0/v_cnt                                  | ad7606_if_m0/x_cnt_reg[10][0]          |                4 |             12 |
|  video_pll_m0/inst/clk_out1 | grid_display_m0/timing_gen_xy_m0/y_cnt[0]_i_1_n_0   | ad7606_if_m0/x_cnt_reg[10][0]          |                3 |             12 |
|  video_pll_m0/inst/clk_out1 | wav_display_m1/timing_gen_xy_m0/y_cnt[0]_i_1__1_n_0 | ad7606_if_m0/y_cnt_reg[0]              |                3 |             12 |
|  video_pll_m0/inst/clk_out1 | wav_display_m0/timing_gen_xy_m0/y_cnt[0]_i_1__0_n_0 | ad7606_if_m0/y_cnt_reg[0]              |                3 |             12 |
|  adc_pll_m0/inst/clk_out1   | ad7606_if_m0/sel                                    | ad7606_if_m0/AR[0]                     |                4 |             16 |
|  video_pll_m0/inst/clk_out1 |                                                     | ad7606_if_m0/y_cnt_reg[0]              |                6 |             24 |
|  adc_pll_m0/inst/clk_out1   | ad7606_if_m0/adc_data_offset_reg[15]_0[0]           | ad7606_if_m0/AR[0]                     |                9 |             28 |
|  adc_pll_m0/inst/clk_out1   | ad7606_sample_m1/wait_cnt[31]_i_1__0_n_0            | ad7606_if_m0/AR[0]                     |               13 |             32 |
|  adc_pll_m0/inst/clk_out1   | ad7606_sample_m0/wait_cnt[31]_i_1_n_0               | ad7606_if_m0/AR[0]                     |               11 |             32 |
|  video_pll_m0/inst/clk_out1 |                                                     | ad7606_if_m0/x_cnt_reg[10][0]          |               11 |             34 |
|  video_pll_m0/inst/clk_out1 |                                                     |                                        |               26 |             49 |
+-----------------------------+-----------------------------------------------------+----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 4      |                     3 |
| 6      |                     2 |
| 8      |                     2 |
| 9      |                     1 |
| 10     |                     4 |
| 11     |                     1 |
| 12     |                     5 |
| 16+    |                     7 |
+--------+-----------------------+


