verilog work "MOD60/MOD60_FPGA.v"
verilog work "MOD60/testfull.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
