// Seed: 4145830647
module module_0 (
    input  tri1 id_0,
    output tri1 id_1
);
  wire  id_3;
  logic id_4;
endmodule
module module_1 (
    output wand  id_0
    , id_8,
    output tri0  id_1,
    output tri1  id_2,
    input  tri1  id_3,
    input  wor   id_4,
    output logic id_5,
    output wand  id_6
);
  parameter id_9 = (1);
  assign id_2 = id_9;
  always @(posedge id_3 or -1) begin : LABEL_0
    if (1) if (-1) id_5 <= id_3;
  end
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
