// Seed: 735485021
`define pp_3 0
module module_0 (
    input  id_0,
    output id_1,
    input  id_2
);
  always #1 begin
    id_1 = id_0;
  end
  logic id_3;
  assign id_1 = id_2(1);
endmodule
