// Seed: 2098243493
module module_0 (
    output tri1 id_0,
    input  tri0 id_1
);
  final $unsigned(0);
  ;
  logic [7:0] id_3;
  ;
  assign id_3[1] = 'b0;
  parameter id_4 = -1;
  wire [-1 : 1] id_5;
  wire id_6;
endmodule
module module_1 #(
    parameter id_11 = 32'd70,
    parameter id_6  = 32'd96
) (
    output wire id_0,
    input wire id_1,
    input tri0 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input wand id_5,
    input uwire _id_6,
    input wire id_7,
    output wire id_8,
    input tri0 id_9,
    input wor id_10,
    input tri0 _id_11,
    input supply1 id_12,
    output wor id_13,
    input supply1 id_14,
    output wand id_15,
    input wor id_16,
    input tri0 id_17,
    input wor id_18,
    output supply1 id_19,
    input wire id_20,
    input wor id_21,
    input supply0 id_22
);
  wire [id_6  -  id_11 : -1] id_24;
  module_0 modCall_1 (
      id_15,
      id_10
  );
endmodule
