#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: WzyNoEmo
Generated by Fabric Compiler (version 2022.1 build 99559) at Wed Jun 28 11:35:41 2023
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 1)] Analyzing module m1_soc_top (library work)
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_option_defs.v
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 267)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 268)] Convert attribute name from syn_keep to PAP_KEEP
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/tsmac_phy.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/tsmac_phy.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/tsmac_phy.v(line number: 13)] Analyzing module tsmac_phy (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/tsmac_phy.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_apb_modify_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_apb_modify_v1_0.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_apb_modify_v1_0.v(line number: 15)] Analyzing module pgs_tsmac_apb_modify_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_apb_modify_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_apb_port_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_apb_port_v1_0.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_apb_port_v1_0.v(line number: 16)] Analyzing module pgs_tsmac_apb_port_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_apb_port_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v(line number: 8)] Analyzing module pgs_tsmac_core_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v(line number: 12)] Analyzing module pgs_tsmac_gmii_to_rgmii_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v(line number: 13)] Analyzing module pgs_tsmac_rgmii_gmii_convert_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 12)] Analyzing module pgs_tsmac_rgmii_to_gmii_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v(line number: 8)] Analyzing module pgs_tsmac_rx_sm_v1_1 (library work)
W: Verilog-2006: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v(line number: 55)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v(line number: 109)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pecrc.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pecrc.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pecrc.vp(line number: 227)] Analyzing module pecrc (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pecrc.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp(line number: 466)] Analyzing module pe_mcxmac (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp(line number: 368)] Analyzing module pe_mcxmac_core (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pecar.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pecar.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pecar.vp(line number: 541)] Analyzing module pecar (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pecar.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pehst.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pehst.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pehst.vp(line number: 766)] Analyzing module pehst (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pehst.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pemgt.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pemgt.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pemgt.vp(line number: 650)] Analyzing module pemgt (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pemgt.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/perfn_top.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/perfn_top.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/perfn_top.vp(line number: 964)] Analyzing module perfn_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/perfn_top.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/permc_top.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/permc_top.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/permc_top.vp(line number: 488)] Analyzing module permc_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/permc_top.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/petfn_top.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/petfn_top.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/petfn_top.vp(line number: 1576)] Analyzing module petfn_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/petfn_top.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/petmc_top.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/petmc_top.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/petmc_top.vp(line number: 476)] Analyzing module petmc_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/petmc_top.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/rst_gen.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/rst_gen.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/rst_gen.v(line number: 1)] Analyzing module rst_gen (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/rst_gen.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_decoder.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_decoder.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_decoder.vp(line number: 166)] Analyzing module ahb_decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_decoder.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_def_slave.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_def_slave.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_def_slave.vp(line number: 117)] Analyzing module ahb_def_slave (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_def_slave.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_mux.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_mux.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_mux.vp(line number: 244)] Analyzing module ahb_mux (library work)
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_mux.vp(line number: 274)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_mux.vp(line number: 275)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_mux.vp(line number: 276)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_mux.vp(line number: 277)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_mux.vp(line number: 278)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_mux.vp(line number: 279)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_mux.vp(line number: 281)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_mux.vp(line number: 283)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_mux.vp(line number: 296)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_mux.vp(line number: 297)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_mux.vp(line number: 298)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_mux.vp(line number: 299)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_mux.vp(line number: 300)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_mux.vp(line number: 301)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_mux.vp(line number: 303)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_mux.vp(line number: 305)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_mux.vp(line number: 308)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_mux.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_adder.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_adder.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_adder.vp(line number: 107)] Analyzing module cm1_adder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_adder.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_ahb.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_ahb.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_ahb.vp(line number: 977)] Analyzing module cm1_ahb (library work)
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_ahb.vp(line number: 1009)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_ahb.vp(line number: 1014)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_ahb.vp(line number: 1093)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_ahb.vp(line number: 1144)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_ahb.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_alu_dec.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_alu_dec.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_defs.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_alu_dec.vp(line number: 191)] Analyzing module cm1_alu_dec (library work)
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_undefs.v
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_alu_dec.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_core.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_core.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_core.vp(line number: 626)] Analyzing module cm1_core (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_core.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_ctl.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_ctl.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_ctl.vp(line number: 2192)] Analyzing module cm1_ctl (library work)
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_ctl.vp(line number: 2501)] Convert attribute name from syn_keep to PAP_KEEP
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_undefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_ctl.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_ctl_add3.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_ctl_add3.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_ctl_add3.vp(line number: 88)] Analyzing module cm1_ctl_add3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_ctl_add3.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_ahb_dec.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_ahb_dec.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_define.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_ahb_dec.vp(line number: 134)] Analyzing module cm1_dbg_ahb_dec (library work)
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_undefs.v
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_ahb_dec.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_ahb_mux.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_ahb_mux.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_ahb_mux.vp(line number: 132)] Analyzing module cm1_dbg_ahb_mux (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_ahb_mux.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_bp.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_bp.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_define.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_bp.vp(line number: 404)] Analyzing module cm1_dbg_bp (library work)
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_undefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_bp.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_ctl.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_ctl.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_define.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_ctl.vp(line number: 834)] Analyzing module cm1_dbg_ctl (library work)
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_undefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_undefs.v' has been added. It is skipped.
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_undefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_ctl.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_dw.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_dw.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_define.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_dw.vp(line number: 590)] Analyzing module cm1_dbg_dw (library work)
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_undefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_dw.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_mtx.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_mtx.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_mtx.vp(line number: 430)] Analyzing module cm1_dbg_mtx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_mtx.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_mtx_dbg.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_mtx_dbg.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_define.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_mtx_dbg.vp(line number: 405)] Analyzing module cm1_dbg_mtx_dbg (library work)
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_undefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_undefs.v' has been added. It is skipped.
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_undefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_mtx_dbg.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_mtx_sys.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_mtx_sys.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_mtx_sys.vp(line number: 341)] Analyzing module cm1_dbg_mtx_sys (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_mtx_sys.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_rom_tb.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_rom_tb.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_define.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_rom_tb.vp(line number: 277)] Analyzing module cm1_dbg_rom_tb (library work)
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_undefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_rom_tb.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_sys.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_sys.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_sys.vp(line number: 439)] Analyzing module cm1_dbg_sys (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_sys.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_tcm.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_tcm.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_tcm.vp(line number: 262)] Analyzing module cm1_dbg_tcm (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_tcm.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_decoder.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_decoder.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_decoder.vp(line number: 1167)] Analyzing module cm1_decoder (library work)
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_undefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_decoder.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dp.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dp.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dp.vp(line number: 987)] Analyzing module cm1_dp (library work)
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dp.vp(line number: 1172)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dp.vp(line number: 1173)] Convert attribute name from syn_keep to PAP_KEEP
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_undefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dp.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_excpt.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_excpt.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_excpt.vp(line number: 2257)] Analyzing module cm1_excpt (library work)
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_excpt.vp(line number: 2582)] Convert attribute name from syn_keep to PAP_KEEP
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_undefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_excpt.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_fetch.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_fetch.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_fetch.vp(line number: 144)] Analyzing module cm1_fetch (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_fetch.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_mem_ctl.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_mem_ctl.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_mem_ctl.vp(line number: 447)] Analyzing module cm1_mem_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_mem_ctl.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_multiplier.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_multiplier.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_multiplier.vp(line number: 113)] Analyzing module cm1_multiplier (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_multiplier.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_multiply_shift.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_multiply_shift.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_multiply_shift.vp(line number: 136)] Analyzing module cm1_multiply_shift (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_multiply_shift.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_mux4.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_mux4.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_mux4.vp(line number: 90)] Analyzing module cm1_mux4 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_mux4.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_defs.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic.vp(line number: 452)] Analyzing module cm1_nvic (library work)
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_undefs.v
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_ahb.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_ahb.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_ahb.vp(line number: 848)] Analyzing module cm1_nvic_ahb (library work)
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_undefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_undefs.v' has been added. It is skipped.
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_undefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_ahb.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_ahb_os.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_ahb_os.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_ahb_os.vp(line number: 344)] Analyzing module cm1_nvic_ahb_os (library work)
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_undefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_ahb_os.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_main.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_main.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_main.vp(line number: 227)] Analyzing module cm1_nvic_main (library work)
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_undefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_main.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_pri_lvl.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_pri_lvl.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_pri_lvl.vp(line number: 178)] Analyzing module cm1_nvic_pri_lvl (library work)
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_undefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_pri_lvl.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_pri_num.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_pri_num.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_pri_num.vp(line number: 129)] Analyzing module cm1_nvic_pri_num (library work)
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_undefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_pri_num.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_tree.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_tree.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_tree.vp(line number: 232)] Analyzing module cm1_nvic_tree (library work)
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_undefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_tree.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_reg_bank.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_reg_bank.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_reg_bank.vp(line number: 132)] Analyzing module cm1_reg_bank (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_reg_bank.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_shifter.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_shifter.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_shifter.vp(line number: 235)] Analyzing module cm1_shifter (library work)
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_undefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_shifter.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_option_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1.vp(line number: 447)] Analyzing module CortexM1 (library work)
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_undefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1Dbg.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1Dbg.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_option_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_define.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1Dbg.vp(line number: 923)] Analyzing module CortexM1Dbg (library work)
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_undefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_undefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1Dbg.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1DbgIntegration.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1DbgIntegration.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_option_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1DbgIntegration.vp(line number: 444)] Analyzing module CortexM1DbgIntegration (library work)
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1DbgIntegration.vp(line number: 584)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1DbgIntegration.vp(line number: 585)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1DbgIntegration.vp(line number: 586)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1DbgIntegration.vp(line number: 587)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1DbgIntegration.vp(line number: 588)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1DbgIntegration.vp(line number: 589)] Convert attribute name from syn_keep to PAP_KEEP
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1DbgIntegration.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1Integration.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1Integration.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_option_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1Integration.vp(line number: 255)] Analyzing module CortexM1Integration (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1Integration.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAHBAP.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAHBAP.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApDefs.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAHBAP.vp(line number: 275)] Analyzing module DAPAHBAP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAHBAP.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApAhbSync.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApAhbSync.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApDefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApAhbSync.vp(line number: 169)] Analyzing module DAPAhbApAhbSync (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApAhbSync.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApDapSync.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApDapSync.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApDefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApDapSync.vp(line number: 185)] Analyzing module DAPAhbApDapSync (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApDapSync.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApMst.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApMst.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApDefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApMst.vp(line number: 635)] Analyzing module DAPAhbApMst (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApMst.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApSlv.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApSlv.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApDefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApSlv.vp(line number: 979)] Analyzing module DAPAhbApSlv (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApSlv.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApSyn.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApSyn.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApSyn.vp(line number: 99)] Analyzing module DAPAhbApSyn (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPAhbApSyn.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPDecMux.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPDecMux.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPDecMux.vp(line number: 106)] Analyzing module DAPDecMux (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPDecMux.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPDpApbSync.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPDpApbSync.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPDpApbSync.vp(line number: 106)] Analyzing module DAPDpApbSync (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPDpApbSync.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPDpEnSync.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPDpEnSync.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPDpEnSync.vp(line number: 99)] Analyzing module DAPDpEnSync (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPDpEnSync.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPDpIMux.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPDpIMux.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPDpIMux.vp(line number: 245)] Analyzing module DAPDpIMux (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPDpIMux.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPDpSync.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPDpSync.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPDpSync.vp(line number: 97)] Analyzing module DAPDpSync (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPDpSync.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPJtagDpProtocol.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPJtagDpProtocol.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPJtagDpDefs.v
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPDpApbDefs.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPJtagDpProtocol.vp(line number: 713)] Analyzing module DAPJtagDpProtocol (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPJtagDpProtocol.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPSwDpApbIf.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPSwDpApbIf.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPDpApbDefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPDpApbDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPSwDpApbIf.vp(line number: 436)] Analyzing module DAPSwDpApbIf (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPSwDpApbIf.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPSwDpProtocol.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPSwDpProtocol.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPSwDpDefs.v
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPDpApbDefs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPDpApbDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPSwDpProtocol.vp(line number: 1272)] Analyzing module DAPSwDpProtocol (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPSwDpProtocol.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPSwDpSync.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPSwDpSync.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPSwDpSync.vp(line number: 115)] Analyzing module DAPSwDpSync (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPSwDpSync.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPSWJDP.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPSWJDP.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPSWJDP.vp(line number: 356)] Analyzing module DAPSWJDP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPSWJDP.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPSwjWatcher.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPSwjWatcher.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPSwjDpDefs.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPSwjWatcher.vp(line number: 280)] Analyzing module DAPSwjWatcher (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DAPSwjWatcher.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DTCM.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DTCM.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_option_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DTCM.vp(line number: 233)] Analyzing module DTCM (library work)
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DTCM.vp(line number: 293)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DTCM.vp(line number: 294)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DTCM.vp(line number: 295)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DTCM.vp(line number: 296)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DTCM.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DTCMDBG.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DTCMDBG.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_option_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DTCMDBG.vp(line number: 267)] Analyzing module DTCMDBG (library work)
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DTCMDBG.vp(line number: 349)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DTCMDBG.vp(line number: 350)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DTCMDBG.vp(line number: 351)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DTCMDBG.vp(line number: 352)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DTCMDBG.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_option_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 663)] Analyzing module integration_kit_dbg (library work)
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 837)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 838)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 839)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 840)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 841)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 842)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 844)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 846)] Convert attribute name from syn_keep to PAP_KEEP
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/ITCM.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/ITCM.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_option_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/ITCM.vp(line number: 233)] Analyzing module ITCM (library work)
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/ITCM.vp(line number: 293)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/ITCM.vp(line number: 294)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/ITCM.vp(line number: 295)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/ITCM.vp(line number: 296)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
W: Verilog-2010: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/ITCM.vp(line number: 353)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/ITCM.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/ITCMDBG.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/ITCMDBG.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_option_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/ITCMDBG.vp(line number: 270)] Analyzing module ITCMDBG (library work)
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/ITCMDBG.vp(line number: 350)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/ITCMDBG.vp(line number: 351)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/ITCMDBG.vp(line number: 352)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/ITCMDBG.vp(line number: 353)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
W: Verilog-2010: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/ITCMDBG.vp(line number: 434)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/ITCMDBG.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp(line number: 301)] Analyzing module cmsdk_ahb_dcache (library work)
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp(line number: 306)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp(line number: 374)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 429)] Analyzing module D_Cache (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp(line number: 444)] Analyzing module cmsdk_ahb_ethernet_dmac (library work)
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp(line number: 449)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp(line number: 505)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp(line number: 448)] Analyzing module Ethernet_DMAC (library work)
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp(line number: 516)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp(line number: 154)] Analyzing module cmsdk_ahb_gpio (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.vp(line number: 132)] Analyzing module cmsdk_ahb_to_iop (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp(line number: 269)] Analyzing module cmsdk_ahb_icache (library work)
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp(line number: 274)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp(line number: 325)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 165)] Analyzing module I_Cache (library work)
W: Verilog-2010: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 197)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 201)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.vp(line number: 369)] Analyzing module cmsdk_ahb_to_apb (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_i2c/verilog/i2c_master_defines.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp(line number: 163)] Analyzing module cmsdk_apb_i2c (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_i2c/verilog/i2c_master_bit_ctrl.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_i2c/verilog/i2c_master_bit_ctrl.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_i2c/verilog/i2c_master_defines.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_i2c/verilog/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_i2c/verilog/i2c_master_bit_ctrl.vp(line number: 526)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_i2c/verilog/i2c_master_bit_ctrl.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_i2c/verilog/i2c_master_defines.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_i2c/verilog/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp(line number: 293)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.vp(line number: 102)] Analyzing module cmsdk_ahb_mem (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.vp(line number: 153)] Analyzing module cmsdk_apb_slave_mux (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_spi/verilog/cmsdk_apb_spi.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_spi/verilog/cmsdk_apb_spi.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_spi/verilog/cmsdk_apb_spi.vp(line number: 203)] Analyzing module cmsdk_apb_spi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_spi/verilog/cmsdk_apb_spi.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp(line number: 428)] Analyzing module cmsdk_apb_subsystem (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp(line number: 452)] Analyzing module cmsdk_apb_timer (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp(line number: 844)] Analyzing module cmsdk_apb_uart (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp(line number: 301)] Analyzing module cmsdk_apb_watchdog (library work)
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_defs.v
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.vp(line number: 428)] Analyzing module cmsdk_apb_watchdog_frc (library work)
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_defs.v
W: Public-4030: File 'C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.vp(line number: 814)] Analyzing module cmsdk_iop_gpio (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/udp_hw_speedup/tx_speedup.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/udp_hw_speedup/tx_speedup.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/udp_hw_speedup/tx_speedup.vp(line number: 244)] Analyzing module tx_speedup (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/udp_hw_speedup/tx_speedup.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/udp_hw_speedup/udp_hw_speedup.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/udp_hw_speedup/udp_hw_speedup.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/udp_hw_speedup/udp_hw_speedup.vp(line number: 149)] Analyzing module udp_hw_speedup (library work)
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/udp_hw_speedup/udp_hw_speedup.vp(line number: 159)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/udp_hw_speedup/udp_hw_speedup.vp(line number: 195)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/udp_hw_speedup/udp_hw_speedup.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/cmos_8_16bit.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/cmos_8_16bit.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/cmos_8_16bit.v(line number: 24)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/ov5640_ddr.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/ov5640_ddr.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/ov5640_ddr.v(line number: 1)] Analyzing module ov5640_ddr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/ov5640_ddr.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/i2c_com.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/i2c_com.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/i2c_com.v(line number: 21)] Analyzing module i2c_com (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/i2c_com.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/power_on_delay.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/power_on_delay.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/power_on_delay.v(line number: 22)] Analyzing module power_on_delay (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/power_on_delay.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/reg_config.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/reg_config.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/reg_config.v(line number: 22)] Analyzing module reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/hdmi_ddr.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/hdmi_ddr.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/hdmi_ddr.v(line number: 1)] Analyzing module hdmi_ddr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/hdmi_ddr.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/iic_dri.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/iic_dri.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/iic_dri.v(line number: 23)] Analyzing module iic_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/iic_dri.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/ms72xx_ctl.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/ms72xx_ctl.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/ms72xx_ctl.v(line number: 23)] Analyzing module ms72xx_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/ms72xx_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/ms7200_ctl.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/ms7200_ctl.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/ms7200_ctl.v(line number: 22)] Analyzing module ms7200_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/ms7200_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/ms7210_ctl.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/ms7210_ctl.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/ms7210_ctl.v(line number: 22)] Analyzing module ms7210_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/ms7210_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/ddr_hdmi.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/ddr_hdmi.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/ddr_hdmi.v(line number: 1)] Analyzing module ddr_hdmi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/ddr_hdmi.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/fram_buf.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/fram_buf.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/fram_buf.v(line number: 22)] Analyzing module fram_buf (library work)
W: Verilog-2006: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/fram_buf.v(line number: 76)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/fram_buf.v(line number: 77)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/fram_buf.v(line number: 78)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/fram_buf.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/rd_buf.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/rd_buf.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/rd_buf.v(line number: 22)] Analyzing module rd_buf (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/rd_buf.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/rd_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/rd_ctrl.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/rd_ctrl.v(line number: 23)] Analyzing module rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/sync_vg.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/sync_vg.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/sync_vg.v(line number: 35)] Analyzing module sync_vg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/sync_vg.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/wr_buf.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/wr_buf.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/wr_buf.v(line number: 22)] Analyzing module wr_buf (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/wr_buf.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/wr_cmd_trans.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/wr_cmd_trans.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/wr_cmd_trans.v(line number: 22)] Analyzing module wr_cmd_trans (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/wr_cmd_trans.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/wr_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/wr_ctrl.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/wr_ctrl.v(line number: 23)] Analyzing module wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/wr_rd_ctrl_top.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/wr_rd_ctrl_top.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/wr_rd_ctrl_top.v(line number: 22)] Analyzing module wr_rd_ctrl_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/wr_rd_ctrl_top.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hsst_ddr.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hsst_ddr.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hsst_ddr.v(line number: 1)] Analyzing module hsst_ddr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hsst_ddr.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_DCACHE_SRAM0 (library work)
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 313)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 372)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 373)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 381)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 382)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 413)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 418)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 419)] Ignore 'system task' $finish
W: Verilog-2010: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 310)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 18)] Analyzing module DCACHE_SRAM0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_DCACHE_SRAM1 (library work)
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 313)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 372)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 373)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 381)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 382)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 413)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 418)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 419)] Ignore 'system task' $finish
W: Verilog-2010: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 310)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 18)] Analyzing module DCACHE_SRAM1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_DCACHE_SRAM2 (library work)
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 313)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 372)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 373)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 381)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 382)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 413)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 418)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 419)] Ignore 'system task' $finish
W: Verilog-2010: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 310)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 18)] Analyzing module DCACHE_SRAM2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_DCACHE_SRAM3 (library work)
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 313)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 372)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 373)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 381)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 382)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 413)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 418)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 419)] Ignore 'system task' $finish
W: Verilog-2010: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 310)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 18)] Analyzing module DCACHE_SRAM3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_DCACHE_TAG (library work)
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 313)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 372)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 373)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 381)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 382)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 413)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 418)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 419)] Ignore 'system task' $finish
W: Verilog-2010: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 310)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 18)] Analyzing module DCACHE_TAG (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_ICACHE_INS0 (library work)
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 313)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 372)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 373)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 381)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 382)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 413)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 418)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 419)] Ignore 'system task' $finish
W: Verilog-2010: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 310)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 18)] Analyzing module ICACHE_INS0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_ICACHE_INS1 (library work)
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 313)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 372)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 373)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 381)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 382)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 413)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 418)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 419)] Ignore 'system task' $finish
W: Verilog-2010: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 310)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 18)] Analyzing module ICACHE_INS1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_ICACHE_TAG0 (library work)
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 314)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 403)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 404)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 413)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 414)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 419)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 420)] Ignore 'system task' $finish
W: Verilog-2010: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 311)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 18)] Analyzing module ICACHE_TAG0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_ICACHE_TAG1 (library work)
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 314)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 403)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 404)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 413)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 414)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 419)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 420)] Ignore 'system task' $finish
W: Verilog-2010: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 311)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 18)] Analyzing module ICACHE_TAG1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_TX_FIFO (library work)
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 309)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 310)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 330)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 383)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 384)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 415)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 416)] Ignore 'system task' $finish
W: Verilog-2010: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 307)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_6_TX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_6_TX_FIFO.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_6_TX_FIFO.v(line number: 25)] Analyzing module ipml_fifo_v1_6_TX_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_6_TX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/TX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/TX_FIFO.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 18)] Analyzing module TX_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/TX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_RX_RING (library work)
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 314)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 403)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 404)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 413)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 414)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 419)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 420)] Ignore 'system task' $finish
W: Verilog-2010: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 311)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/RX_RING.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/RX_RING.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/RX_RING.v(line number: 18)] Analyzing module RX_RING (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/RX_RING.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/hsst_fifo.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/hsst_fifo.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/hsst_fifo.v(line number: 18)] Analyzing module hsst_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/hsst_fifo.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_RX_FIFO (library work)
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 309)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 310)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 330)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 383)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 384)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 415)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 416)] Ignore 'system task' $finish
W: Verilog-2010: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 307)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_6_RX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_6_RX_FIFO.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_6_RX_FIFO.v(line number: 25)] Analyzing module ipml_fifo_v1_6_RX_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_6_RX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/RX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/RX_FIFO.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 18)] Analyzing module RX_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/RX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_fifo_v1_6_hsst_fifo.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_fifo_v1_6_hsst_fifo.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_fifo_v1_6_hsst_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_hsst_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_fifo_v1_6_hsst_fifo.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI (library work)
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 309)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 310)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 330)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 383)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 384)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 415)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 416)] Ignore 'system task' $finish
W: Verilog-2010: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 307)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_6_TSMAC_FIFO_RXCKLI.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_6_TSMAC_FIFO_RXCKLI.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 25)] Analyzing module ipml_fifo_v1_6_TSMAC_FIFO_RXCKLI (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_6_TSMAC_FIFO_RXCKLI.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v(line number: 18)] Analyzing module TSMAC_FIFO_RXCKLI (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_hsst_fifo (library work)
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2010: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 306)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_ex_data_fifo (library work)
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2010: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 306)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_fifo_v1_6_ex_data_fifo.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_fifo_v1_6_ex_data_fifo.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_fifo_v1_6_ex_data_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_ex_data_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_fifo_v1_6_ex_data_fifo.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/ex_data_fifo.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/ex_data_fifo.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/ex_data_fifo.v(line number: 18)] Analyzing module ex_data_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/ex_data_fifo.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v(line number: 20)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_PGL_SDPRAM_11 (library work)
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 313)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 372)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 373)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 381)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 382)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 413)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 418)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 419)] Ignore 'system task' $finish
W: Verilog-2010: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 310)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 18)] Analyzing module PGL_SDPRAM_11 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H.v(line number: 9)] Analyzing module DDR3_50H (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H_ddrphy_top.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H_ddrphy_top.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 10)] Analyzing module DDR3_50H_ddrphy_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H_ddrphy_top.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Analyzing module ipsxb_rst_sync_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp(line number: 145)] Analyzing module ipsxb_ddrphy_calib_mux_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 327)] Analyzing module ipsxb_ddrphy_calib_top_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp(line number: 150)] Analyzing module ipsxb_ddrphy_control_path_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Analyzing module ipsxb_ddrphy_data_slice_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 98)] Analyzing module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number: 234)] Analyzing module ipsxb_ddrphy_data_slice_wrlvl_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp(line number: 259)] Analyzing module ipsxb_ddrphy_dfi_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp(line number: 96)] Analyzing module ipsxb_ddrphy_dll_update_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number: 305)] Analyzing module ipsxb_ddrphy_dqsi_rdel_cal_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp(line number: 156)] Analyzing module ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number: 192)] Analyzing module ipsxb_ddrphy_dqs_rddata_align_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Analyzing module ipsxb_ddrphy_drift_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 93)] Analyzing module ipsxb_ddrphy_gate_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number: 269)] Analyzing module ipsxb_ddrphy_gatecal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp(line number: 135)] Analyzing module ipsxb_ddrphy_info_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp(line number: 258)] Analyzing module ipsxb_ddrphy_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp(line number: 118)] Analyzing module ipsxb_ddrphy_main_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 505)] Analyzing module ipsxb_ddrphy_rdcal_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 184)] Analyzing module ipsxb_ddrphy_reset_ctrl_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp(line number: 62)] Analyzing module ipsxb_ddrphy_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp(line number: 117)] Analyzing module ipsxb_ddrphy_slice_rddata_align_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp(line number: 64)] Analyzing module ipsxb_ddrphy_training_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp(line number: 414)] Analyzing module ipsxb_ddrphy_upcal_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp(line number: 150)] Analyzing module ipsxb_ddrphy_wdata_path_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp(line number: 173)] Analyzing module ipsxb_ddrphy_wrlvl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 9)] Analyzing module ipsxb_ddrphy_slice_top_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 20)] Analyzing module ipsxb_ddrphy_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp(line number: 145)] Analyzing module ipsxb_mcdq_apb_cross_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp(line number: 101)] Analyzing module ipsxb_mcdq_calib_delay_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp(line number: 559)] Analyzing module ipsxb_mcdq_cfg_apb_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp(line number: 243)] Analyzing module ipsxb_mcdq_dcd_bm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Analyzing module ipsxb_mcdq_dcd_rowaddr_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp(line number: 209)] Analyzing module ipsxb_mcdq_dcd_sm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 174)] Analyzing module ipsxb_mcdq_dcd_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Analyzing module ipsxb_mcdq_dcp_back_ctrl_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 298)] Analyzing module ipsxb_mcdq_dcp_buf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp(line number: 210)] Analyzing module ipsxb_mcdq_dcp_out_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 329)] Analyzing module ipsxb_mcdq_dcp_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 432)] Analyzing module ipsxb_mcdq_dfi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp(line number: 315)] Analyzing module ipsxb_mcdq_lp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp(line number: 321)] Analyzing module ipsxb_mcdq_mrs_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Analyzing module ipsxb_mcdq_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp(line number: 83)] Analyzing module ipsxb_mcdq_rdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Analyzing module ipsxb_mcdq_reg_fifo2_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 271)] Analyzing module ipsxb_mcdq_ui_axi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 171)] Analyzing module ipsxb_mcdq_wdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp(line number: 140)] Analyzing module ipsxb_mcdq_wdp_align_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Analyzing module ipsxb_mcdq_wdp_dcp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 619)] Analyzing module ipsxb_mcdq_wrapper_v1_2a (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Analyzing module ipsxb_mcdq_com_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Analyzing module ipsxb_mcdq_tfaw_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Analyzing module ipsxb_mcdq_tfaw_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Analyzing module ipsxb_mcdq_timing_act2wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Analyzing module ipsxb_mcdq_timing_act_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Analyzing module ipsxb_mcdq_timing_pre_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Analyzing module ipsxb_mcdq_timing_rd_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Analyzing module ipsxb_mcdq_timing_ref_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Analyzing module ipsxb_mcdq_timing_wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Analyzing module ipsxb_mcdq_trc_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Analyzing module ipsxb_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipsxb_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Analyzing module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Analyzing module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0 (library work)
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
W: Verilog-2010: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 59)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 64)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 70)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_wr_fram_buf (library work)
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 311)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 379)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 380)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 400)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 401)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 410)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 411)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 416)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 417)] Ignore 'system task' $finish
W: Verilog-2010: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 308)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/wr_fram_buf.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/wr_fram_buf.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/wr_fram_buf.v(line number: 16)] Analyzing module wr_fram_buf (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/wr_fram_buf.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_rd_fram_buf (library work)
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 311)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 379)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 380)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 400)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 401)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 410)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 411)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 416)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 417)] Ignore 'system task' $finish
W: Verilog-2010: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 308)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rd_fram_buf.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rd_fram_buf.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rd_fram_buf.v(line number: 16)] Analyzing module rd_fram_buf (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rd_fram_buf.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_fifo_clr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_fifo_clr_v1_0.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_fifo_clr_v1_0.v(line number: 16)] Analyzing module ipml_hsst_fifo_clr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_fifo_clr_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.v(line number: 16)] Analyzing module ipml_hsst_lane_powerup_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.v(line number: 16)] Analyzing module ipml_hsst_pll_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Analyzing module ipml_hsst_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v(line number: 16)] Analyzing module ipml_hsst_rst_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 16)] Analyzing module ipml_hsst_rst_rx_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Analyzing module ipml_hsst_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 16)] Analyzing module ipml_hsst_rst_tx_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v(line number: 16)] Analyzing module ipml_hsst_rst_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_wtchdg_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_wtchdg_v1_0.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_wtchdg_v1_0.v(line number: 16)] Analyzing module ipml_hsst_rst_wtchdg_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_wtchdg_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v(line number: 16)] Analyzing module ipml_hsst_rxlane_rst_fsm_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.v(line number: 16)] Analyzing module ipml_hsst_txlane_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_u_hsst_wrapper_v1_3e.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_u_hsst_wrapper_v1_3e.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_u_hsst_wrapper_v1_3e.v(line number: 20)] Analyzing module ipml_hsst_u_hsst_wrapper_v1_3e (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_u_hsst_wrapper_v1_3e.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/u_hsst.v
I: Verilog-0001: Analyzing file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/u_hsst.v
I: Verilog-0002: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/u_hsst.v(line number: 21)] Analyzing module u_hsst (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr} C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/u_hsst.v successfully.
I: Module "m1_soc_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 5.155s wall, 1.172s user + 0.094s system = 1.266s CPU (24.6%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 1)] Elaborating module m1_soc_top
I: Module instance {m1_soc_top} parameter value:
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    TH_1S = 27'b001111101111000101001000000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 282)] Elaborating instance u_pll
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v(line number: 20)] Elaborating module pll
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v(line number: 236)] Elaborating instance u_pll_e3
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v(line number: 123)] Net clkfb in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v(line number: 126)] Net pfden in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v(line number: 127)] Net clkout0_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v(line number: 128)] Net clkout0_2pad_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v(line number: 129)] Net clkout1_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v(line number: 130)] Net clkout2_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v(line number: 131)] Net clkout3_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v(line number: 132)] Net clkout4_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v(line number: 133)] Net clkout5_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v(line number: 134)] Net dyn_idiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v(line number: 135)] Net dyn_odiv0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v(line number: 136)] Net dyn_odiv1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v(line number: 137)] Net dyn_odiv2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v(line number: 138)] Net dyn_odiv3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v(line number: 139)] Net dyn_odiv4 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v(line number: 140)] Net dyn_fdiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v(line number: 141)] Net dyn_duty0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v(line number: 142)] Net dyn_duty1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v(line number: 143)] Net dyn_duty2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v(line number: 144)] Net dyn_duty3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PLL/pll.v(line number: 145)] Net dyn_duty4 in pll(original module pll) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 297)] Elaborating instance u_rst_gen
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/rst_gen.v(line number: 1)] Elaborating module rst_gen
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 368)] Elaborating instance u_integration_kit_dbg
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 663)] Elaborating module integration_kit_dbg
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 1043)] Elaborating instance u_cm1_integration
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1Integration.vp(line number: 255)] Elaborating module CortexM1Integration
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cm1_integration} parameter value:
    NUM_IRQ = 32'b00000000000000000000000000001000
    OS = 32'b00000000000000000000000000000001
    SMALL_MUL = 32'b00000000000000000000000000000000
    BE8 = 32'b00000000000000000000000000000000
    ITCM_SIZE = 4'b0011
    DTCM_SIZE = 4'b0011
    ITCM_LA_EN = 32'b00000000000000000000000000000001
    ITCM_UA_EN = 32'b00000000000000000000000000000000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1Integration.vp(line number: 394)] Elaborating instance u_cortexm1
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1.vp(line number: 447)] Elaborating module CortexM1
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cm1_integration.u_cortexm1} parameter value:
    NUM_IRQ = 32'b00000000000000000000000000001000
    OS = 32'b00000000000000000000000000000001
    SMALL_MUL = 32'b00000000000000000000000000000000
    BE8 = 32'b00000000000000000000000000000000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1.vp(line number: 645)] Elaborating instance u_core
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_core.vp(line number: 626)] Elaborating module cm1_core
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cm1_integration.u_cortexm1.u_core} parameter value:
    DBG = 32'b00000000000000000000000000000000
    OS = 32'b00000000000000000000000000000001
    BE8 = 32'b00000000000000000000000000000000
    SMALL_MUL = 32'b00000000000000000000000000000000
    NUM_IRQ = 32'b00000000000000000000000000001000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_core.vp(line number: 842)] Elaborating instance u_fetch
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_fetch.vp(line number: 144)] Elaborating module cm1_fetch
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_core.vp(line number: 868)] Elaborating instance u_ctrl
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_ctl.vp(line number: 2192)] Elaborating module cm1_ctl
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cm1_integration.u_cortexm1.u_core.u_ctrl} parameter value:
    DBG = 32'b00000000000000000000000000000000
    OS = 32'b00000000000000000000000000000001
    SMALL_MUL = 32'b00000000000000000000000000000000
    NUM_IRQ = 32'b00000000000000000000000000001000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_ctl.vp(line number: 2992)] Elaborating instance u_decode
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_decoder.vp(line number: 1167)] Elaborating module cm1_decoder
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cm1_integration.u_cortexm1.u_core.u_ctrl.u_decode} parameter value:
    OS = 32'b00000000000000000000000000000001
    SMALL_MUL = 32'b00000000000000000000000000000000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_ctl.vp(line number: 3607)] Elaborating instance u_r_list_add
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_ctl_add3.vp(line number: 88)] Elaborating module cm1_ctl_add3
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_ctl.vp(line number: 3821)] Elaborating instance u_excpt
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_excpt.vp(line number: 2257)] Elaborating module cm1_excpt
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cm1_integration.u_cortexm1.u_core.u_ctrl.u_excpt} parameter value:
    DBG = 32'b00000000000000000000000000000000
    OS = 32'b00000000000000000000000000000001
    NUM_IRQ = 32'b00000000000000000000000000001000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_core.vp(line number: 1001)] Elaborating instance u_dp
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dp.vp(line number: 987)] Elaborating module cm1_dp
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cm1_integration.u_cortexm1.u_core.u_dp} parameter value:
    BE8 = 32'b00000000000000000000000000000000
    SMALL_MUL = 32'b00000000000000000000000000000000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dp.vp(line number: 1291)] Elaborating instance u_r_bank
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_reg_bank.vp(line number: 132)] Elaborating module cm1_reg_bank
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dp.vp(line number: 1364)] Elaborating instance u_alu_dec
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_alu_dec.vp(line number: 191)] Elaborating module cm1_alu_dec
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_alu_dec.vp(line number: 272)] Elaborating instance u_adder
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_adder.vp(line number: 107)] Elaborating module cm1_adder
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dp.vp(line number: 1406)] Elaborating instance u_mul_shft
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_multiply_shift.vp(line number: 136)] Elaborating module cm1_multiply_shift
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cm1_integration.u_cortexm1.u_core.u_dp.u_mul_shft} parameter value:
    SMALL_MUL = 32'b00000000000000000000000000000000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_multiply_shift.vp(line number: 183)] Elaborating instance u_shft
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_shifter.vp(line number: 235)] Elaborating module cm1_shifter
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_multiply_shift.vp(line number: 201)] Elaborating instance u_mul
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_multiplier.vp(line number: 113)] Elaborating module cm1_multiplier
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cm1_integration.u_cortexm1.u_core.u_dp.u_mul_shft.u_mul} parameter value:
    SMALL_MUL = 32'b00000000000000000000000000000000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dp.vp(line number: 1424)] Elaborating instance u_mem_ctl
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_mem_ctl.vp(line number: 447)] Elaborating module cm1_mem_ctl
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dp.vp(line number: 1695)] Elaborating instance u_rf0_mux
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_mux4.vp(line number: 90)] Elaborating module cm1_mux4
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cm1_integration.u_cortexm1.u_core.u_dp.u_rf0_mux} parameter value:
    WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_dp.vp(line number: 1706)] Elaborating instance u_rf1_mux
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_mux4.vp(line number: 90)] Elaborating module cm1_mux4
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cm1_integration.u_cortexm1.u_core.u_dp.u_rf1_mux} parameter value:
    WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1.vp(line number: 721)] Elaborating instance u_nvic
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic.vp(line number: 452)] Elaborating module cm1_nvic
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cm1_integration.u_cortexm1.u_nvic} parameter value:
    DBG = 32'b00000000000000000000000000000000
    NUM_IRQ = 32'b00000000000000000000000000001000
    OS = 32'b00000000000000000000000000000001
    BE8 = 32'b00000000000000000000000000000000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic.vp(line number: 558)] Elaborating instance u_ahb
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_ahb.vp(line number: 848)] Elaborating module cm1_nvic_ahb
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cm1_integration.u_cortexm1.u_nvic.u_ahb} parameter value:
    DBG = 32'b00000000000000000000000000000000
    NUM_IRQ = 32'b00000000000000000000000000001000
    OS = 32'b00000000000000000000000000000001
    BE8 = 32'b00000000000000000000000000000000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic.vp(line number: 611)] Elaborating instance u_ahb_os
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_ahb_os.vp(line number: 344)] Elaborating module cm1_nvic_ahb_os
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os} parameter value:
    DBG = 32'b00000000000000000000000000000000
    OS = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic.vp(line number: 635)] Elaborating instance u_tree
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_tree.vp(line number: 232)] Elaborating module cm1_nvic_tree
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cm1_integration.u_cortexm1.u_nvic.u_tree} parameter value:
    NUM_IRQ = 32'b00000000000000000000000000001000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_tree.vp(line number: 300)] Elaborating instance u_pri_lvl0
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_pri_lvl.vp(line number: 178)] Elaborating module cm1_nvic_pri_lvl
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cm1_integration.u_cortexm1.u_nvic.u_tree.u_pri_lvl0} parameter value:
    NUM_IRQ = 32'b00000000000000000000000000001000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_tree.vp(line number: 324)] Elaborating instance u_pri_num1
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_pri_num.vp(line number: 129)] Elaborating module cm1_nvic_pri_num
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cm1_integration.u_cortexm1.u_nvic.u_tree.u_pri_num1} parameter value:
    NUM_IRQ = 32'b00000000000000000000000000001000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_tree.vp(line number: 361)] Elaborating instance u_pri_lvl2
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_pri_lvl.vp(line number: 178)] Elaborating module cm1_nvic_pri_lvl
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cm1_integration.u_cortexm1.u_nvic.u_tree.u_pri_lvl2} parameter value:
    NUM_IRQ = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic.vp(line number: 652)] Elaborating instance u_main
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_nvic_main.vp(line number: 227)] Elaborating module cm1_nvic_main
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cm1_integration.u_cortexm1.u_nvic.u_main} parameter value:
    OS = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1.vp(line number: 761)] Elaborating instance u_ahb
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/cm1_ahb.vp(line number: 977)] Elaborating module cm1_ahb
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cm1_integration.u_cortexm1.u_ahb} parameter value:
    BE8 = 32'b00000000000000000000000000000000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1Integration.vp(line number: 436)] Elaborating instance u_itcm
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/ITCM.vp(line number: 233)] Elaborating module ITCM
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cm1_integration.u_itcm} parameter value:
    TCMSIZE = 4'b0011
    memory_name = ITCM
    image_name = image
    init_mem = 32'b00000000000000000000000000000001
    addr_width = 32'b00000000000000000000000000001010
    no_itcm = 1'b0
    data_width = 32'b00000000000000000000000000100000
    mem_base = 32'b00000000000000000000000000000000
    mem_top = 32'b00000000000000000000111111111111
    buffer_size = 32'b00000000000001100001101010000000
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/itcm3
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/ITCM.vp(line number: 354)] Loading memory data from file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/itcm3
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/itcm2
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/ITCM.vp(line number: 355)] Loading memory data from file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/itcm2
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/itcm1
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/ITCM.vp(line number: 356)] Loading memory data from file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/itcm1
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/itcm0
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/ITCM.vp(line number: 357)] Loading memory data from file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/itcm0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/CortexM1Integration.vp(line number: 451)] Elaborating instance u_dtcm
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/DTCM.vp(line number: 233)] Elaborating module DTCM
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cm1_integration.u_dtcm} parameter value:
    TCMSIZE = 4'b0011
    memory_name = DTCM
    image_name = image
    init_mem = 32'b00000000000000000000000000000001
    addr_width = 32'b00000000000000000000000000001010
    no_dtcm = 1'b0
    data_width = 32'b00000000000000000000000000100000
    mem_base = 32'b00100000000000000000000000000000
    mem_top = 32'b00100000000000000000111111111111
    buffer_size = 32'b00000000000001100001101010000000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 1075)] Elaborating instance u_ahb_gpio_0
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp(line number: 154)] Elaborating module cmsdk_ahb_gpio
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_ahb_gpio_0} parameter value:
    ALTERNATE_FUNC_MASK = 16'b0000000000000000
    ALTERNATE_FUNC_DEFAULT = 16'b0000000000000000
    BE = 32'b00000000000000000000000000000000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp(line number: 217)] Elaborating instance u_ahb_to_gpio
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.vp(line number: 132)] Elaborating module cmsdk_ahb_to_iop
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp(line number: 248)] Elaborating instance u_iop_gpio
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.vp(line number: 814)] Elaborating module cmsdk_iop_gpio
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_ahb_gpio_0.u_iop_gpio} parameter value:
    ALTERNATE_FUNC_MASK = 16'b0000000000000000
    ALTERNATE_FUNC_DEFAULT = 16'b0000000000000000
    BE = 32'b00000000000000000000000000000000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 1115)] Elaborating instance u_cmsdk_ahb_mem
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.vp(line number: 102)] Elaborating module cmsdk_ahb_mem
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 1156)] Elaborating instance u_cmsdk_ahb_icache
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp(line number: 269)] Elaborating module cmsdk_ahb_icache
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp(line number: 392)] Elaborating instance u_I_Cache
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 165)] Elaborating module I_Cache
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/LRU0.dat
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 198)] Loading memory data from file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/LRU0.dat
I: Found Verilog include file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/LRU1.dat
I: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 202)] Loading memory data from file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/LRU1.dat
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 286)] Elaborating instance u_ICACHE_TAG0
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 18)] Elaborating module ICACHE_TAG0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 159)] Elaborating instance U_ipml_sdpram_ICACHE_TAG0
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_ICACHE_TAG0
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cmsdk_ahb_icache.u_I_Cache.u_ICACHE_TAG0.U_ipml_sdpram_ICACHE_TAG0} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010101
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010101
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 480)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 492)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 495)] Case condition never applies
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 626)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 686)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 687)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 690)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 690)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 691)] Case condition never applies
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_6_ICACHE_TAG0.v(line number: 857)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 299)] Elaborating instance u_ICACHE_TAG1
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 18)] Elaborating module ICACHE_TAG1
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 159)] Elaborating instance U_ipml_sdpram_ICACHE_TAG1
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_ICACHE_TAG1
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cmsdk_ahb_icache.u_I_Cache.u_ICACHE_TAG1.U_ipml_sdpram_ICACHE_TAG1} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010101
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010101
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 480)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 492)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 495)] Case condition never applies
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 626)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 686)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 687)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 690)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 690)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 691)] Case condition never applies
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_6_ICACHE_TAG1.v(line number: 857)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 312)] Elaborating instance u_ICACHE_INS0
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 18)] Elaborating module ICACHE_INS0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 159)] Elaborating instance U_ipml_sdpram_ICACHE_INS0
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_ICACHE_INS0
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cmsdk_ahb_icache.u_I_Cache.u_ICACHE_INS0.U_ipml_sdpram_ICACHE_INS0} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 488)] Case condition never applies
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 621)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 684)] Case condition never applies
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 851)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 851)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 772)] Net DA_bus[8] in ipml_sdpram_v1_6_ICACHE_INS0(original module ipml_sdpram_v1_6_ICACHE_INS0) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 772)] Net DA_bus[17] in ipml_sdpram_v1_6_ICACHE_INS0(original module ipml_sdpram_v1_6_ICACHE_INS0) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 772)] Net DA_bus[26] in ipml_sdpram_v1_6_ICACHE_INS0(original module ipml_sdpram_v1_6_ICACHE_INS0) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 772)] Net DA_bus[35] in ipml_sdpram_v1_6_ICACHE_INS0(original module ipml_sdpram_v1_6_ICACHE_INS0) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 773)] Net DB_bus[8] in ipml_sdpram_v1_6_ICACHE_INS0(original module ipml_sdpram_v1_6_ICACHE_INS0) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 773)] Net DB_bus[17] in ipml_sdpram_v1_6_ICACHE_INS0(original module ipml_sdpram_v1_6_ICACHE_INS0) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 773)] Net DB_bus[26] in ipml_sdpram_v1_6_ICACHE_INS0(original module ipml_sdpram_v1_6_ICACHE_INS0) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_6_ICACHE_INS0.v(line number: 773)] Net DB_bus[35] in ipml_sdpram_v1_6_ICACHE_INS0(original module ipml_sdpram_v1_6_ICACHE_INS0) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 325)] Elaborating instance u_ICACHE_INS1
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 18)] Elaborating module ICACHE_INS1
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 159)] Elaborating instance U_ipml_sdpram_ICACHE_INS1
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_ICACHE_INS1
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cmsdk_ahb_icache.u_I_Cache.u_ICACHE_INS1.U_ipml_sdpram_ICACHE_INS1} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 488)] Case condition never applies
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 621)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 684)] Case condition never applies
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 851)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 851)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 772)] Net DA_bus[8] in ipml_sdpram_v1_6_ICACHE_INS1(original module ipml_sdpram_v1_6_ICACHE_INS1) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 772)] Net DA_bus[17] in ipml_sdpram_v1_6_ICACHE_INS1(original module ipml_sdpram_v1_6_ICACHE_INS1) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 772)] Net DA_bus[26] in ipml_sdpram_v1_6_ICACHE_INS1(original module ipml_sdpram_v1_6_ICACHE_INS1) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 772)] Net DA_bus[35] in ipml_sdpram_v1_6_ICACHE_INS1(original module ipml_sdpram_v1_6_ICACHE_INS1) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 773)] Net DB_bus[8] in ipml_sdpram_v1_6_ICACHE_INS1(original module ipml_sdpram_v1_6_ICACHE_INS1) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 773)] Net DB_bus[17] in ipml_sdpram_v1_6_ICACHE_INS1(original module ipml_sdpram_v1_6_ICACHE_INS1) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 773)] Net DB_bus[26] in ipml_sdpram_v1_6_ICACHE_INS1(original module ipml_sdpram_v1_6_ICACHE_INS1) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_6_ICACHE_INS1.v(line number: 773)] Net DB_bus[35] in ipml_sdpram_v1_6_ICACHE_INS1(original module ipml_sdpram_v1_6_ICACHE_INS1) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 1207)] Elaborating instance u_cmsdk_ahb_dcache
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp(line number: 301)] Elaborating module cmsdk_ahb_dcache
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp(line number: 463)] Elaborating instance u_D_Cache
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 429)] Elaborating module D_Cache
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 847)] Elaborating instance u_DCACHE_TAG
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 18)] Elaborating module DCACHE_TAG
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 159)] Elaborating instance U_ipml_sdpram_DCACHE_TAG
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_DCACHE_TAG
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cmsdk_ahb_dcache.u_D_Cache.u_DCACHE_TAG.U_ipml_sdpram_DCACHE_TAG} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010101
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010101
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 490)] Case condition never applies
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 621)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 686)] Case condition never applies
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_6_DCACHE_TAG.v(line number: 851)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 860)] Elaborating instance u_DCACHE_SRAM0
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 18)] Elaborating module DCACHE_SRAM0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 163)] Elaborating instance U_ipml_sdpram_DCACHE_SRAM0
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_DCACHE_SRAM0
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cmsdk_ahb_dcache.u_D_Cache.u_DCACHE_SRAM0.U_ipml_sdpram_DCACHE_SRAM0} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000001
    c_BE_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 477)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 489)] Case condition never applies
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 621)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 685)] Case condition never applies
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 851)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 772)] Net DA_bus[8] in ipml_sdpram_v1_6_DCACHE_SRAM0(original module ipml_sdpram_v1_6_DCACHE_SRAM0) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 772)] Net DA_bus[17] in ipml_sdpram_v1_6_DCACHE_SRAM0(original module ipml_sdpram_v1_6_DCACHE_SRAM0) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 773)] Net DB_bus[8] in ipml_sdpram_v1_6_DCACHE_SRAM0(original module ipml_sdpram_v1_6_DCACHE_SRAM0) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_6_DCACHE_SRAM0.v(line number: 773)] Net DB_bus[17] in ipml_sdpram_v1_6_DCACHE_SRAM0(original module ipml_sdpram_v1_6_DCACHE_SRAM0) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 874)] Elaborating instance u_DCACHE_SRAM1
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 18)] Elaborating module DCACHE_SRAM1
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 163)] Elaborating instance U_ipml_sdpram_DCACHE_SRAM1
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_DCACHE_SRAM1
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cmsdk_ahb_dcache.u_D_Cache.u_DCACHE_SRAM1.U_ipml_sdpram_DCACHE_SRAM1} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000001
    c_BE_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 477)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 489)] Case condition never applies
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 621)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 685)] Case condition never applies
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 851)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 772)] Net DA_bus[8] in ipml_sdpram_v1_6_DCACHE_SRAM1(original module ipml_sdpram_v1_6_DCACHE_SRAM1) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 772)] Net DA_bus[17] in ipml_sdpram_v1_6_DCACHE_SRAM1(original module ipml_sdpram_v1_6_DCACHE_SRAM1) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 773)] Net DB_bus[8] in ipml_sdpram_v1_6_DCACHE_SRAM1(original module ipml_sdpram_v1_6_DCACHE_SRAM1) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_6_DCACHE_SRAM1.v(line number: 773)] Net DB_bus[17] in ipml_sdpram_v1_6_DCACHE_SRAM1(original module ipml_sdpram_v1_6_DCACHE_SRAM1) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 888)] Elaborating instance u_DCACHE_SRAM2
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 18)] Elaborating module DCACHE_SRAM2
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 163)] Elaborating instance U_ipml_sdpram_DCACHE_SRAM2
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_DCACHE_SRAM2
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cmsdk_ahb_dcache.u_D_Cache.u_DCACHE_SRAM2.U_ipml_sdpram_DCACHE_SRAM2} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000001
    c_BE_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 477)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 489)] Case condition never applies
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 621)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 685)] Case condition never applies
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 851)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 772)] Net DA_bus[8] in ipml_sdpram_v1_6_DCACHE_SRAM2(original module ipml_sdpram_v1_6_DCACHE_SRAM2) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 772)] Net DA_bus[17] in ipml_sdpram_v1_6_DCACHE_SRAM2(original module ipml_sdpram_v1_6_DCACHE_SRAM2) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 773)] Net DB_bus[8] in ipml_sdpram_v1_6_DCACHE_SRAM2(original module ipml_sdpram_v1_6_DCACHE_SRAM2) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_6_DCACHE_SRAM2.v(line number: 773)] Net DB_bus[17] in ipml_sdpram_v1_6_DCACHE_SRAM2(original module ipml_sdpram_v1_6_DCACHE_SRAM2) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 902)] Elaborating instance u_DCACHE_SRAM3
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 18)] Elaborating module DCACHE_SRAM3
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 163)] Elaborating instance U_ipml_sdpram_DCACHE_SRAM3
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_DCACHE_SRAM3
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cmsdk_ahb_dcache.u_D_Cache.u_DCACHE_SRAM3.U_ipml_sdpram_DCACHE_SRAM3} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000001
    c_BE_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 477)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 489)] Case condition never applies
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 621)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 685)] Case condition never applies
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 851)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 772)] Net DA_bus[8] in ipml_sdpram_v1_6_DCACHE_SRAM3(original module ipml_sdpram_v1_6_DCACHE_SRAM3) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 772)] Net DA_bus[17] in ipml_sdpram_v1_6_DCACHE_SRAM3(original module ipml_sdpram_v1_6_DCACHE_SRAM3) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 773)] Net DB_bus[8] in ipml_sdpram_v1_6_DCACHE_SRAM3(original module ipml_sdpram_v1_6_DCACHE_SRAM3) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_6_DCACHE_SRAM3.v(line number: 773)] Net DB_bus[17] in ipml_sdpram_v1_6_DCACHE_SRAM3(original module ipml_sdpram_v1_6_DCACHE_SRAM3) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 1260)] Elaborating instance u_cmsdk_ahb_ethernet_dmac
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp(line number: 444)] Elaborating module cmsdk_ahb_ethernet_dmac
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp(line number: 736)] Elaborating instance u_Ethernet_DMAC
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp(line number: 448)] Elaborating module Ethernet_DMAC
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp(line number: 677)] Elaborating instance u_TX_FIFO
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 18)] Elaborating module TX_FIFO
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 150)] Elaborating instance U_ipml_fifo_TX_FIFO
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_6_TX_FIFO.v(line number: 25)] Elaborating module ipml_fifo_v1_6_TX_FIFO
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_TX_FIFO.U_ipml_fifo_TX_FIFO} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
    c_FIFO_TYPE = SYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000000001111
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_6_TX_FIFO.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_TX_FIFO
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_TX_FIFO.U_ipml_fifo_TX_FIFO.U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 474)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 476)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 622)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 682)] Case condition never applies
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 852)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 773)] Net DA_bus[8] in ipml_sdpram_v1_6_TX_FIFO(original module ipml_sdpram_v1_6_TX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 773)] Net DA_bus[17] in ipml_sdpram_v1_6_TX_FIFO(original module ipml_sdpram_v1_6_TX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 773)] Net DA_bus[26] in ipml_sdpram_v1_6_TX_FIFO(original module ipml_sdpram_v1_6_TX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 773)] Net DA_bus[35] in ipml_sdpram_v1_6_TX_FIFO(original module ipml_sdpram_v1_6_TX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 773)] Net DA_bus[44] in ipml_sdpram_v1_6_TX_FIFO(original module ipml_sdpram_v1_6_TX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 773)] Net DA_bus[53] in ipml_sdpram_v1_6_TX_FIFO(original module ipml_sdpram_v1_6_TX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 773)] Net DA_bus[62] in ipml_sdpram_v1_6_TX_FIFO(original module ipml_sdpram_v1_6_TX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 773)] Net DA_bus[71] in ipml_sdpram_v1_6_TX_FIFO(original module ipml_sdpram_v1_6_TX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 774)] Net DB_bus[8] in ipml_sdpram_v1_6_TX_FIFO(original module ipml_sdpram_v1_6_TX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 774)] Net DB_bus[17] in ipml_sdpram_v1_6_TX_FIFO(original module ipml_sdpram_v1_6_TX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 774)] Net DB_bus[26] in ipml_sdpram_v1_6_TX_FIFO(original module ipml_sdpram_v1_6_TX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 774)] Net DB_bus[35] in ipml_sdpram_v1_6_TX_FIFO(original module ipml_sdpram_v1_6_TX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 774)] Net DB_bus[44] in ipml_sdpram_v1_6_TX_FIFO(original module ipml_sdpram_v1_6_TX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 774)] Net DB_bus[53] in ipml_sdpram_v1_6_TX_FIFO(original module ipml_sdpram_v1_6_TX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 774)] Net DB_bus[62] in ipml_sdpram_v1_6_TX_FIFO(original module ipml_sdpram_v1_6_TX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_6_TX_FIFO.v(line number: 774)] Net DB_bus[71] in ipml_sdpram_v1_6_TX_FIFO(original module ipml_sdpram_v1_6_TX_FIFO) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_6_TX_FIFO.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_TX_FIFO.U_ipml_fifo_TX_FIFO.U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_FIFO_TYPE = SYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000000001111
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp(line number: 1016)] Elaborating instance u_RX_RING
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/RX_RING.v(line number: 18)] Elaborating module RX_RING
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/RX_RING.v(line number: 163)] Elaborating instance U_ipml_sdpram_RX_RING
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_RX_RING
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_RX_RING.U_ipml_sdpram_RX_RING} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000000101
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000110000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000000101
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000110000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000001
    c_BE_WIDTH = 32'b00000000000000000000000000000110
C: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 317)] IPSpecCheck: 01030102 ipml_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 8-20 (module instance : m1_soc_top.u_integration_kit_dbg.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_RX_RING.U_ipml_sdpram_RX_RING)
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 492)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 492)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 686)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 687)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 690)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 690)] Case condition never applies
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 857)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 857)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 777)] Net DA_bus[8] in ipml_sdpram_v1_6_RX_RING(original module ipml_sdpram_v1_6_RX_RING) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 777)] Net DA_bus[17] in ipml_sdpram_v1_6_RX_RING(original module ipml_sdpram_v1_6_RX_RING) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 777)] Net DA_bus[26] in ipml_sdpram_v1_6_RX_RING(original module ipml_sdpram_v1_6_RX_RING) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 777)] Net DA_bus[35] in ipml_sdpram_v1_6_RX_RING(original module ipml_sdpram_v1_6_RX_RING) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 778)] Net DB_bus[8] in ipml_sdpram_v1_6_RX_RING(original module ipml_sdpram_v1_6_RX_RING) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 778)] Net DB_bus[17] in ipml_sdpram_v1_6_RX_RING(original module ipml_sdpram_v1_6_RX_RING) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 778)] Net DB_bus[26] in ipml_sdpram_v1_6_RX_RING(original module ipml_sdpram_v1_6_RX_RING) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_6_RX_RING.v(line number: 778)] Net DB_bus[35] in ipml_sdpram_v1_6_RX_RING(original module ipml_sdpram_v1_6_RX_RING) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp(line number: 1030)] Elaborating instance u_RX_FIFO
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 18)] Elaborating module RX_FIFO
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 150)] Elaborating instance U_ipml_fifo_RX_FIFO
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_6_RX_FIFO.v(line number: 25)] Elaborating module ipml_fifo_v1_6_RX_FIFO
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_RX_FIFO.U_ipml_fifo_RX_FIFO} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
    c_FIFO_TYPE = SYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111111
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_6_RX_FIFO.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_RX_FIFO
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_RX_FIFO.U_ipml_fifo_RX_FIFO.U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 474)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 476)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 622)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 686)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 686)] Case condition never applies
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 852)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[2] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[3] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[4] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[5] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[6] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[7] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[8] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[9] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[10] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[11] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[12] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[13] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[14] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[15] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[16] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[17] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[20] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[21] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[22] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[23] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[24] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[25] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[26] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[27] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[28] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[29] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[30] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[31] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[32] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[33] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[34] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[35] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[38] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[39] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[40] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[41] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[42] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[43] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[44] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[45] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[46] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[47] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[48] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[49] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[50] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[51] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[52] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[53] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[56] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[57] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[58] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[59] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[60] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[61] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[62] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[63] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[64] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[65] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[66] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[67] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[68] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[69] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[70] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 773)] Net DA_bus[71] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 774)] Net DB_bus[8] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 774)] Net DB_bus[17] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 774)] Net DB_bus[26] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 774)] Net DB_bus[35] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 774)] Net DB_bus[44] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 774)] Net DB_bus[53] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 774)] Net DB_bus[62] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_6_RX_FIFO.v(line number: 774)] Net DB_bus[71] in ipml_sdpram_v1_6_RX_FIFO(original module ipml_sdpram_v1_6_RX_FIFO) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_6_RX_FIFO.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_RX_FIFO.U_ipml_fifo_RX_FIFO.U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001000
    c_FIFO_TYPE = SYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111111
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 1327)] Elaborating instance u_ahb_def_slave
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_def_slave.vp(line number: 117)] Elaborating module ahb_def_slave
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 1355)] Elaborating instance u_apb_subsystem
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp(line number: 428)] Elaborating module cmsdk_apb_subsystem
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_apb_subsystem} parameter value:
    INCLUDE_APB_TIMER0 = 32'b00000000000000000000000000000001
    INCLUDE_APB_TIMER1 = 32'b00000000000000000000000000000001
    INCLUDE_APB_UART0 = 32'b00000000000000000000000000000001
    INCLUDE_APB_UART1 = 32'b00000000000000000000000000000001
    INCLUDE_APB_WATCHDOG = 32'b00000000000000000000000000000001
    INCLUDE_APB_SPI0 = 32'b00000000000000000000000000000001
    INCLUDE_APB_I2C0 = 32'b00000000000000000000000000000001
    INCLUDE_APB_PERIP = 32'b00000000000000000000000000000001
    BE = 32'b00000000000000000000000000000000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp(line number: 634)] Elaborating instance u_ahb_to_apb
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.vp(line number: 369)] Elaborating module cmsdk_ahb_to_apb
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_apb_subsystem.u_ahb_to_apb} parameter value:
    ADDRWIDTH = 32'b00000000000000000000000000010000
    REGISTER_RDATA = 32'b00000000000000000000000000000001
    REGISTER_WDATA = 32'b00000000000000000000000000000000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp(line number: 679)] Elaborating instance u_apb_slave_mux
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.vp(line number: 153)] Elaborating module cmsdk_apb_slave_mux
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_apb_subsystem.u_apb_slave_mux} parameter value:
    PORT0_ENABLE = 32'b00000000000000000000000000000001
    PORT1_ENABLE = 32'b00000000000000000000000000000001
    PORT2_ENABLE = 32'b00000000000000000000000000000001
    PORT3_ENABLE = 32'b00000000000000000000000000000001
    PORT4_ENABLE = 32'b00000000000000000000000000000001
    PORT5_ENABLE = 32'b00000000000000000000000000000001
    PORT6_ENABLE = 32'b00000000000000000000000000000001
    PORT7_ENABLE = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp(line number: 734)] Elaborating instance u_apb_timer_0
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp(line number: 452)] Elaborating module cmsdk_apb_timer
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp(line number: 764)] Elaborating instance u_apb_timer_1
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp(line number: 452)] Elaborating module cmsdk_apb_timer
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp(line number: 797)] Elaborating instance u_apb_watchdog
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp(line number: 301)] Elaborating module cmsdk_apb_watchdog
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp(line number: 586)] Elaborating instance u_apb_watchdog_frc
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.vp(line number: 428)] Elaborating module cmsdk_apb_watchdog_frc
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp(line number: 835)] Elaborating instance u_apb_uart_0
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp(line number: 844)] Elaborating module cmsdk_apb_uart
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp(line number: 880)] Elaborating instance u_apb_uart_1
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp(line number: 844)] Elaborating module cmsdk_apb_uart
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp(line number: 927)] Elaborating instance u_apb_spi_0
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_spi/verilog/cmsdk_apb_spi.vp(line number: 203)] Elaborating module cmsdk_apb_spi
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp(line number: 958)] Elaborating instance u_apb_i2c_0
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp(line number: 163)] Elaborating module cmsdk_apb_i2c
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp(line number: 301)] Elaborating instance byte_controller
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp(line number: 293)] Elaborating module i2c_master_byte_ctrl
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_apb_subsystem.u_apb_i2c_0.byte_controller} parameter value:
    ST_IDLE = 5'b00000
    ST_START = 5'b00001
    ST_READ = 5'b00010
    ST_WRITE = 5'b00100
    ST_ACK = 5'b01000
    ST_STOP = 5'b10000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp(line number: 360)] Elaborating instance bit_controller
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/logical/cmsdk_apb_i2c/verilog/i2c_master_bit_ctrl.vp(line number: 526)] Elaborating module i2c_master_bit_ctrl
I: Module instance {m1_soc_top.u_integration_kit_dbg.u_apb_subsystem.u_apb_i2c_0.byte_controller.bit_controller} parameter value:
    idle = 5'b00000
    start_a = 5'b00001
    start_b = 5'b00010
    start_c = 5'b00011
    start_d = 5'b00100
    start_e = 5'b00101
    stop_a = 5'b00110
    stop_b = 5'b00111
    stop_c = 5'b01000
    stop_d = 5'b01001
    rd_a = 5'b01010
    rd_b = 5'b01011
    rd_c = 5'b01100
    rd_d = 5'b01101
    wr_a = 5'b01110
    wr_b = 5'b01111
    wr_c = 5'b10000
    wr_d = 5'b10001
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 1437)] Elaborating instance u_ahb_decoder
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_decoder.vp(line number: 166)] Elaborating module ahb_decoder
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 1454)] Elaborating instance u_ahb_mux
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ahb/ahb_mux.vp(line number: 244)] Elaborating module ahb_mux
W: Verilog-2024: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 663)] Give an initial value for the no drive output pin HALTED in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 663)] Give an initial value for the no drive output pin DBGRESTARTED in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 663)] Give an initial value for the no drive output pin JTAGNSW in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 663)] Give an initial value for the no drive output pin JTAGTOP in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 663)] Give an initial value for the no drive output pin TDO in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 663)] Give an initial value for the no drive output pin nTDOEN in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 663)] Give an initial value for the no drive output pin SWDO in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/m1_core/integration_kit_dbg.vp(line number: 663)] Give an initial value for the no drive output pin SWDOEN in graph of sdm module integration_kit_dbg
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 505)] Elaborating instance u_udp_hw_speedup
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/udp_hw_speedup/udp_hw_speedup.vp(line number: 149)] Elaborating module udp_hw_speedup
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/udp_hw_speedup/udp_hw_speedup.vp(line number: 309)] Elaborating instance u_tx_speedup
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/udp_hw_speedup/tx_speedup.vp(line number: 244)] Elaborating module tx_speedup
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/udp_hw_speedup/tx_speedup.vp(line number: 545)] Elaborating instance u_ex_data_fifo
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/ex_data_fifo.v(line number: 18)] Elaborating module ex_data_fifo
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/ex_data_fifo.v(line number: 150)] Elaborating instance U_ipml_fifo_ex_data_fifo
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_fifo_v1_6_ex_data_fifo.v(line number: 25)] Elaborating module ipml_fifo_v1_6_ex_data_fifo
I: Module instance {m1_soc_top.u_udp_hw_speedup.u_tx_speedup.u_ex_data_fifo.U_ipml_fifo_ex_data_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
    c_FIFO_TYPE = SYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000010110110100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_fifo_v1_6_ex_data_fifo.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_ex_data_fifo
I: Module instance {m1_soc_top.u_udp_hw_speedup.u_tx_speedup.u_ex_data_fifo.U_ipml_fifo_ex_data_fifo.U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 677)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 679)] Case condition never applies
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 768)] Net DA_bus[8] in ipml_sdpram_v1_6_ex_data_fifo(original module ipml_sdpram_v1_6_ex_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 768)] Net DA_bus[9] in ipml_sdpram_v1_6_ex_data_fifo(original module ipml_sdpram_v1_6_ex_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 768)] Net DA_bus[10] in ipml_sdpram_v1_6_ex_data_fifo(original module ipml_sdpram_v1_6_ex_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 768)] Net DA_bus[11] in ipml_sdpram_v1_6_ex_data_fifo(original module ipml_sdpram_v1_6_ex_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 768)] Net DA_bus[12] in ipml_sdpram_v1_6_ex_data_fifo(original module ipml_sdpram_v1_6_ex_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 768)] Net DA_bus[13] in ipml_sdpram_v1_6_ex_data_fifo(original module ipml_sdpram_v1_6_ex_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 768)] Net DA_bus[14] in ipml_sdpram_v1_6_ex_data_fifo(original module ipml_sdpram_v1_6_ex_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 768)] Net DA_bus[15] in ipml_sdpram_v1_6_ex_data_fifo(original module ipml_sdpram_v1_6_ex_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 768)] Net DA_bus[16] in ipml_sdpram_v1_6_ex_data_fifo(original module ipml_sdpram_v1_6_ex_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 768)] Net DA_bus[17] in ipml_sdpram_v1_6_ex_data_fifo(original module ipml_sdpram_v1_6_ex_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 769)] Net DB_bus[8] in ipml_sdpram_v1_6_ex_data_fifo(original module ipml_sdpram_v1_6_ex_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 769)] Net DB_bus[9] in ipml_sdpram_v1_6_ex_data_fifo(original module ipml_sdpram_v1_6_ex_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 769)] Net DB_bus[10] in ipml_sdpram_v1_6_ex_data_fifo(original module ipml_sdpram_v1_6_ex_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 769)] Net DB_bus[11] in ipml_sdpram_v1_6_ex_data_fifo(original module ipml_sdpram_v1_6_ex_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 769)] Net DB_bus[12] in ipml_sdpram_v1_6_ex_data_fifo(original module ipml_sdpram_v1_6_ex_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 769)] Net DB_bus[13] in ipml_sdpram_v1_6_ex_data_fifo(original module ipml_sdpram_v1_6_ex_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 769)] Net DB_bus[14] in ipml_sdpram_v1_6_ex_data_fifo(original module ipml_sdpram_v1_6_ex_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 769)] Net DB_bus[15] in ipml_sdpram_v1_6_ex_data_fifo(original module ipml_sdpram_v1_6_ex_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 769)] Net DB_bus[16] in ipml_sdpram_v1_6_ex_data_fifo(original module ipml_sdpram_v1_6_ex_data_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_6_ex_data_fifo.v(line number: 769)] Net DB_bus[17] in ipml_sdpram_v1_6_ex_data_fifo(original module ipml_sdpram_v1_6_ex_data_fifo) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/ex_data_fifo/rtl/ipml_fifo_v1_6_ex_data_fifo.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {m1_soc_top.u_udp_hw_speedup.u_tx_speedup.u_ex_data_fifo.U_ipml_fifo_ex_data_fifo.U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_FIFO_TYPE = SYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000010110110100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 317)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2024: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/udp_hw_speedup/tx_speedup.vp(line number: 244)] Give an initial value for the no drive output pin identication_r in graph of sdm module tx_speedup
W: Verilog-2023: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/udp_hw_speedup/udp_hw_speedup.vp(line number: 309)] Give initial value 0 for the no drive pin identication_w in module instance m1_soc_top.u_udp_hw_speedup.u_tx_speedup
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 541)] Elaborating instance u_DDR3_50H
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H.v(line number: 9)] Elaborating module DDR3_50H
I: Module instance {m1_soc_top.u_DDR3_50H} parameter value:
    DFI_CLK_PERIOD = 32'b00000000000000000010011100010000
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    REGION_NUM = 32'b00000000000000000000000000000011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H.v(line number: 267)] Elaborating instance u_ddrp_rstn_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrp_rstn_sync} parameter value:
    DATA_WIDTH = 1'b1
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H.v(line number: 274)] Elaborating instance u_clkbufg
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H.v(line number: 290)] Elaborating instance u_ipsxb_ddrphy_pll_0
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 20)] Elaborating module ipsxb_ddrphy_pll_v1_0
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrphy_pll_0} parameter value:
    CLKIN_FREQ = 50.000000
    STATIC_RATIOI = 32'b00000000000000000000000000000001
    STATIC_RATIOF = 32'b00000000000000000000000000010000
    STATIC_RATIO0 = 32'b00000000000000000000000000000010
    STATIC_RATIO1 = 32'b00000000000000000000000000001000
    STATIC_DUTY0 = 32'b00000000000000000000000000000010
    STATIC_DUTY1 = 32'b00000000000000000000000000001000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 235)] Elaborating instance u_pll_e3
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 124)] Net clkfb in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 127)] Net pfden in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 129)] Net clkout0_2pad_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 130)] Net clkout1_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 131)] Net clkout2_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 132)] Net clkout3_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 133)] Net clkout4_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 134)] Net clkout5_gate in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 135)] Net dyn_idiv in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 136)] Net dyn_odiv0 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 137)] Net dyn_odiv1 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 138)] Net dyn_odiv2 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 139)] Net dyn_odiv3 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 140)] Net dyn_odiv4 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 141)] Net dyn_fdiv in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 142)] Net dyn_duty0 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 143)] Net dyn_duty1 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 144)] Net dyn_duty2 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 145)] Net dyn_duty3 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 146)] Net dyn_duty4 in ipsxb_ddrphy_pll_v1_0(original module ipsxb_ddrphy_pll_v1_0) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H.v(line number: 308)] Elaborating instance u_ipsxb_ddrphy_pll_1
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 20)] Elaborating module ipsxb_ddrphy_pll_v1_0
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrphy_pll_1} parameter value:
    CLKIN_FREQ = 50.000000
    STATIC_RATIOI = 32'b00000000000000000000000000000001
    STATIC_RATIOF = 32'b00000000000000000000000000010000
    STATIC_RATIO0 = 32'b00000000000000000000000000000010
    STATIC_RATIO1 = 32'b00000000000000000000000000001000
    STATIC_DUTY0 = 32'b00000000000000000000000000000010
    STATIC_DUTY1 = 32'b00000000000000000000000000001000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H.v(line number: 318)] Elaborating instance I_GTP_IOCLKBUF_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H.v(line number: 326)] Elaborating instance I_GTP_IOCLKBUF_1
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H.v(line number: 334)] Elaborating instance I_GTP_IOCLKBUF_2
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H.v(line number: 343)] Elaborating instance I_GTP_CLKDIV
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H.v(line number: 352)] Elaborating instance u_clkbufg_gate
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H.v(line number: 387)] Elaborating instance u_ipsxb_ddrc_top
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 619)] Elaborating module ipsxb_mcdq_wrapper_v1_2a
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top} parameter value:
    DDR_TYPE = 2'b00
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
    TXSDLL = 32'b00000000000000000000001000000000
    TCCD = 32'b00000000000000000000000000000100
    TXP = 32'b00000000000000000000000000000011
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001111
    TRCD = 32'b00000000000000000000000000000110
    TREFI = 32'b00000000000000000000110000110000
    TRFC = 32'b00000000000000000000000001111000
    TRC = 32'b00000000000000000000000000010100
    TRP = 32'b00000000000000000000000000000110
    TRRD = 32'b00000000000000000000000000000100
    TRTP = 32'b00000000000000000000000000000100
    TWR = 32'b00000000000000000000000000000110
    TWTR = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 867)] Elaborating instance mcdq_ui_axi
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 271)] Elaborating module ipsxb_mcdq_ui_axi_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 427)] Elaborating instance mcdq_reg_fifo2
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ipsxb_mcdq_reg_fifo2_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.mcdq_reg_fifo2} parameter value:
    W = 32'b00000000000000000000000000100110
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 543)] Elaborating instance u_user_cmd_fifo
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ipsxb_mcdq_reg_fifo2_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_ui_axi.u_user_cmd_fifo} parameter value:
    W = 32'b00000000000000000000000000110111
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 902)] Elaborating instance mcdq_wdatapath
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 171)] Elaborating module ipsxb_mcdq_wdatapath_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_wdatapath} parameter value:
    DDR_TYPE = 2'b00
    DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 239)] Elaborating instance ipsxb_distributed_fifo
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_wdatapath.ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 82)] Elaborating instance u_ipsxb_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Elaborating module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_wdatapath.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 64)] Elaborating instance ipsxb_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Elaborating module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_wdatapath.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.ipsxb_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 84)] Elaborating instance u_ipsxb_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipsxb_distributed_fifo_ctr_v1_0
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_wdatapath.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.u_ipsxb_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 278)] Elaborating instance mc3q_wdp_dcp
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Elaborating module ipsxb_mcdq_wdp_dcp_v1_2
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 313)] Elaborating instance mcdq_wdp_align
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp(line number: 140)] Elaborating module ipsxb_mcdq_wdp_align_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_wdatapath.mcdq_wdp_align} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 929)] Elaborating instance mcdq_rdatapath
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp(line number: 83)] Elaborating module ipsxb_mcdq_rdatapath_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_rdatapath} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp(line number: 114)] Elaborating instance mcdq_prefetch_fifo
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Elaborating module ipsxb_mcdq_prefetch_fifo_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_rdatapath.mcdq_prefetch_fifo} parameter value:
    D = 32'b00000000000000000000000000100000
    W = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp(line number: 165)] Elaborating instance ipsxb_distributed_fifo
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_rdatapath.mcdq_prefetch_fifo.ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 82)] Elaborating instance u_ipsxb_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Elaborating module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_rdatapath.mcdq_prefetch_fifo.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 64)] Elaborating instance ipsxb_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Elaborating module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_rdatapath.mcdq_prefetch_fifo.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.ipsxb_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 84)] Elaborating instance u_ipsxb_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipsxb_distributed_fifo_ctr_v1_0
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_rdatapath.mcdq_prefetch_fifo.ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.u_ipsxb_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 957)] Elaborating instance mcdq_dcd_top
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 174)] Elaborating module ipsxb_mcdq_dcd_top_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000001100001100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 238)] Elaborating instance mcdq_dcd_bm
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp(line number: 243)] Elaborating module ipsxb_mcdq_dcd_bm_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_bm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
    TREFI = 32'b00000000000000000000001100001100
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp(line number: 374)] Elaborating instance mcdq_dcd_rowaddr
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Elaborating module ipsxb_mcdq_dcd_rowaddr_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_bm.mcdq_dcd_rowaddr} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 282)] Elaborating instance mcdq_dcd_sm
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp(line number: 209)] Elaborating module ipsxb_mcdq_dcd_sm_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcd_top.mcdq_dcd_sm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1006)] Elaborating instance mcdq_dcp_top
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 329)] Elaborating module ipsxb_mcdq_dcp_top_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000110
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001111
    TRCD = 32'b00000000000000000000000000000110
    TRFC = 32'b00000000000000000000000001111000
    TRRD = 32'b00000000000000000000000000000100
    TRC = 32'b00000000000000000000000000010100
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 434)] Elaborating instance mcdq_dcp_buf
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 298)] Elaborating module ipsxb_mcdq_dcp_buf_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    TRFC = 32'b00000000000000000000000001111000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 408)] Elaborating instance A_ipsxb_distributed_fifo
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.A_ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 82)] Elaborating instance u_ipsxb_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Elaborating module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.A_ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 64)] Elaborating instance ipsxb_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Elaborating module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.A_ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.ipsxb_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
W: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 73)] Lvalue of procedure assignment in initial construct is not indexed name, ignore it
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 84)] Elaborating instance u_ipsxb_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipsxb_distributed_fifo_ctr_v1_0
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.A_ipsxb_distributed_fifo.u_ipsxb_distributed_fifo_distributed_fifo_v1_0.u_ipsxb_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 459)] Elaborating instance B_ipsxb_distributed_fifo
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Elaborating module ipsxb_distributed_fifo_v1_0
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_buf.B_ipsxb_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 498)] Elaborating instance mcdq_dcp_back_ctrl
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Elaborating module ipsxb_mcdq_dcp_back_ctrl_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl} parameter value:
    SINGLE_RANK = true
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000000110
    TFAW = 32'b00000000000000000000000000010010
    TRAS = 32'b00000000000000000000000000001111
    TRCD = 32'b00000000000000000000000000000110
    TRFC = 32'b00000000000000000000000001111000
    TRRD = 32'b00000000000000000000000000000100
    TRC = 32'b00000000000000000000000000010100
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1038)] Elaborating instance timing_act2wr_pass
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Elaborating module ipsxb_mcdq_timing_act2wr_pass_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_act2wr_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1052)] Elaborating instance mcdq_timing_rd_pass
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Elaborating module ipsxb_mcdq_timing_rd_pass_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.mcdq_timing_rd_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1056)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_rd_pass_v1_2
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1071)] Elaborating instance timing_wr_pass
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Elaborating module ipsxb_mcdq_timing_wr_pass_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_wr_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1075)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_wr_pass_v1_2
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1139)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1158)] Elaborating instance timing_prea_pass
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ipsxb_mcdq_timing_pre_pass_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_prea_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1164)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1178)] Elaborating instance timing_ref_pass
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Elaborating module ipsxb_mcdq_timing_ref_pass_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_ref_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1182)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1183)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ipsxb_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1184)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_ref_pass_v1_2
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ipsxb_mcdq_trc_timing_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000010100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1245)] Elaborating instance tfaw_timing
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Elaborating module ipsxb_mcdq_tfaw_timing_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TFAW = 32'b00000000000000000000000000010010
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ipsxb_mcdq_tfaw_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ipsxb_mcdq_tfaw_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ipsxb_mcdq_tfaw_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.tfaw_timing.mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010010
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ipsxb_mcdq_com_timing_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1330)] Elaborating instance timing_act_pass
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Elaborating module ipsxb_mcdq_timing_act_pass_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_back_ctrl.timing_act_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1334)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ipsxb_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1335)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ipsxb_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1336)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ipsxb_mcdq_timing_act_pass_v1_2
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 535)] Elaborating instance mcdq_dcp_out
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp(line number: 210)] Elaborating module ipsxb_mcdq_dcp_out_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dcp_top.mcdq_dcp_out} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1057)] Elaborating instance mcdq_calib_delay
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp(line number: 101)] Elaborating module ipsxb_mcdq_calib_delay_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_calib_delay} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1085)] Elaborating instance mcdq_dfi
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 432)] Elaborating module ipsxb_mcdq_dfi_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_dfi} parameter value:
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 553)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 729)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1123)] Elaborating instance mcdq_apb_cross_v1_2
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp(line number: 145)] Elaborating module ipsxb_mcdq_apb_cross_v1_2
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1158)] Elaborating instance mcdq_cfg_apb
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp(line number: 559)] Elaborating module ipsxb_mcdq_cfg_apb_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_cfg_apb} parameter value:
    DDR_TYPE = 2'b00
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1207)] Elaborating instance mcdq_mrs
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp(line number: 321)] Elaborating module ipsxb_mcdq_mrs_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_mrs} parameter value:
    DDR_TYPE = 2'b00
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000001111000
    TRP = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 1233)] Elaborating instance mcdq_lp
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp(line number: 315)] Elaborating module ipsxb_mcdq_lp_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top.mcdq_lp} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TRFC = 32'b00000000000000000000000001111000
    TREFI = 32'b00000000000000000000001100001100
    TRP = 32'b00000000000000000000000000000110
    TXSDLL = 32'b00000000000000000000000010000000
    TXP = 32'b00000000000000000000000000000011
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H.v(line number: 462)] Elaborating instance u_ddrphy_top
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 10)] Elaborating module DDR3_50H_ddrphy_top
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top} parameter value:
    T200US = 16'b0100111000100000
    T500US = 16'b1100001101010000
    MEM_TYPE = DDR3
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TZQINIT = 10'b0010000000
    TXPR = 8'b00011111
    TRP = 8'b00000010
    TRFC = 8'b00011110
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    REGION_NUM = 32'b00000000000000000000000000000011
    DM_GROUP_EN = 32'b00000000000000000000000000000000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 249)] Elaborating instance I_GTP_DLL
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 260)] Elaborating instance ddrphy_reset_ctrl
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 184)] Elaborating module ipsxb_ddrphy_reset_ctrl_v1_4
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 259)] Elaborating instance ddrphy_pll_lock_debounce
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp(line number: 62)] Elaborating module ipsxb_ddrphy_rst_debounce_v1_0
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_reset_ctrl.ddrphy_pll_lock_debounce} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000010011
    RISE_CNTR_VALUE = 19'b1000000000000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 414)] Elaborating instance u_ddrphy_rstn_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_reset_ctrl.u_ddrphy_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 424)] Elaborating instance u_dll_rst_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_reset_ctrl.u_dll_rst_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b1
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 284)] Elaborating instance ddrphy_gate_update_ctrl
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 93)] Elaborating module ipsxb_ddrphy_gate_update_ctrl_v1_3
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_gate_update_ctrl} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_gate_update_ctrl.ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_gate_update_ctrl.ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_gate_update_ctrl.ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 167)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Elaborating module ipsxb_ddrphy_drift_ctrl_v1_3
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_gate_update_ctrl.ddrphy_drift_ctrl} parameter value:
    SAMP_CNT = 10'b0111110100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 298)] Elaborating instance ddrphy_dll_update_ctrl
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp(line number: 96)] Elaborating module ipsxb_ddrphy_dll_update_ctrl_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 313)] Elaborating instance u_dll_freeze_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.u_dll_freeze_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 334)] Elaborating instance ddrphy_calib_top
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 327)] Elaborating module ipsxb_ddrphy_calib_top_v1_3
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top} parameter value:
    T200US = 16'b0100111000100000
    T500US = 16'b1100001101010000
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011111
    TZQINIT = 10'b0010000000
    TRFC = 8'b00011110
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 492)] Elaborating instance ddrphy_main_ctrl
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp(line number: 118)] Elaborating module ipsxb_ddrphy_main_ctrl_v1_3
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top.ddrphy_main_ctrl} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 520)] Elaborating instance ddrphy_init
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp(line number: 258)] Elaborating module ipsxb_ddrphy_init_v1_0
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top.ddrphy_init} parameter value:
    T200US = 16'b0100111000100000
    T500US = 16'b1100001101010000
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00011111
    TZQINIT = 10'b0010000000
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 548)] Elaborating instance ddrphy_wrlvl
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp(line number: 173)] Elaborating module ipsxb_ddrphy_wrlvl_v1_0
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top.ddrphy_wrlvl} parameter value:
    TMOD = 8'b00000011
    TRFC = 8'b00011110
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 577)] Elaborating instance rdcal
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 505)] Elaborating module ipsxb_ddrphy_rdcal_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top.rdcal} parameter value:
    TRFC = 8'b00011110
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 1046)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 1074)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 629)] Elaborating instance calib_mux
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp(line number: 145)] Elaborating module ipsxb_ddrphy_calib_mux_v1_3
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top.calib_mux} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 689)] Elaborating instance upcal
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp(line number: 414)] Elaborating module ipsxb_ddrphy_upcal_v1_4
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_calib_top.upcal} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 400)] Elaborating instance ddrphy_training_ctrl
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp(line number: 64)] Elaborating module ipsxb_ddrphy_training_ctrl_v1_0
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_training_ctrl} parameter value:
    SRB_DQS_RST_TRAINING_HIGH_CLK = 32'b00000000000000000000000000000011
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 417)] Elaborating instance ddrphy_slice_top
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 9)] Elaborating module ipsxb_ddrphy_slice_top_v1_4
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
    DM_GROUP_EN = 32'b00000000000000000000000000000000
    WL_EXTEND = FALSE
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 464)] Elaborating instance u_logic_rstn_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Elaborating module ipsxb_rst_sync_v1_1
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.u_logic_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 546)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 521)] Elaborating instance data_slice_wrlvl
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number: 234)] Elaborating module ipsxb_ddrphy_data_slice_wrlvl_v1_4
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice.data_slice_wrlvl} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    CK_MAX_STEP = 8'b01001000
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 546)] Elaborating instance data_slice_dqs_gate_cal
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 98)] Elaborating module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 135)] Elaborating instance dqs_gate_coarse_cal
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp(line number: 156)] Elaborating module ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 151)] Elaborating instance gatecal
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number: 269)] Elaborating module ipsxb_ddrphy_gatecal_v1_3
W: Verilog-2024: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 98)] Give an initial value for the no drive output pin dbg_dqs_gate_cal in graph of sdm module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 584)] Elaborating instance dqsi_rdel_cal
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number: 305)] Elaborating module ipsxb_ddrphy_dqsi_rdel_cal_v1_2
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice.dqsi_rdel_cal} parameter value:
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 613)] Elaborating instance dqs_rddata_align
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number: 192)] Elaborating module ipsxb_ddrphy_dqs_rddata_align_v1_3
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 639)] Elaborating instance wdata_path_adj
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp(line number: 150)] Elaborating module ipsxb_ddrphy_wdata_path_adj_v1_0
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice.wdata_path_adj} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000001000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 672)] Elaborating instance u_ddc_dqs
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 712)] Elaborating instance u_oserdes_dqs
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 723)] Elaborating instance u_iobufco_dqs
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 740)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 752)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 762)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 773)] Elaborating instance DQ0_GTP_ISERDES
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 791)] Elaborating instance u_oserdes_dm
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 802)] Elaborating instance u_outbuft_dm
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 546)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 546)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 546)] Elaborating instance u_ddrphy_data_slice
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Elaborating module ipsxb_ddrphy_data_slice_v1_4
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.u_ddrphy_data_slice} parameter value:
    WL_EN = 32'b00000000000000000000000000000001
    INIT_WRLVL_STEP = 8'b00000000
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    WL_SETTING = 32'b00000000000000000000000000000000
    RDEL_ADJ_MAX_RANG = 8'b00011111
    MIN_DQSI_WIN = 32'b00000000000000000000000000001010
    WL_EXTEND = FALSE
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 629)] Elaborating instance u_slice_rddata_align
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp(line number: 117)] Elaborating module ipsxb_ddrphy_slice_rddata_align_v1_0
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.u_slice_rddata_align} parameter value:
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 645)] Elaborating instance u_control_path_adj
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp(line number: 150)] Elaborating module ipsxb_ddrphy_control_path_adj_v1_0
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_slice_top.u_control_path_adj} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    SLIP_BIT_NUM = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 687)] Elaborating instance u_ddc_ca
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 687)] Elaborating instance u_ddc_ca
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 687)] Elaborating instance u_ddc_ca
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 687)] Elaborating instance u_ddc_ca
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 730)] Elaborating instance u_oserdes_csn
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 741)] Elaborating instance u_outbuft_csn
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 753)] Elaborating instance u_oserdes_odt
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 764)] Elaborating instance u_outbuft_odt
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 775)] Elaborating instance u_oserdes_cke
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 786)] Elaborating instance u_outbuft_cke
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 796)] Elaborating instance u_oserdes_ba0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 807)] Elaborating instance u_outbuft_ba0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 817)] Elaborating instance u_oserdes_addr_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 828)] Elaborating instance u_outbuft_addr_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 838)] Elaborating instance u_oserdes_addr_5
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 849)] Elaborating instance u_outbuft_addr_5
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 859)] Elaborating instance u_oserdes_addr_12
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 870)] Elaborating instance u_outbuft_addr_12
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 880)] Elaborating instance u_oserdes_addr_3
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 891)] Elaborating instance u_outbuft_addr_3
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 903)] Elaborating instance u_oserdes_ck
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 914)] Elaborating instance u_outbuftco_ck
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 925)] Elaborating instance u_oserdes_ba2
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 936)] Elaborating instance u_outbuft_ba2
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 947)] Elaborating instance u_oserdes_wen
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 958)] Elaborating instance u_outbuft_wen
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 970)] Elaborating instance u_oserdes_rasn
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 981)] Elaborating instance u_outbuft_rasn
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 991)] Elaborating instance u_oserdes_addr_2
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1002)] Elaborating instance u_outbuft_addr_2
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1012)] Elaborating instance u_oserdes_addr_6
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1023)] Elaborating instance u_outbuft_addr_6
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1033)] Elaborating instance u_oserdes_addr_8
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1044)] Elaborating instance u_outbuft_addr_8
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1055)] Elaborating instance u_oserdes_casn
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1066)] Elaborating instance u_outbuft_casn
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1078)] Elaborating instance u_oserdes_addr_14
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1089)] Elaborating instance u_outbuft_addr_14
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1100)] Elaborating instance u_oserdes_addr_9
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1111)] Elaborating instance u_outbuft_addr_9
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1121)] Elaborating instance u_oserdes_addr_1
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1132)] Elaborating instance u_outbuft_addr_1
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1142)] Elaborating instance u_oserdes_addr_10
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1153)] Elaborating instance u_outbuft_addr_10
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1163)] Elaborating instance u_oserdes_addr_11
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1174)] Elaborating instance u_outbuft_addr_11
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1184)] Elaborating instance u_oserdes_ba1
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1195)] Elaborating instance u_outbuft_ba1
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1205)] Elaborating instance u_oserdes_addr_7
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1216)] Elaborating instance u_outbuft_addr_7
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1226)] Elaborating instance u_oserdes_addr_4
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1237)] Elaborating instance u_outbuft_addr_4
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1249)] Elaborating instance u_oserdes_addr_13
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 1260)] Elaborating instance u_outbuft_addr_13
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 515)] Elaborating instance ddrphy_dfi
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp(line number: 259)] Elaborating module ipsxb_ddrphy_dfi_v1_4
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_dfi} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    MEM_DM_WIDTH = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 584)] Elaborating instance ddrphy_info
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp(line number: 135)] Elaborating module ipsxb_ddrphy_info_v1_0
I: Module instance {m1_soc_top.u_DDR3_50H.u_ddrphy_top.ddrphy_info} parameter value:
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
W: Verilog-2036: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H_ddrphy_top.v(line number: 313)] Net ddrphy_dll_rst_n connected to input port of module instance m1_soc_top.u_DDR3_50H.u_ddrphy_top.u_dll_freeze_sync has no driver, tie it to 0
W: Verilog-2023: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H.v(line number: 387)] Give initial value 0 for the no drive pin ddr_zqcs_req in module instance m1_soc_top.u_DDR3_50H.u_ipsxb_ddrc_top
W: Verilog-2024: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/DDR3_50H/DDR3_50H.v(line number: 9)] Give an initial value for the no drive output pin apb_int in graph of sdm module DDR3_50H
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 632)] Elaborating instance u_GTP_OGDDR
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 643)] Elaborating instance u_GTP_OUTBUFT
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 657)] Elaborating instance u_GTP_IOCLKDELAY
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 668)] Elaborating instance u_GTP_CLKBUFG
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 674)] Elaborating instance u_TSMAC_FIFO_RXCKLI
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v(line number: 18)] Elaborating module TSMAC_FIFO_RXCKLI
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v(line number: 156)] Elaborating instance U_ipml_fifo_TSMAC_FIFO_RXCKLI
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 25)] Elaborating module ipml_fifo_v1_6_TSMAC_FIFO_RXCKLI
I: Module instance {m1_soc_top.u_TSMAC_FIFO_RXCKLI.U_ipml_fifo_TSMAC_FIFO_RXCKLI} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000000101
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000000101
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI
I: Module instance {m1_soc_top.u_TSMAC_FIFO_RXCKLI.U_ipml_fifo_TSMAC_FIFO_RXCKLI.U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000000101
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001010
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000000101
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
C: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 313)] IPSpecCheck: 01030102 ipml_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 8-20 (module instance : m1_soc_top.u_TSMAC_FIFO_RXCKLI.U_ipml_fifo_TSMAC_FIFO_RXCKLI.U_ipml_sdpram)
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 686)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 686)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 687)] Case condition never applies
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 852)] Elaborating instance U_GTP_DRM9K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_6_TSMAC_FIFO_RXCKLI.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {m1_soc_top.u_TSMAC_FIFO_RXCKLI.U_ipml_fifo_TSMAC_FIFO_RXCKLI.U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000000101
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000000101
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 196)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 699)] Elaborating instance u_tsmac_phy
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/tsmac_phy.v(line number: 13)] Elaborating module tsmac_phy
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/tsmac_phy.v(line number: 120)] Elaborating instance U_pgs_tsmac_rgmii_gmii_convert_v1_0
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v(line number: 13)] Elaborating module pgs_tsmac_rgmii_gmii_convert_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v(line number: 43)] Elaborating instance U_pgs_tsmac_gmii_to_rgmii_v1_0
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v(line number: 12)] Elaborating module pgs_tsmac_gmii_to_rgmii_v1_0
I: Module instance {m1_soc_top.u_tsmac_phy.U_pgs_tsmac_rgmii_gmii_convert_v1_0.U_pgs_tsmac_gmii_to_rgmii_v1_0} parameter value:
    TP = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v(line number: 93)] Elaborating instance gtp_ogddr1
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v(line number: 104)] Elaborating instance gtp_outbuft1
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v(line number: 119)] Elaborating instance gtp_ogddr2
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v(line number: 130)] Elaborating instance gtp_outbuft2
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v(line number: 145)] Elaborating instance gtp_ogddr3
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v(line number: 156)] Elaborating instance gtp_outbuft3
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v(line number: 170)] Elaborating instance gtp_ogddr4
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v(line number: 181)] Elaborating instance gtp_outbuft4
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v(line number: 195)] Elaborating instance gtp_ogddr5
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v(line number: 206)] Elaborating instance gtp_outbuft5
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v(line number: 55)] Elaborating instance U_pgs_tsmac_rgmii_to_gmii_v1_0
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 12)] Elaborating module pgs_tsmac_rgmii_to_gmii_v1_0
I: Module instance {m1_soc_top.u_tsmac_phy.U_pgs_tsmac_rgmii_gmii_convert_v1_0.U_pgs_tsmac_rgmii_to_gmii_v1_0} parameter value:
    TP = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 53)] Elaborating instance igddr1
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 69)] Elaborating instance igddr2
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 85)] Elaborating instance igddr3
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 101)] Elaborating instance igddr4
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 117)] Elaborating instance igddr5
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 133)] Elaborating instance igddr6
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 149)] Elaborating instance igddr7
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/tsmac_phy.v(line number: 148)] Elaborating instance U_pgs_tsmac_core_v1_1
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v(line number: 8)] Elaborating module pgs_tsmac_core_v1_1
I: Module instance {m1_soc_top.u_tsmac_phy.U_pgs_tsmac_core_v1_1} parameter value:
    WR_ADDR_WIDTH = 32'b00000000000000000000000000001011
    SPEED_TYPE = 10/100/1000M_MAC
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v(line number: 128)] Elaborating instance U_pgs_tsmac_rx_sm_v1_1
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v(line number: 8)] Elaborating module pgs_tsmac_rx_sm_v1_1
I: Module instance {m1_soc_top.u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1} parameter value:
    WR_ADDR_WIDTH = 32'b00000000000000000000000000001011
    TP = 32'b00000000000000000000000000000001
    RD_IDLE = 32'b00000000000000000000000000000000
    RD_DATA = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v(line number: 592)] Elaborating instance I_tsmac_data_ram_v1_1
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 18)] Elaborating module PGL_SDPRAM_11
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 163)] Elaborating instance U_ipml_sdpram_PGL_SDPRAM_11
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_PGL_SDPRAM_11
I: Module instance {m1_soc_top.u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.I_tsmac_data_ram_v1_1.U_ipml_sdpram_PGL_SDPRAM_11} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001001
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001001
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000100
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 488)] Case condition never applies
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 621)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 684)] Case condition never applies
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 851)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 772)] Net DA_bus[9] in ipml_sdpram_v1_6_PGL_SDPRAM_11(original module ipml_sdpram_v1_6_PGL_SDPRAM_11) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 772)] Net DA_bus[10] in ipml_sdpram_v1_6_PGL_SDPRAM_11(original module ipml_sdpram_v1_6_PGL_SDPRAM_11) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 772)] Net DA_bus[11] in ipml_sdpram_v1_6_PGL_SDPRAM_11(original module ipml_sdpram_v1_6_PGL_SDPRAM_11) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 772)] Net DA_bus[12] in ipml_sdpram_v1_6_PGL_SDPRAM_11(original module ipml_sdpram_v1_6_PGL_SDPRAM_11) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 772)] Net DA_bus[13] in ipml_sdpram_v1_6_PGL_SDPRAM_11(original module ipml_sdpram_v1_6_PGL_SDPRAM_11) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 772)] Net DA_bus[14] in ipml_sdpram_v1_6_PGL_SDPRAM_11(original module ipml_sdpram_v1_6_PGL_SDPRAM_11) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 772)] Net DA_bus[15] in ipml_sdpram_v1_6_PGL_SDPRAM_11(original module ipml_sdpram_v1_6_PGL_SDPRAM_11) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 772)] Net DA_bus[16] in ipml_sdpram_v1_6_PGL_SDPRAM_11(original module ipml_sdpram_v1_6_PGL_SDPRAM_11) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 772)] Net DA_bus[17] in ipml_sdpram_v1_6_PGL_SDPRAM_11(original module ipml_sdpram_v1_6_PGL_SDPRAM_11) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 773)] Net DB_bus[9] in ipml_sdpram_v1_6_PGL_SDPRAM_11(original module ipml_sdpram_v1_6_PGL_SDPRAM_11) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 773)] Net DB_bus[10] in ipml_sdpram_v1_6_PGL_SDPRAM_11(original module ipml_sdpram_v1_6_PGL_SDPRAM_11) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 773)] Net DB_bus[11] in ipml_sdpram_v1_6_PGL_SDPRAM_11(original module ipml_sdpram_v1_6_PGL_SDPRAM_11) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 773)] Net DB_bus[12] in ipml_sdpram_v1_6_PGL_SDPRAM_11(original module ipml_sdpram_v1_6_PGL_SDPRAM_11) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 773)] Net DB_bus[13] in ipml_sdpram_v1_6_PGL_SDPRAM_11(original module ipml_sdpram_v1_6_PGL_SDPRAM_11) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 773)] Net DB_bus[14] in ipml_sdpram_v1_6_PGL_SDPRAM_11(original module ipml_sdpram_v1_6_PGL_SDPRAM_11) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 773)] Net DB_bus[15] in ipml_sdpram_v1_6_PGL_SDPRAM_11(original module ipml_sdpram_v1_6_PGL_SDPRAM_11) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 773)] Net DB_bus[16] in ipml_sdpram_v1_6_PGL_SDPRAM_11(original module ipml_sdpram_v1_6_PGL_SDPRAM_11) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_6_PGL_SDPRAM_11.v(line number: 773)] Net DB_bus[17] in ipml_sdpram_v1_6_PGL_SDPRAM_11(original module ipml_sdpram_v1_6_PGL_SDPRAM_11) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v(line number: 165)] Elaborating instance U_pgs_tsmac_apb_modify_v1_0
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_apb_modify_v1_0.v(line number: 15)] Elaborating module pgs_tsmac_apb_modify_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v(line number: 171)] Elaborating instance U_pgs_tsmac_apb_port_v1_0
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_apb_port_v1_0.v(line number: 16)] Elaborating module pgs_tsmac_apb_port_v1_0
I: Module instance {m1_soc_top.u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0} parameter value:
    TP = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v(line number: 193)] Elaborating instance U_pe_mcxmac
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp(line number: 466)] Elaborating module pe_mcxmac
I: Module instance {m1_soc_top.u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac} parameter value:
    SPEED_TYPE = 10/100/1000M_MAC
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp(line number: 896)] Elaborating instance pe_mcxmac_core_1
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp(line number: 368)] Elaborating module pe_mcxmac_core
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp(line number: 685)] Elaborating instance petmc_top_1
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/petmc_top.vp(line number: 476)] Elaborating module petmc_top
I: Module instance {m1_soc_top.u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.petmc_top_1} parameter value:
    TP = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp(line number: 706)] Elaborating instance petfn_top_1
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/petfn_top.vp(line number: 1576)] Elaborating module petfn_top
I: Module instance {m1_soc_top.u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.petfn_top_1} parameter value:
    TP = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/petfn_top.vp(line number: 3716)] Elaborating instance pecrc_1
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pecrc.vp(line number: 227)] Elaborating module pecrc
I: Module instance {m1_soc_top.u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.petfn_top_1.pecrc_1} parameter value:
    TP = 32'b00000000000000000000000000000001
W: Directive parallel_case is effective
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp(line number: 752)] Elaborating instance perfn_top_1
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/perfn_top.vp(line number: 964)] Elaborating module perfn_top
I: Module instance {m1_soc_top.u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1} parameter value:
    TP = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/perfn_top.vp(line number: 2232)] Elaborating instance pecrc_1
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pecrc.vp(line number: 227)] Elaborating module pecrc
I: Module instance {m1_soc_top.u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.pecrc_1} parameter value:
    TP = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp(line number: 777)] Elaborating instance permc_top_1
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/permc_top.vp(line number: 488)] Elaborating module permc_top
I: Module instance {m1_soc_top.u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.permc_top_1} parameter value:
    TP = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp(line number: 936)] Elaborating instance pemgt_1
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pemgt.vp(line number: 650)] Elaborating module pemgt
I: Module instance {m1_soc_top.u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pemgt_1} parameter value:
    TP = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp(line number: 959)] Elaborating instance pehst_1
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pehst.vp(line number: 766)] Elaborating module pehst
I: Module instance {m1_soc_top.u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1} parameter value:
    TP = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp(line number: 1001)] Elaborating instance pecar_1
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/rtl/synplify/pecar.vp(line number: 541)] Elaborating module pecar
I: Module instance {m1_soc_top.u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pecar_1} parameter value:
    TP = 32'b00000000000000000000000000000001
W: Verilog-2019: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/tsmac_phy.v(line number: 186)] Width mismatch between port packet_cnt and signal bound to it for instantiated module pgs_tsmac_core_v1_1
W: Verilog-2019: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/tsmac_phy/tsmac_phy.v(line number: 187)] Width mismatch between port crc_err_cnt and signal bound to it for instantiated module pgs_tsmac_core_v1_1
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 755)] Elaborating instance ov5640_ddr
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/ov5640_ddr.v(line number: 1)] Elaborating module ov5640_ddr
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/ov5640_ddr.v(line number: 47)] Elaborating instance power_on_delay_inst
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/power_on_delay.v(line number: 22)] Elaborating module power_on_delay
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/ov5640_ddr.v(line number: 56)] Elaborating instance coms1_reg_config
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/reg_config.v(line number: 22)] Elaborating module reg_config
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/reg_config.v(line number: 40)] Elaborating instance u1
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/i2c_com.v(line number: 21)] Elaborating module i2c_com
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/ov5640_ddr.v(line number: 76)] Elaborating instance cmos1_8_16bit
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/cmos_8_16bit.v(line number: 24)] Elaborating module cmos_8_16bit
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/cmos_8_16bit.v(line number: 62)] Elaborating instance u_GTP_IOCLKBUF
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/cmos_8_16bit.v(line number: 71)] Elaborating instance u_GTP_IOCLKDIV
W: Verilog-2025: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ov5640_ddr/ov5640_ddr.v(line number: 1)] Give an initial value for the no drive output pin cmos_init_done bit 1 in graph of sdm module ov5640_ddr
W: Verilog-2019: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 758)] Width mismatch between port cmos_init_done and signal bound to it for instantiated module ov5640_ddr
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 790)] Elaborating instance hdmi_ddr
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/hdmi_ddr.v(line number: 1)] Elaborating module hdmi_ddr
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/hdmi_ddr.v(line number: 33)] Elaborating instance ms72xx_ctl
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/ms72xx_ctl.v(line number: 23)] Elaborating module ms72xx_ctl
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/ms72xx_ctl.v(line number: 69)] Elaborating instance ms7200_ctl
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/ms7200_ctl.v(line number: 22)] Elaborating module ms7200_ctl
I: Module instance {m1_soc_top.hdmi_ddr.ms72xx_ctl.ms7200_ctl} parameter value:
    IDLE = 7'b0000001
    CONECT = 7'b0000010
    INIT = 7'b0000100
    WAIT = 7'b0001000
    STA_RD = 7'b0010000
    SETING = 7'b0100000
    RD_BAK = 7'b1000000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/ms72xx_ctl.v(line number: 85)] Elaborating instance ms7210_ctl
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/ms7210_ctl.v(line number: 22)] Elaborating module ms7210_ctl
I: Module instance {m1_soc_top.hdmi_ddr.ms72xx_ctl.ms7210_ctl} parameter value:
    IDLE = 6'b000001
    CONECT = 6'b000010
    INIT = 6'b000100
    WAIT = 6'b001000
    SETING = 6'b010000
    STA_RD = 6'b100000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/ms72xx_ctl.v(line number: 111)] Elaborating instance iic_dri_rx
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/iic_dri.v(line number: 23)] Elaborating module iic_dri
I: Module instance {m1_soc_top.hdmi_ddr.ms72xx_ctl.iic_dri_rx} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/ms72xx_ctl.v(line number: 146)] Elaborating instance iic_dri_tx
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hdmi_ddr/iic_dri.v(line number: 23)] Elaborating module iic_dri
I: Module instance {m1_soc_top.hdmi_ddr.ms72xx_ctl.iic_dri_tx} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 816)] Elaborating instance ddr_hdmi
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/ddr_hdmi.v(line number: 1)] Elaborating module ddr_hdmi
I: Module instance {m1_soc_top.ddr_hdmi} parameter value:
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000100
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    TH_1S = 27'b001111101111000101001000000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/ddr_hdmi.v(line number: 50)] Elaborating instance fram_buf_hdmi
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/fram_buf.v(line number: 22)] Elaborating module fram_buf
I: Module instance {m1_soc_top.ddr_hdmi.fram_buf_hdmi} parameter value:
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
    H_NUM = 12'b010100000000
    V_NUM = 12'b001011010000
    PIX_WIDTH = 32'b00000000000000000000000000010000
    LEN_WIDTH = 32'b00000000000000000000000000100000
    LINE_ADDR_WIDTH = 32'b00000000000000000000000000010110
    FRAME_CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/fram_buf.v(line number: 109)] Elaborating instance wr_buf
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/wr_buf.v(line number: 22)] Elaborating module wr_buf
I: Module instance {m1_soc_top.ddr_hdmi.fram_buf_hdmi.wr_buf} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_OFFSET = 32'b00000000000000000000000000000000
    H_NUM = 12'b010100000000
    V_NUM = 12'b001011010000
    DQ_WIDTH = 32'b00000000000000000000000000100000
    LEN_WIDTH = 32'b00000000000000000000000000100000
    PIX_WIDTH = 32'b00000000000000000000000000010000
    LINE_ADDR_WIDTH = 32'b00000000000000000000000000010110
    FRAME_CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/wr_buf.v(line number: 190)] Elaborating instance wr_fram_buf
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/wr_fram_buf.v(line number: 16)] Elaborating module wr_fram_buf
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/wr_fram_buf.v(line number: 157)] Elaborating instance U_ipml_sdpram_wr_fram_buf
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_wr_fram_buf
I: Module instance {m1_soc_top.ddr_hdmi.fram_buf_hdmi.wr_buf.wr_fram_buf.U_ipml_sdpram_wr_fram_buf} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 484)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 484)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 484)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 484)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 484)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 484)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 484)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 484)] Case condition never applies
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 619)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 679)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 683)] Case condition never applies
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[4] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[5] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[6] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[7] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[8] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[9] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[10] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[11] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[12] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[13] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[14] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[15] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[16] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[17] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[22] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[23] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[24] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[25] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[26] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[27] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[28] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[29] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[30] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[31] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[32] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[33] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[34] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[35] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[40] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[41] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[42] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[43] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[44] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[45] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[46] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[47] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[48] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[49] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[50] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[51] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[52] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[53] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[58] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[59] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[60] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[61] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[62] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[63] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[64] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[65] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[66] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[67] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[68] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[69] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[70] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[71] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[76] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[77] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[78] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[79] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[80] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[81] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[82] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[83] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[84] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[85] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[86] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[87] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[88] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[89] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[94] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[95] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[96] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[97] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[98] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[99] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[100] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[101] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[102] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[103] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[104] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[105] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[106] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[107] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[112] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[113] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[114] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[115] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[116] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[117] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[118] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[119] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[120] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[121] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[122] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[123] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[124] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[125] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[130] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[131] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[132] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[133] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[134] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[135] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[136] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[137] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[138] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[139] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[140] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[141] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[142] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 770)] Net DA_bus[143] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[8] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[17] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[26] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[35] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[44] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[53] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[62] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[71] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[80] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[89] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[98] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[107] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[116] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[125] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[134] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/wr_fram_buf/rtl/ipml_sdpram_v1_6_wr_fram_buf.v(line number: 771)] Net DB_bus[143] in ipml_sdpram_v1_6_wr_fram_buf(original module ipml_sdpram_v1_6_wr_fram_buf) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/fram_buf.v(line number: 149)] Elaborating instance rd_buf
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/rd_buf.v(line number: 22)] Elaborating module rd_buf
I: Module instance {m1_soc_top.ddr_hdmi.fram_buf_hdmi.rd_buf} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_OFFSET = 32'b00000000000000000000000000000000
    H_NUM = 12'b010100000000
    V_NUM = 12'b001011010000
    DQ_WIDTH = 32'b00000000000000000000000000100000
    LEN_WIDTH = 32'b00000000000000000000000000100000
    PIX_WIDTH = 32'b00000000000000000000000000010000
    LINE_ADDR_WIDTH = 32'b00000000000000000000000000010110
    FRAME_CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/rd_buf.v(line number: 144)] Elaborating instance rd_fram_buf
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rd_fram_buf.v(line number: 16)] Elaborating module rd_fram_buf
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rd_fram_buf.v(line number: 157)] Elaborating instance U_ipml_sdpram_rd_fram_buf
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_rd_fram_buf
I: Module instance {m1_soc_top.ddr_hdmi.fram_buf_hdmi.rd_buf.rd_fram_buf.U_ipml_sdpram_rd_fram_buf} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000100000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001100
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 484)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 484)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 484)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 484)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 484)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 484)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 484)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 483)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 484)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 487)] Case condition never applies
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 619)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 679)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 680)] Case condition never applies
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 849)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[8] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[17] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[26] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[35] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[44] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[53] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[62] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[71] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[80] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[89] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[98] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[107] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[116] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[125] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[134] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 770)] Net DA_bus[143] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[8] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[17] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[26] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[35] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[44] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[53] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[62] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[71] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[80] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[89] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[98] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[107] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[116] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[125] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[134] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/rd_fram_buf/rtl/ipml_sdpram_v1_6_rd_fram_buf.v(line number: 771)] Net DB_bus[143] in ipml_sdpram_v1_6_rd_fram_buf(original module ipml_sdpram_v1_6_rd_fram_buf) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/fram_buf.v(line number: 174)] Elaborating instance wr_rd_ctrl_top
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/wr_rd_ctrl_top.v(line number: 22)] Elaborating module wr_rd_ctrl_top
I: Module instance {m1_soc_top.ddr_hdmi.fram_buf_hdmi.wr_rd_ctrl_top} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/wr_rd_ctrl_top.v(line number: 103)] Elaborating instance wr_cmd_trans
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/wr_cmd_trans.v(line number: 22)] Elaborating module wr_cmd_trans
I: Module instance {m1_soc_top.ddr_hdmi.fram_buf_hdmi.wr_rd_ctrl_top.wr_cmd_trans} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/wr_rd_ctrl_top.v(line number: 142)] Elaborating instance wr_ctrl
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/wr_ctrl.v(line number: 23)] Elaborating module wr_ctrl
W: Verilog-2032: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/wr_ctrl.v(line number: 57)] Assigned initial value to variable test_wr_state that is unassigned but has initial value
I: Module instance {m1_soc_top.ddr_hdmi.fram_buf_hdmi.wr_rd_ctrl_top.wr_ctrl} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/wr_rd_ctrl_top.v(line number: 179)] Elaborating instance rd_ctrl
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/rd_ctrl.v(line number: 23)] Elaborating module rd_ctrl
I: Module instance {m1_soc_top.ddr_hdmi.fram_buf_hdmi.wr_rd_ctrl_top.rd_ctrl} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/ddr_hdmi.v(line number: 104)] Elaborating instance sync_vg
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/ddr_hdmi/sync_vg.v(line number: 35)] Elaborating module sync_vg
I: Module instance {m1_soc_top.ddr_hdmi.sync_vg} parameter value:
    X_BITS = 32'b00000000000000000000000000001100
    Y_BITS = 32'b00000000000000000000000000001100
    V_TOTAL = 12'b001011101110
    V_FP = 12'b000000000101
    V_BP = 12'b000000010100
    V_SYNC = 12'b000000000101
    V_ACT = 12'b001011010000
    H_TOTAL = 12'b011001110010
    H_FP = 12'b000001101110
    H_BP = 12'b000011011100
    H_SYNC = 12'b000000101000
    H_ACT = 12'b010100000000
    HV_OFFSET = 12'b000000000000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 864)] Elaborating instance u_hsst_ddr
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hsst_ddr.v(line number: 1)] Elaborating module hsst_ddr
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hsst_ddr.v(line number: 368)] Elaborating instance U_INST
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/u_hsst.v(line number: 21)] Elaborating module u_hsst
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/u_hsst.v(line number: 491)] Elaborating instance U_IPML_HSST_RST
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v(line number: 16)] Elaborating module ipml_hsst_rst_v1_1
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST} parameter value:
    INNER_RST_EN = TRUE
    FREE_CLOCK_FREQ = 100.000000
    CH0_TX_ENABLE = FALSE
    CH1_TX_ENABLE = FALSE
    CH2_TX_ENABLE = TRUE
    CH3_TX_ENABLE = TRUE
    CH0_RX_ENABLE = FALSE
    CH1_RX_ENABLE = FALSE
    CH2_RX_ENABLE = TRUE
    CH3_RX_ENABLE = TRUE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH0_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH1_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH2_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH3_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    PCS_CH0_BYPASS_WORD_ALIGN = TRUE
    PCS_CH1_BYPASS_WORD_ALIGN = TRUE
    PCS_CH2_BYPASS_WORD_ALIGN = FALSE
    PCS_CH3_BYPASS_WORD_ALIGN = FALSE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = TRUE
    PCS_CH1_BYPASS_CTC = TRUE
    PCS_CH2_BYPASS_CTC = FALSE
    PCS_CH3_BYPASS_CTC = FALSE
    P_LX_TX_CKDIV_0 = 32'b00000000000000000000000000000001
    P_LX_TX_CKDIV_1 = 32'b00000000000000000000000000000001
    P_LX_TX_CKDIV_2 = 32'b00000000000000000000000000000011
    P_LX_TX_CKDIV_3 = 32'b00000000000000000000000000000011
    LX_RX_CKDIV_0 = 32'b00000000000000000000000000000001
    LX_RX_CKDIV_1 = 32'b00000000000000000000000000000001
    LX_RX_CKDIV_2 = 32'b00000000000000000000000000000011
    LX_RX_CKDIV_3 = 32'b00000000000000000000000000000011
    CH0_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH0_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_RX_PLL_SEL = 32'b00000000000000000000000000000000
    PLL_NUBER = 32'b00000000000000000000000000000001
    PCS_TX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH3 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v(line number: 321)] Elaborating instance ipml_hsst_rst_pll
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_pll_v1_0
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_pll} parameter value:
    FREE_CLOCK_FREQ = 100.000000
    PLL_NUBER = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v(line number: 58)] Elaborating instance pll0_rstn_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v(line number: 59)] Elaborating instance pll0_lock_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v(line number: 63)] Elaborating instance pll0_lock_deb
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_pll.pll0_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v(line number: 66)] Elaborating instance pll0_lock_wtchdg
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_wtchdg_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_wtchdg_v1_0
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_pll.pll0_lock_wtchdg} parameter value:
    ACTIVE_HIGH = 32'b00000000000000000000000000000000
    WTCHDG_CNTR1_WIDTH = 32'b00000000000000000000000000001010
    WTCHDG_CNTR2_WIDTH = 32'b00000000000000000000000000001010
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v(line number: 73)] Elaborating instance pll_rst_fsm_0
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.v(line number: 16)] Elaborating module ipml_hsst_pll_rst_fsm_v1_0
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_pll.pll_rst_fsm_0} parameter value:
    FREE_CLOCK_FREQ = 100.000000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v(line number: 361)] Elaborating instance ipml_hsst_lane_powerup
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.v(line number: 16)] Elaborating module ipml_hsst_lane_powerup_v1_0
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_lane_powerup} parameter value:
    FREE_CLOCK_FREQ = 100.000000
    CH0_TX_ENABLE = FALSE
    CH1_TX_ENABLE = FALSE
    CH2_TX_ENABLE = TRUE
    CH3_TX_ENABLE = TRUE
    CH0_RX_ENABLE = FALSE
    CH1_RX_ENABLE = FALSE
    CH2_RX_ENABLE = TRUE
    CH3_RX_ENABLE = TRUE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH0_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH0_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_RX_PLL_SEL = 32'b00000000000000000000000000000000
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.v(line number: 199)] Elaborating instance lane_pd_n_2_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v(line number: 401)] Elaborating instance ipml_hsst_rst_tx
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_tx_v1_0
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_tx} parameter value:
    FREE_CLOCK_FREQ = 100.000000
    CH0_TX_ENABLE = FALSE
    CH1_TX_ENABLE = FALSE
    CH2_TX_ENABLE = TRUE
    CH3_TX_ENABLE = TRUE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    P_LX_TX_CKDIV_0 = 32'b00000000000000000000000000000001
    P_LX_TX_CKDIV_1 = 32'b00000000000000000000000000000001
    P_LX_TX_CKDIV_2 = 32'b00000000000000000000000000000011
    P_LX_TX_CKDIV_3 = 32'b00000000000000000000000000000011
    CH0_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_TX_PLL_SEL = 32'b00000000000000000000000000000000
    PCS_TX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 173)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 174)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 176)] Elaborating instance pll_lock_deb
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_tx.pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 173)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 174)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 176)] Elaborating instance pll_lock_deb
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_tx.pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 173)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 174)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 176)] Elaborating instance pll_lock_deb
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_tx.pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 173)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 174)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 176)] Elaborating instance pll_lock_deb
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_tx.pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v(line number: 265)] Elaborating instance txlane_rst_fsm2
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.v(line number: 16)] Elaborating module ipml_hsst_txlane_rst_fsm_v1_0
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_tx.txlane_rst_fsm2} parameter value:
    LANE_BONDING = 32'b00000000000000000000000000000010
    FREE_CLOCK_FREQ = 100.000000
    P_LX_TX_CKDIV = 32'b00000000000000000000000000000011
    PCS_TX_CLK_EXPLL_USE_CH = FALSE
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v(line number: 495)] Elaborating instance ipml_hsst_rst_rx
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 16)] Elaborating module ipml_hsst_rst_rx_v1_1
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_rx} parameter value:
    FREE_CLOCK_FREQ = 100.000000
    CH0_RX_ENABLE = FALSE
    CH1_RX_ENABLE = FALSE
    CH2_RX_ENABLE = TRUE
    CH3_RX_ENABLE = TRUE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH0_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH1_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH2_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH3_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    PCS_CH0_BYPASS_WORD_ALIGN = TRUE
    PCS_CH1_BYPASS_WORD_ALIGN = TRUE
    PCS_CH2_BYPASS_WORD_ALIGN = FALSE
    PCS_CH3_BYPASS_WORD_ALIGN = FALSE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = TRUE
    PCS_CH1_BYPASS_CTC = TRUE
    PCS_CH2_BYPASS_CTC = FALSE
    PCS_CH3_BYPASS_CTC = FALSE
    LX_RX_CKDIV_0 = 32'b00000000000000000000000000000001
    LX_RX_CKDIV_1 = 32'b00000000000000000000000000000001
    LX_RX_CKDIV_2 = 32'b00000000000000000000000000000011
    LX_RX_CKDIV_3 = 32'b00000000000000000000000000000011
    CH0_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_RX_PLL_SEL = 32'b00000000000000000000000000000000
    PCS_RX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 258)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 261)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 262)] Elaborating instance sigdet_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 263)] Elaborating instance cdr_align_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 264)] Elaborating instance word_align_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 265)] Elaborating instance bonding_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 269)] Elaborating instance sigdet_deb
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_rx.sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 272)] Elaborating instance cdr_align_deb
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_rx.cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 275)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_rx.i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 258)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 261)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 262)] Elaborating instance sigdet_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 263)] Elaborating instance cdr_align_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 264)] Elaborating instance word_align_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 265)] Elaborating instance bonding_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 269)] Elaborating instance sigdet_deb
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_rx.sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 272)] Elaborating instance cdr_align_deb
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_rx.cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 275)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_rx.i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 258)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 261)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 262)] Elaborating instance sigdet_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 263)] Elaborating instance cdr_align_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 264)] Elaborating instance word_align_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 265)] Elaborating instance bonding_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 269)] Elaborating instance sigdet_deb
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_rx.sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 272)] Elaborating instance cdr_align_deb
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_rx.cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 275)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_rx.i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 258)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 261)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 262)] Elaborating instance sigdet_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 263)] Elaborating instance cdr_align_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 264)] Elaborating instance word_align_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 265)] Elaborating instance bonding_sync
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 269)] Elaborating instance sigdet_deb
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_rx.sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 272)] Elaborating instance cdr_align_deb
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_rx.cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 275)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_rx.i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 387)] Elaborating instance rxlane_fsm2
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v(line number: 16)] Elaborating module ipml_hsst_rxlane_rst_fsm_v1_1
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_rx.rxlane_fsm2} parameter value:
    FREE_CLOCK_FREQ = 100.000000
    CH_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH_BYPASS_WORD_ALIGN = FALSE
    CH_BYPASS_BONDING = TRUE
    CH_BYPASS_CTC = FALSE
    LX_RX_CKDIV = 32'b00000000000000000000000000000011
    PCS_RX_CLK_EXPLL_USE = FALSE
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 432)] Elaborating instance rxlane_fsm3
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v(line number: 16)] Elaborating module ipml_hsst_rxlane_rst_fsm_v1_1
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_rx.rxlane_fsm3} parameter value:
    FREE_CLOCK_FREQ = 100.000000
    CH_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH_BYPASS_WORD_ALIGN = FALSE
    CH_BYPASS_BONDING = TRUE
    CH_BYPASS_CTC = FALSE
    LX_RX_CKDIV = 32'b00000000000000000000000000000011
    PCS_RX_CLK_EXPLL_USE = FALSE
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 480)] Elaborating instance fifo_clr
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_fifo_clr_v1_0.v(line number: 16)] Elaborating module ipml_hsst_fifo_clr_v1_0
I: Module instance {m1_soc_top.u_hsst_ddr.U_INST.U_IPML_HSST_RST.ipml_hsst_rst_rx.fifo_clr} parameter value:
    CH0_RX_ENABLE = FALSE
    CH1_RX_ENABLE = FALSE
    CH2_RX_ENABLE = TRUE
    CH3_RX_ENABLE = TRUE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 188)] Net fifoclr_sig_0 in ipml_hsst_rst_rx_v1_1(original module ipml_hsst_rst_rx_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v(line number: 189)] Net fifoclr_sig_1 in ipml_hsst_rst_rx_v1_1(original module ipml_hsst_rst_rx_v1_1) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/u_hsst.v(line number: 707)] Elaborating instance U_GTP_HSST_WRAPPER
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_u_hsst_wrapper_v1_3e.v(line number: 20)] Elaborating module ipml_hsst_u_hsst_wrapper_v1_3e
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/rtl/ipml_hsst_u_hsst_wrapper_v1_3e.v(line number: 2067)] Elaborating instance U_GTP_HSST
W: Verilog-2023: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/u_hsst.v(line number: 707)] Give initial value 0 for the no drive pin P_REFCLKP_1 in module instance m1_soc_top.u_hsst_ddr.U_INST.U_GTP_HSST_WRAPPER
W: Verilog-2023: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/u_hsst.v(line number: 707)] Give initial value 0 for the no drive pin P_REFCLKN_1 in module instance m1_soc_top.u_hsst_ddr.U_INST.U_GTP_HSST_WRAPPER
W: Verilog-2023: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/u_hsst.v(line number: 707)] Give initial value 0 for the no drive pin P_RX_SDP0 in module instance m1_soc_top.u_hsst_ddr.U_INST.U_GTP_HSST_WRAPPER
W: Verilog-2023: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/u_hsst.v(line number: 707)] Give initial value 0 for the no drive pin P_RX_SDN0 in module instance m1_soc_top.u_hsst_ddr.U_INST.U_GTP_HSST_WRAPPER
W: Verilog-2023: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/u_hsst.v(line number: 707)] Give initial value 0 for the no drive pin P_RX_SDP1 in module instance m1_soc_top.u_hsst_ddr.U_INST.U_GTP_HSST_WRAPPER
W: Verilog-2023: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/u_hsst/u_hsst.v(line number: 707)] Give initial value 0 for the no drive pin P_RX_SDN1 in module instance m1_soc_top.u_hsst_ddr.U_INST.U_GTP_HSST_WRAPPER
W: Verilog-2019: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hsst_ddr.v(line number: 372)] Width mismatch between port o_wtchdg_st_0 and signal bound to it for instantiated module u_hsst
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hsst_ddr.v(line number: 605)] Elaborating instance tx_fifo
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/hsst_fifo.v(line number: 18)] Elaborating module hsst_fifo
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/hsst_fifo.v(line number: 156)] Elaborating instance U_ipml_fifo_hsst_fifo
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_fifo_v1_6_hsst_fifo.v(line number: 25)] Elaborating module ipml_fifo_v1_6_hsst_fifo
I: Module instance {m1_soc_top.u_hsst_ddr.tx_fifo.U_ipml_fifo_hsst_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_fifo_v1_6_hsst_fifo.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_hsst_fifo
I: Module instance {m1_soc_top.u_hsst_ddr.tx_fifo.U_ipml_fifo_hsst_fifo.U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 677)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 679)] Case condition never applies
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 768)] Net DA_bus[8] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 768)] Net DA_bus[9] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 768)] Net DA_bus[10] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 768)] Net DA_bus[11] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 768)] Net DA_bus[12] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 768)] Net DA_bus[13] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 768)] Net DA_bus[14] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 768)] Net DA_bus[15] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 768)] Net DA_bus[16] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 768)] Net DA_bus[17] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 768)] Net DA_bus[26] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 768)] Net DA_bus[27] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 768)] Net DA_bus[28] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 768)] Net DA_bus[29] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 768)] Net DA_bus[30] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 768)] Net DA_bus[31] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 768)] Net DA_bus[32] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 768)] Net DA_bus[33] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 768)] Net DA_bus[34] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 768)] Net DA_bus[35] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 769)] Net DB_bus[8] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 769)] Net DB_bus[9] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 769)] Net DB_bus[10] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 769)] Net DB_bus[11] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 769)] Net DB_bus[12] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 769)] Net DB_bus[13] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 769)] Net DB_bus[14] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 769)] Net DB_bus[15] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 769)] Net DB_bus[16] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 769)] Net DB_bus[17] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 769)] Net DB_bus[26] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 769)] Net DB_bus[27] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 769)] Net DB_bus[28] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 769)] Net DB_bus[29] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 769)] Net DB_bus[30] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 769)] Net DB_bus[31] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 769)] Net DB_bus[32] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 769)] Net DB_bus[33] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 769)] Net DB_bus[34] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_sdpram_v1_6_hsst_fifo.v(line number: 769)] Net DB_bus[35] in ipml_sdpram_v1_6_hsst_fifo(original module ipml_sdpram_v1_6_hsst_fifo) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/source/hsst_fifo/rtl/ipml_fifo_v1_6_hsst_fifo.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {m1_soc_top.u_hsst_ddr.tx_fifo.U_ipml_fifo_hsst_fifo.U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001011
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 196)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2036: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hsst_ddr.v(line number: 368)] Net i_txd_3 connected to input port of module instance m1_soc_top.u_hsst_ddr.U_INST has no driver, tie it to 0
W: Verilog-2036: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hsst_ddr.v(line number: 368)] Net i_tdispsel_3 connected to input port of module instance m1_soc_top.u_hsst_ddr.U_INST has no driver, tie it to 0
W: Verilog-2036: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hsst_ddr.v(line number: 368)] Net i_tdispctrl_3 connected to input port of module instance m1_soc_top.u_hsst_ddr.U_INST has no driver, tie it to 0
W: Verilog-2036: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hsst_ddr.v(line number: 368)] Net i_txk_3 connected to input port of module instance m1_soc_top.u_hsst_ddr.U_INST has no driver, tie it to 0
W: Verilog-2024: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hsst_ddr.v(line number: 1)] Give an initial value for the no drive output pin i_rgb565_hsst in graph of sdm module hsst_ddr
W: Verilog-2024: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hsst_ddr.v(line number: 1)] Give an initial value for the no drive output pin de_in_hsst in graph of sdm module hsst_ddr
W: Verilog-2024: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hsst_ddr.v(line number: 1)] Give an initial value for the no drive output pin vs_in_hsst in graph of sdm module hsst_ddr
W: Verilog-2024: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/hsst_ddr.v(line number: 1)] Give an initial value for the no drive output pin pixclk_in_hsst in graph of sdm module hsst_ddr
W: Verilog-2019: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 889)] Width mismatch between port i_rgb565_camera_1 and signal bound to it for instantiated module hsst_ddr
W: Verilog-2036: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 368)] Net PRDATA connected to input port of module instance m1_soc_top.u_integration_kit_dbg has no driver, tie it to 0
W: Verilog-2036: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 368)] Net pad_nTRST connected to input port of module instance m1_soc_top.u_integration_kit_dbg has no driver, tie it to 0
W: Verilog-2036: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 368)] Net pad_TCK connected to input port of module instance m1_soc_top.u_integration_kit_dbg has no driver, tie it to 0
W: Verilog-2036: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 368)] Net pad_TMS connected to input port of module instance m1_soc_top.u_integration_kit_dbg has no driver, tie it to 0
W: Verilog-2036: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 368)] Net pad_TDI connected to input port of module instance m1_soc_top.u_integration_kit_dbg has no driver, tie it to 0
W: Verilog-2023: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 368)] Give initial value 0 for the no drive pin RX1 in module instance m1_soc_top.u_integration_kit_dbg
W: Verilog-2036: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 368)] Net awready_mux connected to input port of module instance m1_soc_top.u_integration_kit_dbg has no driver, tie it to 0
W: Verilog-2036: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 368)] Net wready_mux connected to input port of module instance m1_soc_top.u_integration_kit_dbg has no driver, tie it to 0
W: Verilog-2036: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 368)] Net arready_mux connected to input port of module instance m1_soc_top.u_integration_kit_dbg has no driver, tie it to 0
W: Verilog-2036: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 368)] Net rdata_mux connected to input port of module instance m1_soc_top.u_integration_kit_dbg has no driver, tie it to 0
W: Verilog-2036: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 368)] Net rlast_mux connected to input port of module instance m1_soc_top.u_integration_kit_dbg has no driver, tie it to 0
W: Verilog-2036: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 368)] Net rvalid_mux connected to input port of module instance m1_soc_top.u_integration_kit_dbg has no driver, tie it to 0
W: Verilog-2036: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 505)] Net datai connected to input port of module instance m1_soc_top.u_udp_hw_speedup has no driver, tie it to 0
W: Verilog-2036: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 505)] Net dbusy connected to input port of module instance m1_soc_top.u_udp_hw_speedup has no driver, tie it to 0
W: Verilog-2036: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 864)] Net de_in_camera_1 connected to input port of module instance m1_soc_top.u_hsst_ddr has no driver, tie it to 0
W: Verilog-2036: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 864)] Net vs_in_camera_1 connected to input port of module instance m1_soc_top.u_hsst_ddr has no driver, tie it to 0
W: Verilog-2036: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 864)] Net pixclk_in_camera_1 connected to input port of module instance m1_soc_top.u_hsst_ddr has no driver, tie it to 0
W: Verilog-2025: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 1)] Give an initial value for the no drive output pin LED bit 0 in graph of sdm module m1_soc_top
W: Verilog-2025: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 1)] Give an initial value for the no drive output pin LED bit 1 in graph of sdm module m1_soc_top
W: Verilog-2025: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 1)] Give an initial value for the no drive output pin LED bit 7 in graph of sdm module m1_soc_top
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 537)] Net rdata0 in m1_soc_top(original module m1_soc_top) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/src/M1_soc_top.v(line number: 889)] Net i_rgb565_camera_1 in m1_soc_top(original module m1_soc_top) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 1.142s wall, 0.828s user + 0.328s system = 1.156s CPU (101.2%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.980s wall, 0.938s user + 0.000s system = 0.938s CPU (95.7%)

Start rtl-infer.
Start DFF-inference.
I: Removed inst eth_frame[15] that is redundant to eth_frame[13][7:0].
I: Removed inst eth_frame[20] that is redundant to eth_frame[13][7:0].
I: Removed inst eth_frame[21] that is redundant to eth_frame[13][7:0].
I: Removed inst eth_frame[38] that is redundant to eth_frame[16][7:0].
I: Removed inst wvalid_d that is redundant to wlast_d.
I: Removed inst wvalid_i that is redundant to wlast_i.
