//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//Tool Version: V1.9.9.01 (64-bit)
//Created Time: Thu Mar 21 19:32:12 2024

`timescale 100 ps/100 ps
module video_fifo(
	Data,
	Reset,
	WrClk,
	RdClk,
	WrEn,
	RdEn,
	Q,
	Empty,
	Full
);
input [15:0] Data;
input Reset;
input WrClk;
input RdClk;
input WrEn;
input RdEn;
output [15:0] Q;
output Empty;
output Full;
wire [15:0] Data;
wire Empty;
wire Full;
wire GND;
wire [15:0] Q;
wire RdClk;
wire RdEn;
wire Reset;
wire VCC;
wire WrClk;
wire WrEn;
wire \fifo_inst/n39_4 ;
wire \fifo_inst/wfull_val ;
wire \fifo_inst/Equal.mem_227 ;
wire \fifo_inst/Equal.mem_229 ;
wire \fifo_inst/Equal.rgraynext_6_4 ;
wire \fifo_inst/Equal.rgraynext_7_4 ;
wire \fifo_inst/Equal.rgraynext_9_4 ;
wire \fifo_inst/Equal.wgraynext_1_4 ;
wire \fifo_inst/Equal.wgraynext_2_4 ;
wire \fifo_inst/Equal.wgraynext_4_4 ;
wire \fifo_inst/Equal.wgraynext_6_4 ;
wire \fifo_inst/Equal.wgraynext_7_4 ;
wire \fifo_inst/Equal.wgraynext_8_4 ;
wire \fifo_inst/Equal.wgraynext_10_4 ;
wire \fifo_inst/Equal.wgraynext_11_4 ;
wire \fifo_inst/Equal.wgraynext_13_4 ;
wire \fifo_inst/Equal.wgraynext_14_4 ;
wire \fifo_inst/Equal.wgraynext_15_4 ;
wire \fifo_inst/wfull_val_4 ;
wire \fifo_inst/wfull_val_5 ;
wire \fifo_inst/wfull_val_6 ;
wire \fifo_inst/wfull_val_7 ;
wire \fifo_inst/rbin_num_next_2_8 ;
wire \fifo_inst/rbin_num_next_3_8 ;
wire \fifo_inst/rbin_num_next_5_8 ;
wire \fifo_inst/rbin_num_next_14_8 ;
wire \fifo_inst/rbin_num_next_15_8 ;
wire \fifo_inst/Equal.wbinnext_6_8 ;
wire \fifo_inst/Equal.wbinnext_13_8 ;
wire \fifo_inst/Equal.wgraynext_5_5 ;
wire \fifo_inst/Equal.wgraynext_6_5 ;
wire \fifo_inst/Equal.wgraynext_8_5 ;
wire \fifo_inst/Equal.wgraynext_10_5 ;
wire \fifo_inst/Equal.wgraynext_14_5 ;
wire \fifo_inst/Equal.wgraynext_15_5 ;
wire \fifo_inst/wfull_val_8 ;
wire \fifo_inst/wfull_val_9 ;
wire \fifo_inst/wfull_val_10 ;
wire \fifo_inst/wfull_val_11 ;
wire \fifo_inst/wfull_val_12 ;
wire \fifo_inst/wfull_val_13 ;
wire \fifo_inst/wfull_val_14 ;
wire \fifo_inst/wfull_val_15 ;
wire \fifo_inst/wfull_val_16 ;
wire \fifo_inst/wfull_val_17 ;
wire \fifo_inst/wfull_val_18 ;
wire \fifo_inst/Equal.wbinnext_8_9 ;
wire \fifo_inst/Equal.wbinnext_13_9 ;
wire \fifo_inst/Equal.wbinnext_15_9 ;
wire \fifo_inst/wfull_val_19 ;
wire \fifo_inst/wfull_val_20 ;
wire \fifo_inst/wfull_val_21 ;
wire \fifo_inst/wfull_val_22 ;
wire \fifo_inst/wfull_val_23 ;
wire \fifo_inst/wfull_val_24 ;
wire \fifo_inst/wfull_val_25 ;
wire \fifo_inst/wfull_val_26 ;
wire \fifo_inst/wfull_val_27 ;
wire \fifo_inst/wfull_val_28 ;
wire \fifo_inst/wfull_val_29 ;
wire \fifo_inst/Equal.wbinnext_15_11 ;
wire \fifo_inst/Equal.wbinnext_8_11 ;
wire \fifo_inst/Equal.wgraynext_5_7 ;
wire \fifo_inst/rbin_num_next_16_8 ;
wire \fifo_inst/Equal.rgraynext_11_6 ;
wire \fifo_inst/Equal.rgraynext_10_6 ;
wire \fifo_inst/Equal.rgraynext_13_6 ;
wire \fifo_inst/Equal.wbinnext_0_9 ;
wire \fifo_inst/Equal.mem_235 ;
wire \fifo_inst/Equal.mem_237 ;
wire \fifo_inst/Equal.mem_DOL_45G[0]_8 ;
wire \fifo_inst/Equal.mem_DOL_42G[0]_8 ;
wire \fifo_inst/Equal.mem_DOL_39G[0]_8 ;
wire \fifo_inst/Equal.mem_DOL_36G[0]_8 ;
wire \fifo_inst/Equal.mem_DOL_33G[0]_8 ;
wire \fifo_inst/Equal.mem_DOL_30G[0]_8 ;
wire \fifo_inst/Equal.mem_DOL_27G[0]_8 ;
wire \fifo_inst/Equal.mem_DOL_24G[0]_8 ;
wire \fifo_inst/Equal.mem_DOL_21G[0]_8 ;
wire \fifo_inst/Equal.mem_DOL_18G[0]_8 ;
wire \fifo_inst/Equal.mem_DOL_15G[0]_8 ;
wire \fifo_inst/Equal.mem_DOL_12G[0]_8 ;
wire \fifo_inst/Equal.mem_DOL_9G[0]_8 ;
wire \fifo_inst/Equal.mem_DOL_6G[0]_8 ;
wire \fifo_inst/Equal.mem_DOL_3G[0]_8 ;
wire \fifo_inst/Equal.mem_DOL_0G[0]_9 ;
wire \fifo_inst/Equal.mem_DOL_47G[0]_5 ;
wire \fifo_inst/Equal.mem_DOL_44G[0]_5 ;
wire \fifo_inst/Equal.mem_DOL_41G[0]_5 ;
wire \fifo_inst/Equal.mem_DOL_38G[0]_5 ;
wire \fifo_inst/Equal.mem_DOL_35G[0]_5 ;
wire \fifo_inst/Equal.mem_DOL_32G[0]_5 ;
wire \fifo_inst/Equal.mem_DOL_29G[0]_5 ;
wire \fifo_inst/Equal.mem_DOL_26G[0]_5 ;
wire \fifo_inst/Equal.mem_DOL_23G[0]_5 ;
wire \fifo_inst/Equal.mem_DOL_20G[0]_5 ;
wire \fifo_inst/Equal.mem_DOL_17G[0]_5 ;
wire \fifo_inst/Equal.mem_DOL_14G[0]_5 ;
wire \fifo_inst/Equal.mem_DOL_11G[0]_5 ;
wire \fifo_inst/Equal.mem_DOL_8G[0]_5 ;
wire \fifo_inst/Equal.mem_DOL_5G[0]_5 ;
wire \fifo_inst/Equal.mem_DOL_2G[0]_6 ;
wire \fifo_inst/rbin_num_next_0_9 ;
wire \fifo_inst/rempty_val ;
wire \fifo_inst/Equal.mem_ADBREG_G[14]_2 ;
wire \fifo_inst/Equal.mem_ADBREG_G[15]_2 ;
wire \fifo_inst/n157_1_SUM ;
wire \fifo_inst/n157_3 ;
wire \fifo_inst/n158_1_SUM ;
wire \fifo_inst/n158_3 ;
wire \fifo_inst/n159_1_SUM ;
wire \fifo_inst/n159_3 ;
wire \fifo_inst/n160_1_SUM ;
wire \fifo_inst/n160_3 ;
wire \fifo_inst/n161_1_SUM ;
wire \fifo_inst/n161_3 ;
wire \fifo_inst/n162_1_SUM ;
wire \fifo_inst/n162_3 ;
wire \fifo_inst/n163_1_SUM ;
wire \fifo_inst/n163_3 ;
wire \fifo_inst/n164_1_SUM ;
wire \fifo_inst/n164_3 ;
wire \fifo_inst/n165_1_SUM ;
wire \fifo_inst/n165_3 ;
wire \fifo_inst/n166_1_SUM ;
wire \fifo_inst/n166_3 ;
wire \fifo_inst/n167_1_SUM ;
wire \fifo_inst/n167_3 ;
wire \fifo_inst/n168_1_SUM ;
wire \fifo_inst/n168_3 ;
wire \fifo_inst/n169_1_SUM ;
wire \fifo_inst/n169_3 ;
wire \fifo_inst/n170_1_SUM ;
wire \fifo_inst/n170_3 ;
wire \fifo_inst/n171_1_SUM ;
wire \fifo_inst/n171_3 ;
wire \fifo_inst/n172_1_SUM ;
wire \fifo_inst/n172_3 ;
wire \fifo_inst/n4_6 ;
wire \fifo_inst/n9_6 ;
wire [15:0] \fifo_inst/Equal.rgraynext ;
wire [15:0] \fifo_inst/Equal.wgraynext ;
wire [16:1] \fifo_inst/rbin_num_next ;
wire [16:1] \fifo_inst/Equal.wbinnext ;
wire [1:0] \fifo_inst/reset_r ;
wire [1:0] \fifo_inst/reset_w ;
wire [16:0] \fifo_inst/rbin_num ;
wire [16:0] \fifo_inst/Equal.wq1_rptr ;
wire [16:0] \fifo_inst/Equal.wq2_rptr ;
wire [16:0] \fifo_inst/Equal.rq1_wptr ;
wire [16:0] \fifo_inst/Equal.rq2_wptr ;
wire [15:0] \fifo_inst/Equal.rptr ;
wire [16:0] \fifo_inst/Equal.wptr ;
wire [15:0] \fifo_inst/Equal.wbin ;
wire [0:0] \fifo_inst/Equal.mem_0_0 ;
wire [0:0] \fifo_inst/Equal.mem_0_1 ;
wire [0:0] \fifo_inst/Equal.mem_0_2 ;
wire [0:0] \fifo_inst/Equal.mem_0_3 ;
wire [0:0] \fifo_inst/Equal.mem_0_4 ;
wire [0:0] \fifo_inst/Equal.mem_0_5 ;
wire [0:0] \fifo_inst/Equal.mem_0_6 ;
wire [0:0] \fifo_inst/Equal.mem_0_7 ;
wire [0:0] \fifo_inst/Equal.mem_0_8 ;
wire [0:0] \fifo_inst/Equal.mem_0_9 ;
wire [0:0] \fifo_inst/Equal.mem_0_10 ;
wire [0:0] \fifo_inst/Equal.mem_0_11 ;
wire [0:0] \fifo_inst/Equal.mem_0_12 ;
wire [0:0] \fifo_inst/Equal.mem_0_13 ;
wire [0:0] \fifo_inst/Equal.mem_0_14 ;
wire [0:0] \fifo_inst/Equal.mem_0_15 ;
wire [0:0] \fifo_inst/Equal.mem_1_0 ;
wire [0:0] \fifo_inst/Equal.mem_1_1 ;
wire [0:0] \fifo_inst/Equal.mem_1_2 ;
wire [0:0] \fifo_inst/Equal.mem_1_3 ;
wire [0:0] \fifo_inst/Equal.mem_1_4 ;
wire [0:0] \fifo_inst/Equal.mem_1_5 ;
wire [0:0] \fifo_inst/Equal.mem_1_6 ;
wire [0:0] \fifo_inst/Equal.mem_1_7 ;
wire [0:0] \fifo_inst/Equal.mem_1_8 ;
wire [0:0] \fifo_inst/Equal.mem_1_9 ;
wire [0:0] \fifo_inst/Equal.mem_1_10 ;
wire [0:0] \fifo_inst/Equal.mem_1_11 ;
wire [0:0] \fifo_inst/Equal.mem_1_12 ;
wire [0:0] \fifo_inst/Equal.mem_1_13 ;
wire [0:0] \fifo_inst/Equal.mem_1_14 ;
wire [0:0] \fifo_inst/Equal.mem_1_15 ;
wire [0:0] \fifo_inst/Equal.mem_2_0 ;
wire [0:0] \fifo_inst/Equal.mem_2_1 ;
wire [0:0] \fifo_inst/Equal.mem_2_2 ;
wire [0:0] \fifo_inst/Equal.mem_2_3 ;
wire [0:0] \fifo_inst/Equal.mem_2_4 ;
wire [0:0] \fifo_inst/Equal.mem_2_5 ;
wire [0:0] \fifo_inst/Equal.mem_2_6 ;
wire [0:0] \fifo_inst/Equal.mem_2_7 ;
wire [0:0] \fifo_inst/Equal.mem_2_8 ;
wire [0:0] \fifo_inst/Equal.mem_2_9 ;
wire [0:0] \fifo_inst/Equal.mem_2_10 ;
wire [0:0] \fifo_inst/Equal.mem_2_11 ;
wire [0:0] \fifo_inst/Equal.mem_2_12 ;
wire [0:0] \fifo_inst/Equal.mem_2_13 ;
wire [0:0] \fifo_inst/Equal.mem_2_14 ;
wire [0:0] \fifo_inst/Equal.mem_2_15 ;
wire [0:0] \fifo_inst/Equal.mem_3_0 ;
wire [0:0] \fifo_inst/Equal.mem_3_1 ;
wire [0:0] \fifo_inst/Equal.mem_3_2 ;
wire [0:0] \fifo_inst/Equal.mem_3_3 ;
wire [0:0] \fifo_inst/Equal.mem_3_4 ;
wire [0:0] \fifo_inst/Equal.mem_3_5 ;
wire [0:0] \fifo_inst/Equal.mem_3_6 ;
wire [0:0] \fifo_inst/Equal.mem_3_7 ;
wire [0:0] \fifo_inst/Equal.mem_3_8 ;
wire [0:0] \fifo_inst/Equal.mem_3_9 ;
wire [0:0] \fifo_inst/Equal.mem_3_10 ;
wire [0:0] \fifo_inst/Equal.mem_3_11 ;
wire [0:0] \fifo_inst/Equal.mem_3_12 ;
wire [0:0] \fifo_inst/Equal.mem_3_13 ;
wire [0:0] \fifo_inst/Equal.mem_3_14 ;
wire [0:0] \fifo_inst/Equal.mem_3_15 ;
wire [31:1] \fifo_inst/DO ;
wire [31:1] \fifo_inst/DO_0 ;
wire [31:1] \fifo_inst/DO_1 ;
wire [31:1] \fifo_inst/DO_2 ;
wire [31:1] \fifo_inst/DO_3 ;
wire [31:1] \fifo_inst/DO_4 ;
wire [31:1] \fifo_inst/DO_5 ;
wire [31:1] \fifo_inst/DO_6 ;
wire [31:1] \fifo_inst/DO_7 ;
wire [31:1] \fifo_inst/DO_8 ;
wire [31:1] \fifo_inst/DO_9 ;
wire [31:1] \fifo_inst/DO_10 ;
wire [31:1] \fifo_inst/DO_11 ;
wire [31:1] \fifo_inst/DO_12 ;
wire [31:1] \fifo_inst/DO_13 ;
wire [31:1] \fifo_inst/DO_14 ;
wire [31:1] \fifo_inst/DO_15 ;
wire [31:1] \fifo_inst/DO_16 ;
wire [31:1] \fifo_inst/DO_17 ;
wire [31:1] \fifo_inst/DO_18 ;
wire [31:1] \fifo_inst/DO_19 ;
wire [31:1] \fifo_inst/DO_20 ;
wire [31:1] \fifo_inst/DO_21 ;
wire [31:1] \fifo_inst/DO_22 ;
wire [31:1] \fifo_inst/DO_23 ;
wire [31:1] \fifo_inst/DO_24 ;
wire [31:1] \fifo_inst/DO_25 ;
wire [31:1] \fifo_inst/DO_26 ;
wire [31:1] \fifo_inst/DO_27 ;
wire [31:1] \fifo_inst/DO_28 ;
wire [31:1] \fifo_inst/DO_29 ;
wire [31:1] \fifo_inst/DO_30 ;
wire [31:1] \fifo_inst/DO_31 ;
wire [31:1] \fifo_inst/DO_32 ;
wire [31:1] \fifo_inst/DO_33 ;
wire [31:1] \fifo_inst/DO_34 ;
wire [31:1] \fifo_inst/DO_35 ;
wire [31:1] \fifo_inst/DO_36 ;
wire [31:1] \fifo_inst/DO_37 ;
wire [31:1] \fifo_inst/DO_38 ;
wire [31:1] \fifo_inst/DO_39 ;
wire [31:1] \fifo_inst/DO_40 ;
wire [31:1] \fifo_inst/DO_41 ;
wire [31:1] \fifo_inst/DO_42 ;
wire [31:1] \fifo_inst/DO_43 ;
wire [31:1] \fifo_inst/DO_44 ;
wire [31:1] \fifo_inst/DO_45 ;
wire [31:1] \fifo_inst/DO_46 ;
wire [31:1] \fifo_inst/DO_47 ;
wire [31:1] \fifo_inst/DO_48 ;
wire [31:1] \fifo_inst/DO_49 ;
wire [31:1] \fifo_inst/DO_50 ;
wire [31:1] \fifo_inst/DO_51 ;
wire [31:1] \fifo_inst/DO_52 ;
wire [31:1] \fifo_inst/DO_53 ;
wire [31:1] \fifo_inst/DO_54 ;
wire [31:1] \fifo_inst/DO_55 ;
wire [31:1] \fifo_inst/DO_56 ;
wire [31:1] \fifo_inst/DO_57 ;
wire [31:1] \fifo_inst/DO_58 ;
wire [31:1] \fifo_inst/DO_59 ;
wire [31:1] \fifo_inst/DO_60 ;
wire [31:1] \fifo_inst/DO_61 ;
wire [31:1] \fifo_inst/DO_62 ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
LUT2 \fifo_inst/n39_s0  (
	.I0(Empty),
	.I1(RdEn),
	.F(\fifo_inst/n39_4 )
);
defparam \fifo_inst/n39_s0 .INIT=4'h4;
LUT2 \fifo_inst/Equal.rgraynext_4_s0  (
	.I0(\fifo_inst/rbin_num_next [4]),
	.I1(\fifo_inst/rbin_num_next [5]),
	.F(\fifo_inst/Equal.rgraynext [4])
);
defparam \fifo_inst/Equal.rgraynext_4_s0 .INIT=4'h6;
LUT3 \fifo_inst/Equal.rgraynext_6_s0  (
	.I0(\fifo_inst/rbin_num [6]),
	.I1(\fifo_inst/Equal.rgraynext_6_4 ),
	.I2(\fifo_inst/rbin_num [7]),
	.F(\fifo_inst/Equal.rgraynext [6])
);
defparam \fifo_inst/Equal.rgraynext_6_s0 .INIT=8'h1E;
LUT4 \fifo_inst/Equal.rgraynext_8_s0  (
	.I0(\fifo_inst/rbin_num [7]),
	.I1(\fifo_inst/Equal.rgraynext_7_4 ),
	.I2(\fifo_inst/rbin_num [8]),
	.I3(\fifo_inst/rbin_num [9]),
	.F(\fifo_inst/Equal.rgraynext [8])
);
defparam \fifo_inst/Equal.rgraynext_8_s0 .INIT=16'h07F8;
LUT4 \fifo_inst/Equal.rgraynext_9_s0  (
	.I0(\fifo_inst/Equal.rgraynext_7_4 ),
	.I1(\fifo_inst/Equal.rgraynext_9_4 ),
	.I2(\fifo_inst/rbin_num [9]),
	.I3(\fifo_inst/rbin_num [10]),
	.F(\fifo_inst/Equal.rgraynext [9])
);
defparam \fifo_inst/Equal.rgraynext_9_s0 .INIT=16'h07F8;
LUT4 \fifo_inst/Equal.rgraynext_10_s0  (
	.I0(\fifo_inst/Equal.rgraynext_7_4 ),
	.I1(\fifo_inst/Equal.rgraynext_10_6 ),
	.I2(\fifo_inst/rbin_num [10]),
	.I3(\fifo_inst/rbin_num [11]),
	.F(\fifo_inst/Equal.rgraynext [10])
);
defparam \fifo_inst/Equal.rgraynext_10_s0 .INIT=16'h07F8;
LUT4 \fifo_inst/Equal.rgraynext_11_s0  (
	.I0(\fifo_inst/Equal.rgraynext_7_4 ),
	.I1(\fifo_inst/Equal.rgraynext_11_6 ),
	.I2(\fifo_inst/rbin_num [11]),
	.I3(\fifo_inst/rbin_num [12]),
	.F(\fifo_inst/Equal.rgraynext [11])
);
defparam \fifo_inst/Equal.rgraynext_11_s0 .INIT=16'h07F8;
LUT3 \fifo_inst/Equal.rgraynext_12_s0  (
	.I0(\fifo_inst/rbin_num [12]),
	.I1(\fifo_inst/rbin_num_next [12]),
	.I2(\fifo_inst/rbin_num [13]),
	.F(\fifo_inst/Equal.rgraynext [12])
);
defparam \fifo_inst/Equal.rgraynext_12_s0 .INIT=8'h1E;
LUT3 \fifo_inst/Equal.rgraynext_13_s0  (
	.I0(\fifo_inst/rbin_num [13]),
	.I1(\fifo_inst/Equal.rgraynext_13_6 ),
	.I2(\fifo_inst/rbin_num [14]),
	.F(\fifo_inst/Equal.rgraynext [13])
);
defparam \fifo_inst/Equal.rgraynext_13_s0 .INIT=8'h1E;
LUT3 \fifo_inst/Equal.rgraynext_14_s0  (
	.I0(\fifo_inst/rbin_num [14]),
	.I1(\fifo_inst/rbin_num_next [14]),
	.I2(\fifo_inst/rbin_num [15]),
	.F(\fifo_inst/Equal.rgraynext [14])
);
defparam \fifo_inst/Equal.rgraynext_14_s0 .INIT=8'h1E;
LUT3 \fifo_inst/Equal.rgraynext_15_s0  (
	.I0(\fifo_inst/rbin_num [15]),
	.I1(\fifo_inst/rbin_num_next [15]),
	.I2(\fifo_inst/rbin_num [16]),
	.F(\fifo_inst/Equal.rgraynext [15])
);
defparam \fifo_inst/Equal.rgraynext_15_s0 .INIT=8'h1E;
LUT4 \fifo_inst/Equal.wgraynext_0_s0  (
	.I0(WrEn),
	.I1(Full),
	.I2(\fifo_inst/Equal.wbin [0]),
	.I3(\fifo_inst/Equal.wbin [1]),
	.F(\fifo_inst/Equal.wgraynext [0])
);
defparam \fifo_inst/Equal.wgraynext_0_s0 .INIT=16'h0DF2;
LUT4 \fifo_inst/Equal.wgraynext_1_s0  (
	.I0(\fifo_inst/Equal.wbin [0]),
	.I1(\fifo_inst/Equal.wgraynext_1_4 ),
	.I2(\fifo_inst/Equal.wbin [1]),
	.I3(\fifo_inst/Equal.wbin [2]),
	.F(\fifo_inst/Equal.wgraynext [1])
);
defparam \fifo_inst/Equal.wgraynext_1_s0 .INIT=16'h07F8;
LUT3 \fifo_inst/Equal.wgraynext_2_s0  (
	.I0(\fifo_inst/Equal.wbin [2]),
	.I1(\fifo_inst/Equal.wgraynext_2_4 ),
	.I2(\fifo_inst/Equal.wbin [3]),
	.F(\fifo_inst/Equal.wgraynext [2])
);
defparam \fifo_inst/Equal.wgraynext_2_s0 .INIT=8'h1E;
LUT4 \fifo_inst/Equal.wgraynext_3_s0  (
	.I0(\fifo_inst/Equal.wbin [2]),
	.I1(\fifo_inst/Equal.wgraynext_2_4 ),
	.I2(\fifo_inst/Equal.wbin [3]),
	.I3(\fifo_inst/Equal.wbin [4]),
	.F(\fifo_inst/Equal.wgraynext [3])
);
defparam \fifo_inst/Equal.wgraynext_3_s0 .INIT=16'h07F8;
LUT4 \fifo_inst/Equal.wgraynext_4_s0  (
	.I0(\fifo_inst/Equal.wgraynext_2_4 ),
	.I1(\fifo_inst/Equal.wgraynext_4_4 ),
	.I2(\fifo_inst/Equal.wbin [4]),
	.I3(\fifo_inst/Equal.wbin [5]),
	.F(\fifo_inst/Equal.wgraynext [4])
);
defparam \fifo_inst/Equal.wgraynext_4_s0 .INIT=16'h07F8;
LUT3 \fifo_inst/Equal.wgraynext_5_s0  (
	.I0(\fifo_inst/Equal.wbin [5]),
	.I1(\fifo_inst/Equal.wgraynext_5_7 ),
	.I2(\fifo_inst/Equal.wbin [6]),
	.F(\fifo_inst/Equal.wgraynext [5])
);
defparam \fifo_inst/Equal.wgraynext_5_s0 .INIT=8'h1E;
LUT2 \fifo_inst/Equal.wgraynext_7_s0  (
	.I0(\fifo_inst/Equal.wbin [8]),
	.I1(\fifo_inst/Equal.wgraynext_7_4 ),
	.F(\fifo_inst/Equal.wgraynext [7])
);
defparam \fifo_inst/Equal.wgraynext_7_s0 .INIT=4'h9;
LUT2 \fifo_inst/Equal.wgraynext_8_s0  (
	.I0(\fifo_inst/Equal.wbin [9]),
	.I1(\fifo_inst/Equal.wgraynext_8_4 ),
	.F(\fifo_inst/Equal.wgraynext [8])
);
defparam \fifo_inst/Equal.wgraynext_8_s0 .INIT=4'h9;
LUT2 \fifo_inst/Equal.wgraynext_10_s0  (
	.I0(\fifo_inst/Equal.wbin [11]),
	.I1(\fifo_inst/Equal.wgraynext_10_4 ),
	.F(\fifo_inst/Equal.wgraynext [10])
);
defparam \fifo_inst/Equal.wgraynext_10_s0 .INIT=4'h9;
LUT3 \fifo_inst/Equal.wgraynext_11_s0  (
	.I0(\fifo_inst/Equal.wbin [11]),
	.I1(\fifo_inst/Equal.wgraynext_11_4 ),
	.I2(\fifo_inst/Equal.wbin [12]),
	.F(\fifo_inst/Equal.wgraynext [11])
);
defparam \fifo_inst/Equal.wgraynext_11_s0 .INIT=8'h1E;
LUT4 \fifo_inst/Equal.wgraynext_12_s0  (
	.I0(\fifo_inst/Equal.wbin [11]),
	.I1(\fifo_inst/Equal.wgraynext_11_4 ),
	.I2(\fifo_inst/Equal.wbin [12]),
	.I3(\fifo_inst/Equal.wbin [13]),
	.F(\fifo_inst/Equal.wgraynext [12])
);
defparam \fifo_inst/Equal.wgraynext_12_s0 .INIT=16'h07F8;
LUT3 \fifo_inst/Equal.wgraynext_14_s0  (
	.I0(\fifo_inst/Equal.wbin [14]),
	.I1(\fifo_inst/Equal.wgraynext_14_4 ),
	.I2(\fifo_inst/Equal.wbin [15]),
	.F(\fifo_inst/Equal.wgraynext [14])
);
defparam \fifo_inst/Equal.wgraynext_14_s0 .INIT=8'h1E;
LUT2 \fifo_inst/Equal.wgraynext_15_s0  (
	.I0(\fifo_inst/Equal.wptr [16]),
	.I1(\fifo_inst/Equal.wgraynext_15_4 ),
	.F(\fifo_inst/Equal.wgraynext [15])
);
defparam \fifo_inst/Equal.wgraynext_15_s0 .INIT=4'h9;
LUT4 \fifo_inst/wfull_val_s0  (
	.I0(\fifo_inst/wfull_val_4 ),
	.I1(\fifo_inst/wfull_val_5 ),
	.I2(\fifo_inst/wfull_val_6 ),
	.I3(\fifo_inst/wfull_val_7 ),
	.F(\fifo_inst/wfull_val )
);
defparam \fifo_inst/wfull_val_s0 .INIT=16'h8000;
LUT4 \fifo_inst/Equal.mem_s225  (
	.I0(Full),
	.I1(\fifo_inst/Equal.wbin [15]),
	.I2(\fifo_inst/Equal.wbin [14]),
	.I3(WrEn),
	.F(\fifo_inst/Equal.mem_227 )
);
defparam \fifo_inst/Equal.mem_s225 .INIT=16'h0100;
LUT4 \fifo_inst/Equal.mem_s226  (
	.I0(Full),
	.I1(\fifo_inst/Equal.wbin [15]),
	.I2(WrEn),
	.I3(\fifo_inst/Equal.wbin [14]),
	.F(\fifo_inst/Equal.mem_229 )
);
defparam \fifo_inst/Equal.mem_s226 .INIT=16'h1000;
LUT2 \fifo_inst/rbin_num_next_2_s3  (
	.I0(\fifo_inst/rbin_num [2]),
	.I1(\fifo_inst/rbin_num_next_2_8 ),
	.F(\fifo_inst/rbin_num_next [2])
);
defparam \fifo_inst/rbin_num_next_2_s3 .INIT=4'h6;
LUT2 \fifo_inst/rbin_num_next_6_s3  (
	.I0(\fifo_inst/rbin_num [6]),
	.I1(\fifo_inst/Equal.rgraynext_6_4 ),
	.F(\fifo_inst/rbin_num_next [6])
);
defparam \fifo_inst/rbin_num_next_6_s3 .INIT=4'h6;
LUT4 \fifo_inst/rbin_num_next_12_s3  (
	.I0(\fifo_inst/rbin_num [11]),
	.I1(\fifo_inst/Equal.rgraynext_7_4 ),
	.I2(\fifo_inst/Equal.rgraynext_11_6 ),
	.I3(\fifo_inst/rbin_num [12]),
	.F(\fifo_inst/rbin_num_next [12])
);
defparam \fifo_inst/rbin_num_next_12_s3 .INIT=16'h7F80;
LUT2 \fifo_inst/rbin_num_next_13_s3  (
	.I0(\fifo_inst/rbin_num [13]),
	.I1(\fifo_inst/Equal.rgraynext_13_6 ),
	.F(\fifo_inst/rbin_num_next [13])
);
defparam \fifo_inst/rbin_num_next_13_s3 .INIT=4'h6;
LUT4 \fifo_inst/rbin_num_next_14_s3  (
	.I0(\fifo_inst/rbin_num [13]),
	.I1(\fifo_inst/Equal.rgraynext_7_4 ),
	.I2(\fifo_inst/rbin_num_next_14_8 ),
	.I3(\fifo_inst/rbin_num [14]),
	.F(\fifo_inst/rbin_num_next [14])
);
defparam \fifo_inst/rbin_num_next_14_s3 .INIT=16'h7F80;
LUT4 \fifo_inst/rbin_num_next_15_s3  (
	.I0(\fifo_inst/Equal.rgraynext_7_4 ),
	.I1(\fifo_inst/rbin_num_next_14_8 ),
	.I2(\fifo_inst/rbin_num_next_15_8 ),
	.I3(\fifo_inst/rbin_num [15]),
	.F(\fifo_inst/rbin_num_next [15])
);
defparam \fifo_inst/rbin_num_next_15_s3 .INIT=16'h7F80;
LUT4 \fifo_inst/rbin_num_next_16_s2  (
	.I0(\fifo_inst/Equal.rgraynext_7_4 ),
	.I1(\fifo_inst/rbin_num_next_14_8 ),
	.I2(\fifo_inst/rbin_num_next_16_8 ),
	.I3(\fifo_inst/rbin_num [16]),
	.F(\fifo_inst/rbin_num_next [16])
);
defparam \fifo_inst/rbin_num_next_16_s2 .INIT=16'h7F80;
LUT2 \fifo_inst/Equal.wbinnext_2_s3  (
	.I0(\fifo_inst/Equal.wbin [2]),
	.I1(\fifo_inst/Equal.wgraynext_2_4 ),
	.F(\fifo_inst/Equal.wbinnext [2])
);
defparam \fifo_inst/Equal.wbinnext_2_s3 .INIT=4'h6;
LUT3 \fifo_inst/Equal.wbinnext_3_s3  (
	.I0(\fifo_inst/Equal.wbin [2]),
	.I1(\fifo_inst/Equal.wgraynext_2_4 ),
	.I2(\fifo_inst/Equal.wbin [3]),
	.F(\fifo_inst/Equal.wbinnext [3])
);
defparam \fifo_inst/Equal.wbinnext_3_s3 .INIT=8'h78;
LUT2 \fifo_inst/Equal.wbinnext_5_s3  (
	.I0(\fifo_inst/Equal.wbin [5]),
	.I1(\fifo_inst/Equal.wgraynext_5_7 ),
	.F(\fifo_inst/Equal.wbinnext [5])
);
defparam \fifo_inst/Equal.wbinnext_5_s3 .INIT=4'h6;
LUT2 \fifo_inst/Equal.wbinnext_8_s3  (
	.I0(\fifo_inst/Equal.wgraynext_8_4 ),
	.I1(\fifo_inst/Equal.wbinnext_8_11 ),
	.F(\fifo_inst/Equal.wbinnext [8])
);
defparam \fifo_inst/Equal.wbinnext_8_s3 .INIT=4'h1;
LUT2 \fifo_inst/Equal.wbinnext_9_s3  (
	.I0(\fifo_inst/Equal.wbin [9]),
	.I1(\fifo_inst/Equal.wbinnext_8_11 ),
	.F(\fifo_inst/Equal.wbinnext [9])
);
defparam \fifo_inst/Equal.wbinnext_9_s3 .INIT=4'h6;
LUT2 \fifo_inst/Equal.wbinnext_10_s3  (
	.I0(\fifo_inst/Equal.wgraynext_10_4 ),
	.I1(\fifo_inst/Equal.wgraynext_11_4 ),
	.F(\fifo_inst/Equal.wbinnext [10])
);
defparam \fifo_inst/Equal.wbinnext_10_s3 .INIT=4'h1;
LUT2 \fifo_inst/Equal.wbinnext_11_s3  (
	.I0(\fifo_inst/Equal.wbin [11]),
	.I1(\fifo_inst/Equal.wgraynext_11_4 ),
	.F(\fifo_inst/Equal.wbinnext [11])
);
defparam \fifo_inst/Equal.wbinnext_11_s3 .INIT=4'h6;
LUT3 \fifo_inst/Equal.wbinnext_12_s3  (
	.I0(\fifo_inst/Equal.wbin [11]),
	.I1(\fifo_inst/Equal.wgraynext_11_4 ),
	.I2(\fifo_inst/Equal.wbin [12]),
	.F(\fifo_inst/Equal.wbinnext [12])
);
defparam \fifo_inst/Equal.wbinnext_12_s3 .INIT=8'h78;
LUT2 \fifo_inst/Equal.wbinnext_13_s3  (
	.I0(\fifo_inst/Equal.wbin [13]),
	.I1(\fifo_inst/Equal.wbinnext_13_8 ),
	.F(\fifo_inst/Equal.wbinnext [13])
);
defparam \fifo_inst/Equal.wbinnext_13_s3 .INIT=4'h6;
LUT2 \fifo_inst/Equal.wbinnext_14_s3  (
	.I0(\fifo_inst/Equal.wbin [14]),
	.I1(\fifo_inst/Equal.wgraynext_14_4 ),
	.F(\fifo_inst/Equal.wbinnext [14])
);
defparam \fifo_inst/Equal.wbinnext_14_s3 .INIT=4'h6;
LUT2 \fifo_inst/Equal.wbinnext_15_s3  (
	.I0(\fifo_inst/Equal.wgraynext_15_4 ),
	.I1(\fifo_inst/Equal.wbinnext_15_11 ),
	.F(\fifo_inst/Equal.wbinnext [15])
);
defparam \fifo_inst/Equal.wbinnext_15_s3 .INIT=4'h1;
LUT2 \fifo_inst/Equal.wbinnext_16_s2  (
	.I0(\fifo_inst/Equal.wptr [16]),
	.I1(\fifo_inst/Equal.wbinnext_15_11 ),
	.F(\fifo_inst/Equal.wbinnext [16])
);
defparam \fifo_inst/Equal.wbinnext_16_s2 .INIT=4'h6;
LUT4 \fifo_inst/Equal.rgraynext_6_s1  (
	.I0(\fifo_inst/rbin_num [2]),
	.I1(\fifo_inst/rbin_num [5]),
	.I2(\fifo_inst/rbin_num_next_2_8 ),
	.I3(\fifo_inst/rbin_num_next_5_8 ),
	.F(\fifo_inst/Equal.rgraynext_6_4 )
);
defparam \fifo_inst/Equal.rgraynext_6_s1 .INIT=16'h8000;
LUT2 \fifo_inst/Equal.rgraynext_7_s1  (
	.I0(\fifo_inst/rbin_num [6]),
	.I1(\fifo_inst/Equal.rgraynext_6_4 ),
	.F(\fifo_inst/Equal.rgraynext_7_4 )
);
defparam \fifo_inst/Equal.rgraynext_7_s1 .INIT=4'h8;
LUT2 \fifo_inst/Equal.rgraynext_9_s1  (
	.I0(\fifo_inst/rbin_num [7]),
	.I1(\fifo_inst/rbin_num [8]),
	.F(\fifo_inst/Equal.rgraynext_9_4 )
);
defparam \fifo_inst/Equal.rgraynext_9_s1 .INIT=4'h8;
LUT2 \fifo_inst/Equal.wgraynext_1_s1  (
	.I0(Full),
	.I1(WrEn),
	.F(\fifo_inst/Equal.wgraynext_1_4 )
);
defparam \fifo_inst/Equal.wgraynext_1_s1 .INIT=4'h4;
LUT4 \fifo_inst/Equal.wgraynext_2_s1  (
	.I0(Full),
	.I1(WrEn),
	.I2(\fifo_inst/Equal.wbin [0]),
	.I3(\fifo_inst/Equal.wbin [1]),
	.F(\fifo_inst/Equal.wgraynext_2_4 )
);
defparam \fifo_inst/Equal.wgraynext_2_s1 .INIT=16'h4000;
LUT2 \fifo_inst/Equal.wgraynext_4_s1  (
	.I0(\fifo_inst/Equal.wbin [2]),
	.I1(\fifo_inst/Equal.wbin [3]),
	.F(\fifo_inst/Equal.wgraynext_4_4 )
);
defparam \fifo_inst/Equal.wgraynext_4_s1 .INIT=4'h8;
LUT3 \fifo_inst/Equal.wgraynext_6_s1  (
	.I0(\fifo_inst/Equal.wgraynext_6_5 ),
	.I1(\fifo_inst/Equal.wgraynext_2_4 ),
	.I2(\fifo_inst/Equal.wbin [6]),
	.F(\fifo_inst/Equal.wgraynext_6_4 )
);
defparam \fifo_inst/Equal.wgraynext_6_s1 .INIT=8'h07;
LUT4 \fifo_inst/Equal.wgraynext_7_s1  (
	.I0(\fifo_inst/Equal.wbin [6]),
	.I1(\fifo_inst/Equal.wgraynext_2_4 ),
	.I2(\fifo_inst/Equal.wgraynext_6_5 ),
	.I3(\fifo_inst/Equal.wbin [7]),
	.F(\fifo_inst/Equal.wgraynext_7_4 )
);
defparam \fifo_inst/Equal.wgraynext_7_s1 .INIT=16'h007F;
LUT4 \fifo_inst/Equal.wgraynext_8_s1  (
	.I0(\fifo_inst/Equal.wgraynext_2_4 ),
	.I1(\fifo_inst/Equal.wgraynext_6_5 ),
	.I2(\fifo_inst/Equal.wgraynext_8_5 ),
	.I3(\fifo_inst/Equal.wbin [8]),
	.F(\fifo_inst/Equal.wgraynext_8_4 )
);
defparam \fifo_inst/Equal.wgraynext_8_s1 .INIT=16'h007F;
LUT4 \fifo_inst/Equal.wgraynext_10_s1  (
	.I0(\fifo_inst/Equal.wgraynext_2_4 ),
	.I1(\fifo_inst/Equal.wgraynext_6_5 ),
	.I2(\fifo_inst/Equal.wgraynext_10_5 ),
	.I3(\fifo_inst/Equal.wbin [10]),
	.F(\fifo_inst/Equal.wgraynext_10_4 )
);
defparam \fifo_inst/Equal.wgraynext_10_s1 .INIT=16'h007F;
LUT4 \fifo_inst/Equal.wgraynext_11_s1  (
	.I0(\fifo_inst/Equal.wbin [10]),
	.I1(\fifo_inst/Equal.wgraynext_2_4 ),
	.I2(\fifo_inst/Equal.wgraynext_6_5 ),
	.I3(\fifo_inst/Equal.wgraynext_10_5 ),
	.F(\fifo_inst/Equal.wgraynext_11_4 )
);
defparam \fifo_inst/Equal.wgraynext_11_s1 .INIT=16'h8000;
LUT2 \fifo_inst/Equal.wgraynext_13_s1  (
	.I0(\fifo_inst/Equal.wbin [13]),
	.I1(\fifo_inst/Equal.wbinnext_13_8 ),
	.F(\fifo_inst/Equal.wgraynext_13_4 )
);
defparam \fifo_inst/Equal.wgraynext_13_s1 .INIT=4'h1;
LUT4 \fifo_inst/Equal.wgraynext_14_s1  (
	.I0(\fifo_inst/Equal.wgraynext_2_4 ),
	.I1(\fifo_inst/Equal.wgraynext_6_5 ),
	.I2(\fifo_inst/Equal.wgraynext_10_5 ),
	.I3(\fifo_inst/Equal.wgraynext_14_5 ),
	.F(\fifo_inst/Equal.wgraynext_14_4 )
);
defparam \fifo_inst/Equal.wgraynext_14_s1 .INIT=16'h8000;
LUT4 \fifo_inst/Equal.wgraynext_15_s1  (
	.I0(\fifo_inst/Equal.wbin [14]),
	.I1(\fifo_inst/Equal.wgraynext_11_4 ),
	.I2(\fifo_inst/Equal.wgraynext_15_5 ),
	.I3(\fifo_inst/Equal.wbin [15]),
	.F(\fifo_inst/Equal.wgraynext_15_4 )
);
defparam \fifo_inst/Equal.wgraynext_15_s1 .INIT=16'h007F;
LUT4 \fifo_inst/wfull_val_s1  (
	.I0(\fifo_inst/wfull_val_8 ),
	.I1(\fifo_inst/Equal.wq2_rptr [15]),
	.I2(\fifo_inst/Equal.wptr [16]),
	.I3(\fifo_inst/Equal.wgraynext_15_4 ),
	.F(\fifo_inst/wfull_val_4 )
);
defparam \fifo_inst/wfull_val_s1 .INIT=16'h2882;
LUT4 \fifo_inst/wfull_val_s2  (
	.I0(\fifo_inst/wfull_val_9 ),
	.I1(\fifo_inst/wfull_val_10 ),
	.I2(\fifo_inst/wfull_val_11 ),
	.I3(\fifo_inst/wfull_val_12 ),
	.F(\fifo_inst/wfull_val_5 )
);
defparam \fifo_inst/wfull_val_s2 .INIT=16'h8000;
LUT3 \fifo_inst/wfull_val_s3  (
	.I0(\fifo_inst/wfull_val_13 ),
	.I1(\fifo_inst/wfull_val_14 ),
	.I2(\fifo_inst/wfull_val_15 ),
	.F(\fifo_inst/wfull_val_6 )
);
defparam \fifo_inst/wfull_val_s3 .INIT=8'h40;
LUT4 \fifo_inst/wfull_val_s4  (
	.I0(\fifo_inst/wfull_val_16 ),
	.I1(\fifo_inst/wfull_val_17 ),
	.I2(\fifo_inst/Equal.wgraynext_13_4 ),
	.I3(\fifo_inst/wfull_val_18 ),
	.F(\fifo_inst/wfull_val_7 )
);
defparam \fifo_inst/wfull_val_s4 .INIT=16'h0880;
LUT4 \fifo_inst/rbin_num_next_2_s4  (
	.I0(Empty),
	.I1(RdEn),
	.I2(\fifo_inst/rbin_num [0]),
	.I3(\fifo_inst/rbin_num [1]),
	.F(\fifo_inst/rbin_num_next_2_8 )
);
defparam \fifo_inst/rbin_num_next_2_s4 .INIT=16'h4000;
LUT2 \fifo_inst/rbin_num_next_3_s4  (
	.I0(\fifo_inst/rbin_num [2]),
	.I1(\fifo_inst/rbin_num_next_2_8 ),
	.F(\fifo_inst/rbin_num_next_3_8 )
);
defparam \fifo_inst/rbin_num_next_3_s4 .INIT=4'h8;
LUT2 \fifo_inst/rbin_num_next_5_s4  (
	.I0(\fifo_inst/rbin_num [3]),
	.I1(\fifo_inst/rbin_num [4]),
	.F(\fifo_inst/rbin_num_next_5_8 )
);
defparam \fifo_inst/rbin_num_next_5_s4 .INIT=4'h8;
LUT3 \fifo_inst/rbin_num_next_14_s4  (
	.I0(\fifo_inst/rbin_num [11]),
	.I1(\fifo_inst/rbin_num [12]),
	.I2(\fifo_inst/Equal.rgraynext_11_6 ),
	.F(\fifo_inst/rbin_num_next_14_8 )
);
defparam \fifo_inst/rbin_num_next_14_s4 .INIT=8'h80;
LUT2 \fifo_inst/rbin_num_next_15_s4  (
	.I0(\fifo_inst/rbin_num [13]),
	.I1(\fifo_inst/rbin_num [14]),
	.F(\fifo_inst/rbin_num_next_15_8 )
);
defparam \fifo_inst/rbin_num_next_15_s4 .INIT=4'h8;
LUT2 \fifo_inst/Equal.wbinnext_6_s4  (
	.I0(\fifo_inst/Equal.wgraynext_2_4 ),
	.I1(\fifo_inst/Equal.wgraynext_6_5 ),
	.F(\fifo_inst/Equal.wbinnext_6_8 )
);
defparam \fifo_inst/Equal.wbinnext_6_s4 .INIT=4'h8;
LUT4 \fifo_inst/Equal.wbinnext_13_s4  (
	.I0(\fifo_inst/Equal.wgraynext_2_4 ),
	.I1(\fifo_inst/Equal.wgraynext_5_5 ),
	.I2(\fifo_inst/Equal.wgraynext_10_5 ),
	.I3(\fifo_inst/Equal.wbinnext_13_9 ),
	.F(\fifo_inst/Equal.wbinnext_13_8 )
);
defparam \fifo_inst/Equal.wbinnext_13_s4 .INIT=16'h8000;
LUT3 \fifo_inst/Equal.wgraynext_5_s2  (
	.I0(\fifo_inst/Equal.wbin [2]),
	.I1(\fifo_inst/Equal.wbin [3]),
	.I2(\fifo_inst/Equal.wbin [4]),
	.F(\fifo_inst/Equal.wgraynext_5_5 )
);
defparam \fifo_inst/Equal.wgraynext_5_s2 .INIT=8'h80;
LUT4 \fifo_inst/Equal.wgraynext_6_s2  (
	.I0(\fifo_inst/Equal.wbin [2]),
	.I1(\fifo_inst/Equal.wbin [3]),
	.I2(\fifo_inst/Equal.wbin [4]),
	.I3(\fifo_inst/Equal.wbin [5]),
	.F(\fifo_inst/Equal.wgraynext_6_5 )
);
defparam \fifo_inst/Equal.wgraynext_6_s2 .INIT=16'h8000;
LUT2 \fifo_inst/Equal.wgraynext_8_s2  (
	.I0(\fifo_inst/Equal.wbin [6]),
	.I1(\fifo_inst/Equal.wbin [7]),
	.F(\fifo_inst/Equal.wgraynext_8_5 )
);
defparam \fifo_inst/Equal.wgraynext_8_s2 .INIT=4'h8;
LUT4 \fifo_inst/Equal.wgraynext_10_s2  (
	.I0(\fifo_inst/Equal.wbin [6]),
	.I1(\fifo_inst/Equal.wbin [7]),
	.I2(\fifo_inst/Equal.wbin [8]),
	.I3(\fifo_inst/Equal.wbin [9]),
	.F(\fifo_inst/Equal.wgraynext_10_5 )
);
defparam \fifo_inst/Equal.wgraynext_10_s2 .INIT=16'h8000;
LUT4 \fifo_inst/Equal.wgraynext_14_s2  (
	.I0(\fifo_inst/Equal.wbin [10]),
	.I1(\fifo_inst/Equal.wbin [11]),
	.I2(\fifo_inst/Equal.wbin [12]),
	.I3(\fifo_inst/Equal.wbin [13]),
	.F(\fifo_inst/Equal.wgraynext_14_5 )
);
defparam \fifo_inst/Equal.wgraynext_14_s2 .INIT=16'h8000;
LUT3 \fifo_inst/Equal.wgraynext_15_s2  (
	.I0(\fifo_inst/Equal.wbin [11]),
	.I1(\fifo_inst/Equal.wbin [12]),
	.I2(\fifo_inst/Equal.wbin [13]),
	.F(\fifo_inst/Equal.wgraynext_15_5 )
);
defparam \fifo_inst/Equal.wgraynext_15_s2 .INIT=8'h80;
LUT3 \fifo_inst/wfull_val_s5  (
	.I0(\fifo_inst/Equal.wq2_rptr [10]),
	.I1(\fifo_inst/Equal.wbin [11]),
	.I2(\fifo_inst/Equal.wgraynext_10_4 ),
	.F(\fifo_inst/wfull_val_8 )
);
defparam \fifo_inst/wfull_val_s5 .INIT=8'h96;
LUT4 \fifo_inst/wfull_val_s6  (
	.I0(\fifo_inst/Equal.wgraynext_11_4 ),
	.I1(\fifo_inst/Equal.wbinnext_15_9 ),
	.I2(\fifo_inst/Equal.wq2_rptr [16]),
	.I3(\fifo_inst/Equal.wptr [16]),
	.F(\fifo_inst/wfull_val_9 )
);
defparam \fifo_inst/wfull_val_s6 .INIT=16'h8778;
LUT4 \fifo_inst/wfull_val_s7  (
	.I0(\fifo_inst/Equal.wbin [11]),
	.I1(\fifo_inst/Equal.wgraynext_11_4 ),
	.I2(\fifo_inst/Equal.wq2_rptr [11]),
	.I3(\fifo_inst/Equal.wbin [12]),
	.F(\fifo_inst/wfull_val_10 )
);
defparam \fifo_inst/wfull_val_s7 .INIT=16'h1EE1;
LUT4 \fifo_inst/wfull_val_s8  (
	.I0(\fifo_inst/Equal.wq2_rptr [2]),
	.I1(\fifo_inst/Equal.wgraynext [2]),
	.I2(\fifo_inst/Equal.wgraynext_6_4 ),
	.I3(\fifo_inst/wfull_val_19 ),
	.F(\fifo_inst/wfull_val_11 )
);
defparam \fifo_inst/wfull_val_s8 .INIT=16'h0990;
LUT4 \fifo_inst/wfull_val_s9  (
	.I0(\fifo_inst/Equal.wgraynext_8_4 ),
	.I1(\fifo_inst/wfull_val_20 ),
	.I2(\fifo_inst/wfull_val_21 ),
	.I3(\fifo_inst/wfull_val_22 ),
	.F(\fifo_inst/wfull_val_12 )
);
defparam \fifo_inst/wfull_val_s9 .INIT=16'h0EE0;
LUT4 \fifo_inst/wfull_val_s10  (
	.I0(\fifo_inst/Equal.wgraynext_5_7 ),
	.I1(\fifo_inst/Equal.wbin [5]),
	.I2(\fifo_inst/wfull_val_23 ),
	.I3(\fifo_inst/wfull_val_24 ),
	.F(\fifo_inst/wfull_val_13 )
);
defparam \fifo_inst/wfull_val_s10 .INIT=16'hD3EF;
LUT4 \fifo_inst/wfull_val_s11  (
	.I0(\fifo_inst/wfull_val_25 ),
	.I1(\fifo_inst/wfull_val_26 ),
	.I2(\fifo_inst/Equal.wgraynext_7_4 ),
	.I3(\fifo_inst/wfull_val_27 ),
	.F(\fifo_inst/wfull_val_14 )
);
defparam \fifo_inst/wfull_val_s11 .INIT=16'h0880;
LUT4 \fifo_inst/wfull_val_s12  (
	.I0(\fifo_inst/wfull_val_20 ),
	.I1(\fifo_inst/Equal.wgraynext_8_4 ),
	.I2(\fifo_inst/Equal.wq2_rptr [1]),
	.I3(\fifo_inst/Equal.wgraynext [1]),
	.F(\fifo_inst/wfull_val_15 )
);
defparam \fifo_inst/wfull_val_s12 .INIT=16'h7007;
LUT4 \fifo_inst/wfull_val_s13  (
	.I0(\fifo_inst/Equal.wbin [11]),
	.I1(\fifo_inst/Equal.wgraynext_11_4 ),
	.I2(\fifo_inst/Equal.wbin [12]),
	.I3(\fifo_inst/wfull_val_28 ),
	.F(\fifo_inst/wfull_val_16 )
);
defparam \fifo_inst/wfull_val_s13 .INIT=16'hF807;
LUT4 \fifo_inst/wfull_val_s14  (
	.I0(\fifo_inst/Equal.wbin [14]),
	.I1(\fifo_inst/Equal.wgraynext_14_4 ),
	.I2(\fifo_inst/Equal.wq2_rptr [14]),
	.I3(\fifo_inst/Equal.wbin [15]),
	.F(\fifo_inst/wfull_val_17 )
);
defparam \fifo_inst/wfull_val_s14 .INIT=16'h1EE1;
LUT2 \fifo_inst/wfull_val_s15  (
	.I0(\fifo_inst/Equal.wq2_rptr [13]),
	.I1(\fifo_inst/Equal.wbin [14]),
	.F(\fifo_inst/wfull_val_18 )
);
defparam \fifo_inst/wfull_val_s15 .INIT=4'h6;
LUT3 \fifo_inst/Equal.wbinnext_8_s5  (
	.I0(\fifo_inst/Equal.wbin [6]),
	.I1(\fifo_inst/Equal.wbin [7]),
	.I2(\fifo_inst/Equal.wbin [8]),
	.F(\fifo_inst/Equal.wbinnext_8_9 )
);
defparam \fifo_inst/Equal.wbinnext_8_s5 .INIT=8'h80;
LUT4 \fifo_inst/Equal.wbinnext_13_s5  (
	.I0(\fifo_inst/Equal.wbin [5]),
	.I1(\fifo_inst/Equal.wbin [10]),
	.I2(\fifo_inst/Equal.wbin [11]),
	.I3(\fifo_inst/Equal.wbin [12]),
	.F(\fifo_inst/Equal.wbinnext_13_9 )
);
defparam \fifo_inst/Equal.wbinnext_13_s5 .INIT=16'h8000;
LUT3 \fifo_inst/Equal.wbinnext_15_s5  (
	.I0(\fifo_inst/Equal.wbin [14]),
	.I1(\fifo_inst/Equal.wbin [15]),
	.I2(\fifo_inst/Equal.wgraynext_15_5 ),
	.F(\fifo_inst/Equal.wbinnext_15_9 )
);
defparam \fifo_inst/Equal.wbinnext_15_s5 .INIT=8'h80;
LUT2 \fifo_inst/wfull_val_s16  (
	.I0(\fifo_inst/Equal.wq2_rptr [6]),
	.I1(\fifo_inst/Equal.wbin [7]),
	.F(\fifo_inst/wfull_val_19 )
);
defparam \fifo_inst/wfull_val_s16 .INIT=4'h6;
LUT2 \fifo_inst/wfull_val_s17  (
	.I0(\fifo_inst/Equal.wq2_rptr [8]),
	.I1(\fifo_inst/Equal.wbin [9]),
	.F(\fifo_inst/wfull_val_20 )
);
defparam \fifo_inst/wfull_val_s17 .INIT=4'h6;
LUT4 \fifo_inst/wfull_val_s18  (
	.I0(\fifo_inst/Equal.wgraynext_2_4 ),
	.I1(\fifo_inst/Equal.wgraynext_6_5 ),
	.I2(\fifo_inst/Equal.wbinnext_8_9 ),
	.I3(\fifo_inst/Equal.wbin [9]),
	.F(\fifo_inst/wfull_val_21 )
);
defparam \fifo_inst/wfull_val_s18 .INIT=16'h007F;
LUT2 \fifo_inst/wfull_val_s19  (
	.I0(\fifo_inst/Equal.wq2_rptr [9]),
	.I1(\fifo_inst/Equal.wbin [10]),
	.F(\fifo_inst/wfull_val_22 )
);
defparam \fifo_inst/wfull_val_s19 .INIT=4'h6;
LUT4 \fifo_inst/wfull_val_s20  (
	.I0(\fifo_inst/Equal.wgraynext_2_4 ),
	.I1(\fifo_inst/Equal.wgraynext_4_4 ),
	.I2(\fifo_inst/Equal.wbin [4]),
	.I3(\fifo_inst/Equal.wq2_rptr [4]),
	.F(\fifo_inst/wfull_val_23 )
);
defparam \fifo_inst/wfull_val_s20 .INIT=16'hF807;
LUT2 \fifo_inst/wfull_val_s21  (
	.I0(\fifo_inst/Equal.wq2_rptr [5]),
	.I1(\fifo_inst/Equal.wbin [6]),
	.F(\fifo_inst/wfull_val_24 )
);
defparam \fifo_inst/wfull_val_s21 .INIT=4'h6;
LUT2 \fifo_inst/wfull_val_s22  (
	.I0(\fifo_inst/Equal.wq2_rptr [0]),
	.I1(\fifo_inst/Equal.wgraynext [0]),
	.F(\fifo_inst/wfull_val_25 )
);
defparam \fifo_inst/wfull_val_s22 .INIT=4'h9;
LUT4 \fifo_inst/wfull_val_s23  (
	.I0(\fifo_inst/Equal.wbin [2]),
	.I1(\fifo_inst/Equal.wgraynext_2_4 ),
	.I2(\fifo_inst/Equal.wbin [3]),
	.I3(\fifo_inst/wfull_val_29 ),
	.F(\fifo_inst/wfull_val_26 )
);
defparam \fifo_inst/wfull_val_s23 .INIT=16'hF807;
LUT2 \fifo_inst/wfull_val_s24  (
	.I0(\fifo_inst/Equal.wq2_rptr [7]),
	.I1(\fifo_inst/Equal.wbin [8]),
	.F(\fifo_inst/wfull_val_27 )
);
defparam \fifo_inst/wfull_val_s24 .INIT=4'h6;
LUT2 \fifo_inst/wfull_val_s25  (
	.I0(\fifo_inst/Equal.wq2_rptr [12]),
	.I1(\fifo_inst/Equal.wbin [13]),
	.F(\fifo_inst/wfull_val_28 )
);
defparam \fifo_inst/wfull_val_s25 .INIT=4'h6;
LUT2 \fifo_inst/wfull_val_s26  (
	.I0(\fifo_inst/Equal.wq2_rptr [3]),
	.I1(\fifo_inst/Equal.wbin [4]),
	.F(\fifo_inst/wfull_val_29 )
);
defparam \fifo_inst/wfull_val_s26 .INIT=4'h6;
LUT4 \fifo_inst/Equal.wbinnext_15_s6  (
	.I0(\fifo_inst/Equal.wgraynext_11_4 ),
	.I1(\fifo_inst/Equal.wbin [14]),
	.I2(\fifo_inst/Equal.wbin [15]),
	.I3(\fifo_inst/Equal.wgraynext_15_5 ),
	.F(\fifo_inst/Equal.wbinnext_15_11 )
);
defparam \fifo_inst/Equal.wbinnext_15_s6 .INIT=16'h8000;
LUT4 \fifo_inst/Equal.wbinnext_8_s6  (
	.I0(\fifo_inst/Equal.wbinnext_6_8 ),
	.I1(\fifo_inst/Equal.wbin [6]),
	.I2(\fifo_inst/Equal.wbin [7]),
	.I3(\fifo_inst/Equal.wbin [8]),
	.F(\fifo_inst/Equal.wbinnext_8_11 )
);
defparam \fifo_inst/Equal.wbinnext_8_s6 .INIT=16'h8000;
LUT4 \fifo_inst/Equal.wgraynext_9_s2  (
	.I0(\fifo_inst/Equal.wgraynext_10_4 ),
	.I1(\fifo_inst/Equal.wgraynext_11_4 ),
	.I2(\fifo_inst/Equal.wbin [9]),
	.I3(\fifo_inst/Equal.wbinnext_8_11 ),
	.F(\fifo_inst/Equal.wgraynext [9])
);
defparam \fifo_inst/Equal.wgraynext_9_s2 .INIT=16'h1EE1;
LUT3 \fifo_inst/Equal.wgraynext_13_s2  (
	.I0(\fifo_inst/Equal.wbin [14]),
	.I1(\fifo_inst/Equal.wbin [13]),
	.I2(\fifo_inst/Equal.wbinnext_13_8 ),
	.F(\fifo_inst/Equal.wgraynext [13])
);
defparam \fifo_inst/Equal.wgraynext_13_s2 .INIT=8'h56;
LUT4 \fifo_inst/Equal.wgraynext_5_s3  (
	.I0(\fifo_inst/Equal.wgraynext_2_4 ),
	.I1(\fifo_inst/Equal.wbin [2]),
	.I2(\fifo_inst/Equal.wbin [3]),
	.I3(\fifo_inst/Equal.wbin [4]),
	.F(\fifo_inst/Equal.wgraynext_5_7 )
);
defparam \fifo_inst/Equal.wgraynext_5_s3 .INIT=16'h8000;
LUT4 \fifo_inst/Equal.wgraynext_6_s3  (
	.I0(\fifo_inst/Equal.wbin [7]),
	.I1(\fifo_inst/Equal.wgraynext_6_5 ),
	.I2(\fifo_inst/Equal.wgraynext_2_4 ),
	.I3(\fifo_inst/Equal.wbin [6]),
	.F(\fifo_inst/Equal.wgraynext [6])
);
defparam \fifo_inst/Equal.wgraynext_6_s3 .INIT=16'h556A;
LUT3 \fifo_inst/rbin_num_next_16_s4  (
	.I0(\fifo_inst/rbin_num [15]),
	.I1(\fifo_inst/rbin_num [13]),
	.I2(\fifo_inst/rbin_num [14]),
	.F(\fifo_inst/rbin_num_next_16_8 )
);
defparam \fifo_inst/rbin_num_next_16_s4 .INIT=8'h80;
LUT4 \fifo_inst/rbin_num_next_5_s5  (
	.I0(\fifo_inst/rbin_num_next_3_8 ),
	.I1(\fifo_inst/rbin_num [3]),
	.I2(\fifo_inst/rbin_num [4]),
	.I3(\fifo_inst/rbin_num [5]),
	.F(\fifo_inst/rbin_num_next [5])
);
defparam \fifo_inst/rbin_num_next_5_s5 .INIT=16'h7F80;
LUT3 \fifo_inst/Equal.rgraynext_5_s1  (
	.I0(\fifo_inst/rbin_num_next [5]),
	.I1(\fifo_inst/rbin_num [6]),
	.I2(\fifo_inst/Equal.rgraynext_6_4 ),
	.F(\fifo_inst/Equal.rgraynext [5])
);
defparam \fifo_inst/Equal.rgraynext_5_s1 .INIT=8'h96;
LUT4 \fifo_inst/Equal.wbinnext_7_s4  (
	.I0(\fifo_inst/Equal.wbin [6]),
	.I1(\fifo_inst/Equal.wgraynext_2_4 ),
	.I2(\fifo_inst/Equal.wgraynext_6_5 ),
	.I3(\fifo_inst/Equal.wbin [7]),
	.F(\fifo_inst/Equal.wbinnext [7])
);
defparam \fifo_inst/Equal.wbinnext_7_s4 .INIT=16'h7F80;
LUT3 \fifo_inst/Equal.wbinnext_6_s5  (
	.I0(\fifo_inst/Equal.wbin [6]),
	.I1(\fifo_inst/Equal.wgraynext_2_4 ),
	.I2(\fifo_inst/Equal.wgraynext_6_5 ),
	.F(\fifo_inst/Equal.wbinnext [6])
);
defparam \fifo_inst/Equal.wbinnext_6_s5 .INIT=8'h6A;
LUT4 \fifo_inst/Equal.wbinnext_4_s4  (
	.I0(\fifo_inst/Equal.wgraynext_2_4 ),
	.I1(\fifo_inst/Equal.wbin [2]),
	.I2(\fifo_inst/Equal.wbin [3]),
	.I3(\fifo_inst/Equal.wbin [4]),
	.F(\fifo_inst/Equal.wbinnext [4])
);
defparam \fifo_inst/Equal.wbinnext_4_s4 .INIT=16'h7F80;
LUT3 \fifo_inst/Equal.rgraynext_2_s1  (
	.I0(\fifo_inst/rbin_num [2]),
	.I1(\fifo_inst/rbin_num_next_2_8 ),
	.I2(\fifo_inst/rbin_num_next [3]),
	.F(\fifo_inst/Equal.rgraynext [2])
);
defparam \fifo_inst/Equal.rgraynext_2_s1 .INIT=8'h96;
LUT3 \fifo_inst/Equal.rgraynext_1_s1  (
	.I0(\fifo_inst/rbin_num_next [1]),
	.I1(\fifo_inst/rbin_num [2]),
	.I2(\fifo_inst/rbin_num_next_2_8 ),
	.F(\fifo_inst/Equal.rgraynext [1])
);
defparam \fifo_inst/Equal.rgraynext_1_s1 .INIT=8'h96;
LUT4 \fifo_inst/rbin_num_next_4_s4  (
	.I0(\fifo_inst/rbin_num [3]),
	.I1(\fifo_inst/rbin_num [2]),
	.I2(\fifo_inst/rbin_num_next_2_8 ),
	.I3(\fifo_inst/rbin_num [4]),
	.F(\fifo_inst/rbin_num_next [4])
);
defparam \fifo_inst/rbin_num_next_4_s4 .INIT=16'h7F80;
LUT3 \fifo_inst/rbin_num_next_3_s5  (
	.I0(\fifo_inst/rbin_num [3]),
	.I1(\fifo_inst/rbin_num [2]),
	.I2(\fifo_inst/rbin_num_next_2_8 ),
	.F(\fifo_inst/rbin_num_next [3])
);
defparam \fifo_inst/rbin_num_next_3_s5 .INIT=8'h6A;
LUT4 \fifo_inst/Equal.rgraynext_11_s2  (
	.I0(\fifo_inst/rbin_num [9]),
	.I1(\fifo_inst/rbin_num [10]),
	.I2(\fifo_inst/rbin_num [7]),
	.I3(\fifo_inst/rbin_num [8]),
	.F(\fifo_inst/Equal.rgraynext_11_6 )
);
defparam \fifo_inst/Equal.rgraynext_11_s2 .INIT=16'h8000;
LUT3 \fifo_inst/Equal.rgraynext_10_s2  (
	.I0(\fifo_inst/rbin_num [9]),
	.I1(\fifo_inst/rbin_num [7]),
	.I2(\fifo_inst/rbin_num [8]),
	.F(\fifo_inst/Equal.rgraynext_10_6 )
);
defparam \fifo_inst/Equal.rgraynext_10_s2 .INIT=8'h80;
LUT4 \fifo_inst/rbin_num_next_9_s4  (
	.I0(\fifo_inst/Equal.rgraynext_7_4 ),
	.I1(\fifo_inst/rbin_num [7]),
	.I2(\fifo_inst/rbin_num [8]),
	.I3(\fifo_inst/rbin_num [9]),
	.F(\fifo_inst/rbin_num_next [9])
);
defparam \fifo_inst/rbin_num_next_9_s4 .INIT=16'h7F80;
LUT4 \fifo_inst/Equal.rgraynext_13_s2  (
	.I0(\fifo_inst/Equal.rgraynext_7_4 ),
	.I1(\fifo_inst/rbin_num [11]),
	.I2(\fifo_inst/rbin_num [12]),
	.I3(\fifo_inst/Equal.rgraynext_11_6 ),
	.F(\fifo_inst/Equal.rgraynext_13_6 )
);
defparam \fifo_inst/Equal.rgraynext_13_s2 .INIT=16'h8000;
LUT4 \fifo_inst/Equal.wbinnext_1_s4  (
	.I0(\fifo_inst/Equal.wbin [0]),
	.I1(Full),
	.I2(WrEn),
	.I3(\fifo_inst/Equal.wbin [1]),
	.F(\fifo_inst/Equal.wbinnext [1])
);
defparam \fifo_inst/Equal.wbinnext_1_s4 .INIT=16'hDF20;
LUT3 \fifo_inst/Equal.wbinnext_0_s4  (
	.I0(\fifo_inst/Equal.wbin [0]),
	.I1(Full),
	.I2(WrEn),
	.F(\fifo_inst/Equal.wbinnext_0_9 )
);
defparam \fifo_inst/Equal.wbinnext_0_s4 .INIT=8'h9A;
LUT4 \fifo_inst/Equal.mem_s229  (
	.I0(\fifo_inst/Equal.wbin [15]),
	.I1(\fifo_inst/Equal.wbin [14]),
	.I2(Full),
	.I3(WrEn),
	.F(\fifo_inst/Equal.mem_235 )
);
defparam \fifo_inst/Equal.mem_s229 .INIT=16'h0800;
LUT4 \fifo_inst/Equal.mem_s230  (
	.I0(\fifo_inst/Equal.wbin [14]),
	.I1(\fifo_inst/Equal.wbin [15]),
	.I2(Full),
	.I3(WrEn),
	.F(\fifo_inst/Equal.mem_237 )
);
defparam \fifo_inst/Equal.mem_s230 .INIT=16'h0400;
LUT4 \fifo_inst/rbin_num_next_11_s4  (
	.I0(\fifo_inst/rbin_num [6]),
	.I1(\fifo_inst/Equal.rgraynext_6_4 ),
	.I2(\fifo_inst/Equal.rgraynext_11_6 ),
	.I3(\fifo_inst/rbin_num [11]),
	.F(\fifo_inst/rbin_num_next [11])
);
defparam \fifo_inst/rbin_num_next_11_s4 .INIT=16'h7F80;
LUT4 \fifo_inst/rbin_num_next_10_s4  (
	.I0(\fifo_inst/rbin_num [6]),
	.I1(\fifo_inst/Equal.rgraynext_6_4 ),
	.I2(\fifo_inst/Equal.rgraynext_10_6 ),
	.I3(\fifo_inst/rbin_num [10]),
	.F(\fifo_inst/rbin_num_next [10])
);
defparam \fifo_inst/rbin_num_next_10_s4 .INIT=16'h7F80;
LUT4 \fifo_inst/rbin_num_next_8_s4  (
	.I0(\fifo_inst/rbin_num [7]),
	.I1(\fifo_inst/rbin_num [6]),
	.I2(\fifo_inst/Equal.rgraynext_6_4 ),
	.I3(\fifo_inst/rbin_num [8]),
	.F(\fifo_inst/rbin_num_next [8])
);
defparam \fifo_inst/rbin_num_next_8_s4 .INIT=16'h7F80;
LUT3 \fifo_inst/rbin_num_next_7_s4  (
	.I0(\fifo_inst/rbin_num [7]),
	.I1(\fifo_inst/rbin_num [6]),
	.I2(\fifo_inst/Equal.rgraynext_6_4 ),
	.F(\fifo_inst/rbin_num_next [7])
);
defparam \fifo_inst/rbin_num_next_7_s4 .INIT=8'h6A;
LUT4 \fifo_inst/Equal.rgraynext_7_s2  (
	.I0(\fifo_inst/rbin_num [7]),
	.I1(\fifo_inst/rbin_num [6]),
	.I2(\fifo_inst/Equal.rgraynext_6_4 ),
	.I3(\fifo_inst/rbin_num [8]),
	.F(\fifo_inst/Equal.rgraynext [7])
);
defparam \fifo_inst/Equal.rgraynext_7_s2 .INIT=16'h15EA;
LUT4 \fifo_inst/Equal.mem_DOL_45G[0]_s6  (
	.I0(\fifo_inst/Equal.mem_0_15 [0]),
	.I1(\fifo_inst/Equal.mem_1_15 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_45G[0]_8 )
);
defparam \fifo_inst/Equal.mem_DOL_45G[0]_s6 .INIT=16'hCCCA;
LUT4 \fifo_inst/Equal.mem_DOL_42G[0]_s6  (
	.I0(\fifo_inst/Equal.mem_0_14 [0]),
	.I1(\fifo_inst/Equal.mem_1_14 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_42G[0]_8 )
);
defparam \fifo_inst/Equal.mem_DOL_42G[0]_s6 .INIT=16'hCCCA;
LUT4 \fifo_inst/Equal.mem_DOL_39G[0]_s6  (
	.I0(\fifo_inst/Equal.mem_0_13 [0]),
	.I1(\fifo_inst/Equal.mem_1_13 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_39G[0]_8 )
);
defparam \fifo_inst/Equal.mem_DOL_39G[0]_s6 .INIT=16'hCCCA;
LUT4 \fifo_inst/Equal.mem_DOL_36G[0]_s6  (
	.I0(\fifo_inst/Equal.mem_0_12 [0]),
	.I1(\fifo_inst/Equal.mem_1_12 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_36G[0]_8 )
);
defparam \fifo_inst/Equal.mem_DOL_36G[0]_s6 .INIT=16'hCCCA;
LUT4 \fifo_inst/Equal.mem_DOL_33G[0]_s6  (
	.I0(\fifo_inst/Equal.mem_0_11 [0]),
	.I1(\fifo_inst/Equal.mem_1_11 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_33G[0]_8 )
);
defparam \fifo_inst/Equal.mem_DOL_33G[0]_s6 .INIT=16'hCCCA;
LUT4 \fifo_inst/Equal.mem_DOL_30G[0]_s6  (
	.I0(\fifo_inst/Equal.mem_0_10 [0]),
	.I1(\fifo_inst/Equal.mem_1_10 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_30G[0]_8 )
);
defparam \fifo_inst/Equal.mem_DOL_30G[0]_s6 .INIT=16'hCCCA;
LUT4 \fifo_inst/Equal.mem_DOL_27G[0]_s6  (
	.I0(\fifo_inst/Equal.mem_0_9 [0]),
	.I1(\fifo_inst/Equal.mem_1_9 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_27G[0]_8 )
);
defparam \fifo_inst/Equal.mem_DOL_27G[0]_s6 .INIT=16'hCCCA;
LUT4 \fifo_inst/Equal.mem_DOL_24G[0]_s6  (
	.I0(\fifo_inst/Equal.mem_0_8 [0]),
	.I1(\fifo_inst/Equal.mem_1_8 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_24G[0]_8 )
);
defparam \fifo_inst/Equal.mem_DOL_24G[0]_s6 .INIT=16'hCCCA;
LUT4 \fifo_inst/Equal.mem_DOL_21G[0]_s6  (
	.I0(\fifo_inst/Equal.mem_0_7 [0]),
	.I1(\fifo_inst/Equal.mem_1_7 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_21G[0]_8 )
);
defparam \fifo_inst/Equal.mem_DOL_21G[0]_s6 .INIT=16'hCCCA;
LUT4 \fifo_inst/Equal.mem_DOL_18G[0]_s6  (
	.I0(\fifo_inst/Equal.mem_0_6 [0]),
	.I1(\fifo_inst/Equal.mem_1_6 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_18G[0]_8 )
);
defparam \fifo_inst/Equal.mem_DOL_18G[0]_s6 .INIT=16'hCCCA;
LUT4 \fifo_inst/Equal.mem_DOL_15G[0]_s6  (
	.I0(\fifo_inst/Equal.mem_0_5 [0]),
	.I1(\fifo_inst/Equal.mem_1_5 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_15G[0]_8 )
);
defparam \fifo_inst/Equal.mem_DOL_15G[0]_s6 .INIT=16'hCCCA;
LUT4 \fifo_inst/Equal.mem_DOL_12G[0]_s6  (
	.I0(\fifo_inst/Equal.mem_0_4 [0]),
	.I1(\fifo_inst/Equal.mem_1_4 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_12G[0]_8 )
);
defparam \fifo_inst/Equal.mem_DOL_12G[0]_s6 .INIT=16'hCCCA;
LUT4 \fifo_inst/Equal.mem_DOL_9G[0]_s6  (
	.I0(\fifo_inst/Equal.mem_0_3 [0]),
	.I1(\fifo_inst/Equal.mem_1_3 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_9G[0]_8 )
);
defparam \fifo_inst/Equal.mem_DOL_9G[0]_s6 .INIT=16'hCCCA;
LUT4 \fifo_inst/Equal.mem_DOL_6G[0]_s6  (
	.I0(\fifo_inst/Equal.mem_0_2 [0]),
	.I1(\fifo_inst/Equal.mem_1_2 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_6G[0]_8 )
);
defparam \fifo_inst/Equal.mem_DOL_6G[0]_s6 .INIT=16'hCCCA;
LUT4 \fifo_inst/Equal.mem_DOL_3G[0]_s6  (
	.I0(\fifo_inst/Equal.mem_0_1 [0]),
	.I1(\fifo_inst/Equal.mem_1_1 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_3G[0]_8 )
);
defparam \fifo_inst/Equal.mem_DOL_3G[0]_s6 .INIT=16'hCCCA;
LUT4 \fifo_inst/Equal.mem_DOL_0G[0]_s7  (
	.I0(\fifo_inst/Equal.mem_0_0 [0]),
	.I1(\fifo_inst/Equal.mem_1_0 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_0G[0]_9 )
);
defparam \fifo_inst/Equal.mem_DOL_0G[0]_s7 .INIT=16'hCCCA;
LUT4 \fifo_inst/Equal.mem_DOL_45G[0]_s7  (
	.I0(\fifo_inst/Equal.mem_2_15 [0]),
	.I1(\fifo_inst/Equal.mem_3_15 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_47G[0]_5 )
);
defparam \fifo_inst/Equal.mem_DOL_45G[0]_s7 .INIT=16'hCACC;
LUT4 \fifo_inst/Equal.mem_DOL_42G[0]_s7  (
	.I0(\fifo_inst/Equal.mem_2_14 [0]),
	.I1(\fifo_inst/Equal.mem_3_14 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_44G[0]_5 )
);
defparam \fifo_inst/Equal.mem_DOL_42G[0]_s7 .INIT=16'hCACC;
LUT4 \fifo_inst/Equal.mem_DOL_39G[0]_s7  (
	.I0(\fifo_inst/Equal.mem_2_13 [0]),
	.I1(\fifo_inst/Equal.mem_3_13 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_41G[0]_5 )
);
defparam \fifo_inst/Equal.mem_DOL_39G[0]_s7 .INIT=16'hCACC;
LUT4 \fifo_inst/Equal.mem_DOL_36G[0]_s7  (
	.I0(\fifo_inst/Equal.mem_2_12 [0]),
	.I1(\fifo_inst/Equal.mem_3_12 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_38G[0]_5 )
);
defparam \fifo_inst/Equal.mem_DOL_36G[0]_s7 .INIT=16'hCACC;
LUT4 \fifo_inst/Equal.mem_DOL_33G[0]_s7  (
	.I0(\fifo_inst/Equal.mem_2_11 [0]),
	.I1(\fifo_inst/Equal.mem_3_11 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_35G[0]_5 )
);
defparam \fifo_inst/Equal.mem_DOL_33G[0]_s7 .INIT=16'hCACC;
LUT4 \fifo_inst/Equal.mem_DOL_30G[0]_s7  (
	.I0(\fifo_inst/Equal.mem_2_10 [0]),
	.I1(\fifo_inst/Equal.mem_3_10 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_32G[0]_5 )
);
defparam \fifo_inst/Equal.mem_DOL_30G[0]_s7 .INIT=16'hCACC;
LUT4 \fifo_inst/Equal.mem_DOL_27G[0]_s7  (
	.I0(\fifo_inst/Equal.mem_2_9 [0]),
	.I1(\fifo_inst/Equal.mem_3_9 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_29G[0]_5 )
);
defparam \fifo_inst/Equal.mem_DOL_27G[0]_s7 .INIT=16'hCACC;
LUT4 \fifo_inst/Equal.mem_DOL_24G[0]_s7  (
	.I0(\fifo_inst/Equal.mem_2_8 [0]),
	.I1(\fifo_inst/Equal.mem_3_8 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_26G[0]_5 )
);
defparam \fifo_inst/Equal.mem_DOL_24G[0]_s7 .INIT=16'hCACC;
LUT4 \fifo_inst/Equal.mem_DOL_21G[0]_s7  (
	.I0(\fifo_inst/Equal.mem_2_7 [0]),
	.I1(\fifo_inst/Equal.mem_3_7 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_23G[0]_5 )
);
defparam \fifo_inst/Equal.mem_DOL_21G[0]_s7 .INIT=16'hCACC;
LUT4 \fifo_inst/Equal.mem_DOL_18G[0]_s7  (
	.I0(\fifo_inst/Equal.mem_2_6 [0]),
	.I1(\fifo_inst/Equal.mem_3_6 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_20G[0]_5 )
);
defparam \fifo_inst/Equal.mem_DOL_18G[0]_s7 .INIT=16'hCACC;
LUT4 \fifo_inst/Equal.mem_DOL_15G[0]_s7  (
	.I0(\fifo_inst/Equal.mem_2_5 [0]),
	.I1(\fifo_inst/Equal.mem_3_5 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_17G[0]_5 )
);
defparam \fifo_inst/Equal.mem_DOL_15G[0]_s7 .INIT=16'hCACC;
LUT4 \fifo_inst/Equal.mem_DOL_12G[0]_s7  (
	.I0(\fifo_inst/Equal.mem_2_4 [0]),
	.I1(\fifo_inst/Equal.mem_3_4 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_14G[0]_5 )
);
defparam \fifo_inst/Equal.mem_DOL_12G[0]_s7 .INIT=16'hCACC;
LUT4 \fifo_inst/Equal.mem_DOL_9G[0]_s7  (
	.I0(\fifo_inst/Equal.mem_2_3 [0]),
	.I1(\fifo_inst/Equal.mem_3_3 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_11G[0]_5 )
);
defparam \fifo_inst/Equal.mem_DOL_9G[0]_s7 .INIT=16'hCACC;
LUT4 \fifo_inst/Equal.mem_DOL_6G[0]_s7  (
	.I0(\fifo_inst/Equal.mem_2_2 [0]),
	.I1(\fifo_inst/Equal.mem_3_2 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_8G[0]_5 )
);
defparam \fifo_inst/Equal.mem_DOL_6G[0]_s7 .INIT=16'hCACC;
LUT4 \fifo_inst/Equal.mem_DOL_3G[0]_s7  (
	.I0(\fifo_inst/Equal.mem_2_1 [0]),
	.I1(\fifo_inst/Equal.mem_3_1 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_5G[0]_5 )
);
defparam \fifo_inst/Equal.mem_DOL_3G[0]_s7 .INIT=16'hCACC;
LUT4 \fifo_inst/Equal.mem_DOL_0G[0]_s8  (
	.I0(\fifo_inst/Equal.mem_2_0 [0]),
	.I1(\fifo_inst/Equal.mem_3_0 [0]),
	.I2(\fifo_inst/Equal.mem_ADBREG_G[14]_2 ),
	.I3(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.F(\fifo_inst/Equal.mem_DOL_2G[0]_6 )
);
defparam \fifo_inst/Equal.mem_DOL_0G[0]_s8 .INIT=16'hCACC;
LUT4 \fifo_inst/rbin_num_next_1_s4  (
	.I0(\fifo_inst/rbin_num [0]),
	.I1(Empty),
	.I2(RdEn),
	.I3(\fifo_inst/rbin_num [1]),
	.F(\fifo_inst/rbin_num_next [1])
);
defparam \fifo_inst/rbin_num_next_1_s4 .INIT=16'hDF20;
LUT3 \fifo_inst/rbin_num_next_0_s4  (
	.I0(\fifo_inst/rbin_num [0]),
	.I1(Empty),
	.I2(RdEn),
	.F(\fifo_inst/rbin_num_next_0_9 )
);
defparam \fifo_inst/rbin_num_next_0_s4 .INIT=8'h9A;
LUT3 \fifo_inst/rempty_val_s1  (
	.I0(\fifo_inst/rbin_num_next [16]),
	.I1(\fifo_inst/Equal.rq2_wptr [16]),
	.I2(\fifo_inst/n172_3 ),
	.F(\fifo_inst/rempty_val )
);
defparam \fifo_inst/rempty_val_s1 .INIT=8'h09;
LUT4 \fifo_inst/Equal.rgraynext_0_s1  (
	.I0(\fifo_inst/rbin_num [0]),
	.I1(Empty),
	.I2(RdEn),
	.I3(\fifo_inst/rbin_num_next [1]),
	.F(\fifo_inst/Equal.rgraynext [0])
);
defparam \fifo_inst/Equal.rgraynext_0_s1 .INIT=16'h659A;
LUT4 \fifo_inst/Equal.rgraynext_3_s1  (
	.I0(\fifo_inst/rbin_num [3]),
	.I1(\fifo_inst/rbin_num [2]),
	.I2(\fifo_inst/rbin_num_next_2_8 ),
	.I3(\fifo_inst/rbin_num_next [4]),
	.F(\fifo_inst/Equal.rgraynext [3])
);
defparam \fifo_inst/Equal.rgraynext_3_s1 .INIT=16'h956A;
DFFPE \fifo_inst/reset_r_0_s0  (
	.D(GND),
	.CLK(\fifo_inst/n4_6 ),
	.CE(VCC),
	.PRESET(Reset),
	.Q(\fifo_inst/reset_r [0])
);
defparam \fifo_inst/reset_r_0_s0 .INIT=1'b1;
DFFPE \fifo_inst/reset_w_1_s0  (
	.D(\fifo_inst/reset_w [0]),
	.CLK(\fifo_inst/n9_6 ),
	.CE(VCC),
	.PRESET(Reset),
	.Q(\fifo_inst/reset_w [1])
);
defparam \fifo_inst/reset_w_1_s0 .INIT=1'b1;
DFFPE \fifo_inst/reset_w_0_s0  (
	.D(GND),
	.CLK(\fifo_inst/n9_6 ),
	.CE(VCC),
	.PRESET(Reset),
	.Q(\fifo_inst/reset_w [0])
);
defparam \fifo_inst/reset_w_0_s0 .INIT=1'b1;
DFFCE \fifo_inst/rbin_num_16_s0  (
	.D(\fifo_inst/rbin_num_next [16]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/rbin_num [16])
);
defparam \fifo_inst/rbin_num_16_s0 .INIT=1'b0;
DFFCE \fifo_inst/rbin_num_15_s0  (
	.D(\fifo_inst/rbin_num_next [15]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/rbin_num [15])
);
defparam \fifo_inst/rbin_num_15_s0 .INIT=1'b0;
DFFCE \fifo_inst/rbin_num_14_s0  (
	.D(\fifo_inst/rbin_num_next [14]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/rbin_num [14])
);
defparam \fifo_inst/rbin_num_14_s0 .INIT=1'b0;
DFFCE \fifo_inst/rbin_num_13_s0  (
	.D(\fifo_inst/rbin_num_next [13]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/rbin_num [13])
);
defparam \fifo_inst/rbin_num_13_s0 .INIT=1'b0;
DFFCE \fifo_inst/rbin_num_12_s0  (
	.D(\fifo_inst/rbin_num_next [12]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/rbin_num [12])
);
defparam \fifo_inst/rbin_num_12_s0 .INIT=1'b0;
DFFCE \fifo_inst/rbin_num_11_s0  (
	.D(\fifo_inst/rbin_num_next [11]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/rbin_num [11])
);
defparam \fifo_inst/rbin_num_11_s0 .INIT=1'b0;
DFFCE \fifo_inst/rbin_num_10_s0  (
	.D(\fifo_inst/rbin_num_next [10]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/rbin_num [10])
);
defparam \fifo_inst/rbin_num_10_s0 .INIT=1'b0;
DFFCE \fifo_inst/rbin_num_9_s0  (
	.D(\fifo_inst/rbin_num_next [9]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/rbin_num [9])
);
defparam \fifo_inst/rbin_num_9_s0 .INIT=1'b0;
DFFCE \fifo_inst/rbin_num_8_s0  (
	.D(\fifo_inst/rbin_num_next [8]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/rbin_num [8])
);
defparam \fifo_inst/rbin_num_8_s0 .INIT=1'b0;
DFFCE \fifo_inst/rbin_num_7_s0  (
	.D(\fifo_inst/rbin_num_next [7]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/rbin_num [7])
);
defparam \fifo_inst/rbin_num_7_s0 .INIT=1'b0;
DFFCE \fifo_inst/rbin_num_6_s0  (
	.D(\fifo_inst/rbin_num_next [6]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/rbin_num [6])
);
defparam \fifo_inst/rbin_num_6_s0 .INIT=1'b0;
DFFCE \fifo_inst/rbin_num_5_s0  (
	.D(\fifo_inst/rbin_num_next [5]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/rbin_num [5])
);
defparam \fifo_inst/rbin_num_5_s0 .INIT=1'b0;
DFFCE \fifo_inst/rbin_num_4_s0  (
	.D(\fifo_inst/rbin_num_next [4]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/rbin_num [4])
);
defparam \fifo_inst/rbin_num_4_s0 .INIT=1'b0;
DFFCE \fifo_inst/rbin_num_3_s0  (
	.D(\fifo_inst/rbin_num_next [3]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/rbin_num [3])
);
defparam \fifo_inst/rbin_num_3_s0 .INIT=1'b0;
DFFCE \fifo_inst/rbin_num_2_s0  (
	.D(\fifo_inst/rbin_num_next [2]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/rbin_num [2])
);
defparam \fifo_inst/rbin_num_2_s0 .INIT=1'b0;
DFFCE \fifo_inst/rbin_num_1_s0  (
	.D(\fifo_inst/rbin_num_next [1]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/rbin_num [1])
);
defparam \fifo_inst/rbin_num_1_s0 .INIT=1'b0;
DFFCE \fifo_inst/rbin_num_0_s0  (
	.D(\fifo_inst/rbin_num_next_0_9 ),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/rbin_num [0])
);
defparam \fifo_inst/rbin_num_0_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq1_rptr_16_s0  (
	.D(\fifo_inst/rbin_num [16]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq1_rptr [16])
);
defparam \fifo_inst/Equal.wq1_rptr_16_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq1_rptr_15_s0  (
	.D(\fifo_inst/Equal.rptr [15]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq1_rptr [15])
);
defparam \fifo_inst/Equal.wq1_rptr_15_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq1_rptr_14_s0  (
	.D(\fifo_inst/Equal.rptr [14]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq1_rptr [14])
);
defparam \fifo_inst/Equal.wq1_rptr_14_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq1_rptr_13_s0  (
	.D(\fifo_inst/Equal.rptr [13]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq1_rptr [13])
);
defparam \fifo_inst/Equal.wq1_rptr_13_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq1_rptr_12_s0  (
	.D(\fifo_inst/Equal.rptr [12]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq1_rptr [12])
);
defparam \fifo_inst/Equal.wq1_rptr_12_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq1_rptr_11_s0  (
	.D(\fifo_inst/Equal.rptr [11]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq1_rptr [11])
);
defparam \fifo_inst/Equal.wq1_rptr_11_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq1_rptr_10_s0  (
	.D(\fifo_inst/Equal.rptr [10]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq1_rptr [10])
);
defparam \fifo_inst/Equal.wq1_rptr_10_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq1_rptr_9_s0  (
	.D(\fifo_inst/Equal.rptr [9]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq1_rptr [9])
);
defparam \fifo_inst/Equal.wq1_rptr_9_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq1_rptr_8_s0  (
	.D(\fifo_inst/Equal.rptr [8]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq1_rptr [8])
);
defparam \fifo_inst/Equal.wq1_rptr_8_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq1_rptr_7_s0  (
	.D(\fifo_inst/Equal.rptr [7]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq1_rptr [7])
);
defparam \fifo_inst/Equal.wq1_rptr_7_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq1_rptr_6_s0  (
	.D(\fifo_inst/Equal.rptr [6]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq1_rptr [6])
);
defparam \fifo_inst/Equal.wq1_rptr_6_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq1_rptr_5_s0  (
	.D(\fifo_inst/Equal.rptr [5]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq1_rptr [5])
);
defparam \fifo_inst/Equal.wq1_rptr_5_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq1_rptr_4_s0  (
	.D(\fifo_inst/Equal.rptr [4]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq1_rptr [4])
);
defparam \fifo_inst/Equal.wq1_rptr_4_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq1_rptr_3_s0  (
	.D(\fifo_inst/Equal.rptr [3]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq1_rptr [3])
);
defparam \fifo_inst/Equal.wq1_rptr_3_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq1_rptr_2_s0  (
	.D(\fifo_inst/Equal.rptr [2]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq1_rptr [2])
);
defparam \fifo_inst/Equal.wq1_rptr_2_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq1_rptr_1_s0  (
	.D(\fifo_inst/Equal.rptr [1]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq1_rptr [1])
);
defparam \fifo_inst/Equal.wq1_rptr_1_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq1_rptr_0_s0  (
	.D(\fifo_inst/Equal.rptr [0]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq1_rptr [0])
);
defparam \fifo_inst/Equal.wq1_rptr_0_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq2_rptr_16_s0  (
	.D(\fifo_inst/Equal.wq1_rptr [16]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq2_rptr [16])
);
defparam \fifo_inst/Equal.wq2_rptr_16_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq2_rptr_15_s0  (
	.D(\fifo_inst/Equal.wq1_rptr [15]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq2_rptr [15])
);
defparam \fifo_inst/Equal.wq2_rptr_15_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq2_rptr_14_s0  (
	.D(\fifo_inst/Equal.wq1_rptr [14]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq2_rptr [14])
);
defparam \fifo_inst/Equal.wq2_rptr_14_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq2_rptr_13_s0  (
	.D(\fifo_inst/Equal.wq1_rptr [13]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq2_rptr [13])
);
defparam \fifo_inst/Equal.wq2_rptr_13_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq2_rptr_12_s0  (
	.D(\fifo_inst/Equal.wq1_rptr [12]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq2_rptr [12])
);
defparam \fifo_inst/Equal.wq2_rptr_12_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq2_rptr_11_s0  (
	.D(\fifo_inst/Equal.wq1_rptr [11]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq2_rptr [11])
);
defparam \fifo_inst/Equal.wq2_rptr_11_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq2_rptr_10_s0  (
	.D(\fifo_inst/Equal.wq1_rptr [10]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq2_rptr [10])
);
defparam \fifo_inst/Equal.wq2_rptr_10_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq2_rptr_9_s0  (
	.D(\fifo_inst/Equal.wq1_rptr [9]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq2_rptr [9])
);
defparam \fifo_inst/Equal.wq2_rptr_9_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq2_rptr_8_s0  (
	.D(\fifo_inst/Equal.wq1_rptr [8]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq2_rptr [8])
);
defparam \fifo_inst/Equal.wq2_rptr_8_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq2_rptr_7_s0  (
	.D(\fifo_inst/Equal.wq1_rptr [7]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq2_rptr [7])
);
defparam \fifo_inst/Equal.wq2_rptr_7_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq2_rptr_6_s0  (
	.D(\fifo_inst/Equal.wq1_rptr [6]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq2_rptr [6])
);
defparam \fifo_inst/Equal.wq2_rptr_6_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq2_rptr_5_s0  (
	.D(\fifo_inst/Equal.wq1_rptr [5]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq2_rptr [5])
);
defparam \fifo_inst/Equal.wq2_rptr_5_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq2_rptr_4_s0  (
	.D(\fifo_inst/Equal.wq1_rptr [4]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq2_rptr [4])
);
defparam \fifo_inst/Equal.wq2_rptr_4_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq2_rptr_3_s0  (
	.D(\fifo_inst/Equal.wq1_rptr [3]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq2_rptr [3])
);
defparam \fifo_inst/Equal.wq2_rptr_3_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq2_rptr_2_s0  (
	.D(\fifo_inst/Equal.wq1_rptr [2]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq2_rptr [2])
);
defparam \fifo_inst/Equal.wq2_rptr_2_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq2_rptr_1_s0  (
	.D(\fifo_inst/Equal.wq1_rptr [1]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq2_rptr [1])
);
defparam \fifo_inst/Equal.wq2_rptr_1_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wq2_rptr_0_s0  (
	.D(\fifo_inst/Equal.wq1_rptr [0]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wq2_rptr [0])
);
defparam \fifo_inst/Equal.wq2_rptr_0_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq1_wptr_16_s0  (
	.D(\fifo_inst/Equal.wptr [16]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq1_wptr [16])
);
defparam \fifo_inst/Equal.rq1_wptr_16_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq1_wptr_15_s0  (
	.D(\fifo_inst/Equal.wptr [15]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq1_wptr [15])
);
defparam \fifo_inst/Equal.rq1_wptr_15_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq1_wptr_14_s0  (
	.D(\fifo_inst/Equal.wptr [14]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq1_wptr [14])
);
defparam \fifo_inst/Equal.rq1_wptr_14_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq1_wptr_13_s0  (
	.D(\fifo_inst/Equal.wptr [13]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq1_wptr [13])
);
defparam \fifo_inst/Equal.rq1_wptr_13_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq1_wptr_12_s0  (
	.D(\fifo_inst/Equal.wptr [12]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq1_wptr [12])
);
defparam \fifo_inst/Equal.rq1_wptr_12_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq1_wptr_11_s0  (
	.D(\fifo_inst/Equal.wptr [11]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq1_wptr [11])
);
defparam \fifo_inst/Equal.rq1_wptr_11_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq1_wptr_10_s0  (
	.D(\fifo_inst/Equal.wptr [10]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq1_wptr [10])
);
defparam \fifo_inst/Equal.rq1_wptr_10_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq1_wptr_9_s0  (
	.D(\fifo_inst/Equal.wptr [9]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq1_wptr [9])
);
defparam \fifo_inst/Equal.rq1_wptr_9_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq1_wptr_8_s0  (
	.D(\fifo_inst/Equal.wptr [8]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq1_wptr [8])
);
defparam \fifo_inst/Equal.rq1_wptr_8_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq1_wptr_7_s0  (
	.D(\fifo_inst/Equal.wptr [7]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq1_wptr [7])
);
defparam \fifo_inst/Equal.rq1_wptr_7_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq1_wptr_6_s0  (
	.D(\fifo_inst/Equal.wptr [6]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq1_wptr [6])
);
defparam \fifo_inst/Equal.rq1_wptr_6_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq1_wptr_5_s0  (
	.D(\fifo_inst/Equal.wptr [5]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq1_wptr [5])
);
defparam \fifo_inst/Equal.rq1_wptr_5_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq1_wptr_4_s0  (
	.D(\fifo_inst/Equal.wptr [4]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq1_wptr [4])
);
defparam \fifo_inst/Equal.rq1_wptr_4_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq1_wptr_3_s0  (
	.D(\fifo_inst/Equal.wptr [3]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq1_wptr [3])
);
defparam \fifo_inst/Equal.rq1_wptr_3_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq1_wptr_2_s0  (
	.D(\fifo_inst/Equal.wptr [2]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq1_wptr [2])
);
defparam \fifo_inst/Equal.rq1_wptr_2_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq1_wptr_1_s0  (
	.D(\fifo_inst/Equal.wptr [1]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq1_wptr [1])
);
defparam \fifo_inst/Equal.rq1_wptr_1_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq1_wptr_0_s0  (
	.D(\fifo_inst/Equal.wptr [0]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq1_wptr [0])
);
defparam \fifo_inst/Equal.rq1_wptr_0_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq2_wptr_16_s0  (
	.D(\fifo_inst/Equal.rq1_wptr [16]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq2_wptr [16])
);
defparam \fifo_inst/Equal.rq2_wptr_16_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq2_wptr_15_s0  (
	.D(\fifo_inst/Equal.rq1_wptr [15]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq2_wptr [15])
);
defparam \fifo_inst/Equal.rq2_wptr_15_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq2_wptr_14_s0  (
	.D(\fifo_inst/Equal.rq1_wptr [14]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq2_wptr [14])
);
defparam \fifo_inst/Equal.rq2_wptr_14_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq2_wptr_13_s0  (
	.D(\fifo_inst/Equal.rq1_wptr [13]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq2_wptr [13])
);
defparam \fifo_inst/Equal.rq2_wptr_13_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq2_wptr_12_s0  (
	.D(\fifo_inst/Equal.rq1_wptr [12]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq2_wptr [12])
);
defparam \fifo_inst/Equal.rq2_wptr_12_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq2_wptr_11_s0  (
	.D(\fifo_inst/Equal.rq1_wptr [11]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq2_wptr [11])
);
defparam \fifo_inst/Equal.rq2_wptr_11_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq2_wptr_10_s0  (
	.D(\fifo_inst/Equal.rq1_wptr [10]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq2_wptr [10])
);
defparam \fifo_inst/Equal.rq2_wptr_10_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq2_wptr_9_s0  (
	.D(\fifo_inst/Equal.rq1_wptr [9]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq2_wptr [9])
);
defparam \fifo_inst/Equal.rq2_wptr_9_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq2_wptr_8_s0  (
	.D(\fifo_inst/Equal.rq1_wptr [8]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq2_wptr [8])
);
defparam \fifo_inst/Equal.rq2_wptr_8_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq2_wptr_7_s0  (
	.D(\fifo_inst/Equal.rq1_wptr [7]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq2_wptr [7])
);
defparam \fifo_inst/Equal.rq2_wptr_7_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq2_wptr_6_s0  (
	.D(\fifo_inst/Equal.rq1_wptr [6]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq2_wptr [6])
);
defparam \fifo_inst/Equal.rq2_wptr_6_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq2_wptr_5_s0  (
	.D(\fifo_inst/Equal.rq1_wptr [5]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq2_wptr [5])
);
defparam \fifo_inst/Equal.rq2_wptr_5_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq2_wptr_4_s0  (
	.D(\fifo_inst/Equal.rq1_wptr [4]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq2_wptr [4])
);
defparam \fifo_inst/Equal.rq2_wptr_4_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq2_wptr_3_s0  (
	.D(\fifo_inst/Equal.rq1_wptr [3]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq2_wptr [3])
);
defparam \fifo_inst/Equal.rq2_wptr_3_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq2_wptr_2_s0  (
	.D(\fifo_inst/Equal.rq1_wptr [2]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq2_wptr [2])
);
defparam \fifo_inst/Equal.rq2_wptr_2_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq2_wptr_1_s0  (
	.D(\fifo_inst/Equal.rq1_wptr [1]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq2_wptr [1])
);
defparam \fifo_inst/Equal.rq2_wptr_1_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rq2_wptr_0_s0  (
	.D(\fifo_inst/Equal.rq1_wptr [0]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rq2_wptr [0])
);
defparam \fifo_inst/Equal.rq2_wptr_0_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rptr_15_s0  (
	.D(\fifo_inst/Equal.rgraynext [15]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rptr [15])
);
defparam \fifo_inst/Equal.rptr_15_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rptr_14_s0  (
	.D(\fifo_inst/Equal.rgraynext [14]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rptr [14])
);
defparam \fifo_inst/Equal.rptr_14_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rptr_13_s0  (
	.D(\fifo_inst/Equal.rgraynext [13]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rptr [13])
);
defparam \fifo_inst/Equal.rptr_13_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rptr_12_s0  (
	.D(\fifo_inst/Equal.rgraynext [12]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rptr [12])
);
defparam \fifo_inst/Equal.rptr_12_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rptr_11_s0  (
	.D(\fifo_inst/Equal.rgraynext [11]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rptr [11])
);
defparam \fifo_inst/Equal.rptr_11_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rptr_10_s0  (
	.D(\fifo_inst/Equal.rgraynext [10]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rptr [10])
);
defparam \fifo_inst/Equal.rptr_10_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rptr_9_s0  (
	.D(\fifo_inst/Equal.rgraynext [9]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rptr [9])
);
defparam \fifo_inst/Equal.rptr_9_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rptr_8_s0  (
	.D(\fifo_inst/Equal.rgraynext [8]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rptr [8])
);
defparam \fifo_inst/Equal.rptr_8_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rptr_7_s0  (
	.D(\fifo_inst/Equal.rgraynext [7]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rptr [7])
);
defparam \fifo_inst/Equal.rptr_7_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rptr_6_s0  (
	.D(\fifo_inst/Equal.rgraynext [6]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rptr [6])
);
defparam \fifo_inst/Equal.rptr_6_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rptr_5_s0  (
	.D(\fifo_inst/Equal.rgraynext [5]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rptr [5])
);
defparam \fifo_inst/Equal.rptr_5_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rptr_4_s0  (
	.D(\fifo_inst/Equal.rgraynext [4]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rptr [4])
);
defparam \fifo_inst/Equal.rptr_4_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rptr_3_s0  (
	.D(\fifo_inst/Equal.rgraynext [3]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rptr [3])
);
defparam \fifo_inst/Equal.rptr_3_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rptr_2_s0  (
	.D(\fifo_inst/Equal.rgraynext [2]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rptr [2])
);
defparam \fifo_inst/Equal.rptr_2_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rptr_1_s0  (
	.D(\fifo_inst/Equal.rgraynext [1]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rptr [1])
);
defparam \fifo_inst/Equal.rptr_1_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.rptr_0_s0  (
	.D(\fifo_inst/Equal.rgraynext [0]),
	.CLK(RdClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_r [1]),
	.Q(\fifo_inst/Equal.rptr [0])
);
defparam \fifo_inst/Equal.rptr_0_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wptr_16_s0  (
	.D(\fifo_inst/Equal.wbinnext [16]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wptr [16])
);
defparam \fifo_inst/Equal.wptr_16_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wptr_15_s0  (
	.D(\fifo_inst/Equal.wgraynext [15]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wptr [15])
);
defparam \fifo_inst/Equal.wptr_15_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wptr_14_s0  (
	.D(\fifo_inst/Equal.wgraynext [14]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wptr [14])
);
defparam \fifo_inst/Equal.wptr_14_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wptr_13_s0  (
	.D(\fifo_inst/Equal.wgraynext [13]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wptr [13])
);
defparam \fifo_inst/Equal.wptr_13_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wptr_12_s0  (
	.D(\fifo_inst/Equal.wgraynext [12]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wptr [12])
);
defparam \fifo_inst/Equal.wptr_12_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wptr_11_s0  (
	.D(\fifo_inst/Equal.wgraynext [11]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wptr [11])
);
defparam \fifo_inst/Equal.wptr_11_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wptr_10_s0  (
	.D(\fifo_inst/Equal.wgraynext [10]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wptr [10])
);
defparam \fifo_inst/Equal.wptr_10_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wptr_9_s0  (
	.D(\fifo_inst/Equal.wgraynext [9]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wptr [9])
);
defparam \fifo_inst/Equal.wptr_9_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wptr_8_s0  (
	.D(\fifo_inst/Equal.wgraynext [8]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wptr [8])
);
defparam \fifo_inst/Equal.wptr_8_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wptr_7_s0  (
	.D(\fifo_inst/Equal.wgraynext [7]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wptr [7])
);
defparam \fifo_inst/Equal.wptr_7_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wptr_6_s0  (
	.D(\fifo_inst/Equal.wgraynext [6]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wptr [6])
);
defparam \fifo_inst/Equal.wptr_6_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wptr_5_s0  (
	.D(\fifo_inst/Equal.wgraynext [5]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wptr [5])
);
defparam \fifo_inst/Equal.wptr_5_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wptr_4_s0  (
	.D(\fifo_inst/Equal.wgraynext [4]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wptr [4])
);
defparam \fifo_inst/Equal.wptr_4_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wptr_3_s0  (
	.D(\fifo_inst/Equal.wgraynext [3]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wptr [3])
);
defparam \fifo_inst/Equal.wptr_3_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wptr_2_s0  (
	.D(\fifo_inst/Equal.wgraynext [2]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wptr [2])
);
defparam \fifo_inst/Equal.wptr_2_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wptr_1_s0  (
	.D(\fifo_inst/Equal.wgraynext [1]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wptr [1])
);
defparam \fifo_inst/Equal.wptr_1_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wptr_0_s0  (
	.D(\fifo_inst/Equal.wgraynext [0]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wptr [0])
);
defparam \fifo_inst/Equal.wptr_0_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wbin_15_s0  (
	.D(\fifo_inst/Equal.wbinnext [15]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wbin [15])
);
defparam \fifo_inst/Equal.wbin_15_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wbin_14_s0  (
	.D(\fifo_inst/Equal.wbinnext [14]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wbin [14])
);
defparam \fifo_inst/Equal.wbin_14_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wbin_13_s0  (
	.D(\fifo_inst/Equal.wbinnext [13]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wbin [13])
);
defparam \fifo_inst/Equal.wbin_13_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wbin_12_s0  (
	.D(\fifo_inst/Equal.wbinnext [12]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wbin [12])
);
defparam \fifo_inst/Equal.wbin_12_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wbin_11_s0  (
	.D(\fifo_inst/Equal.wbinnext [11]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wbin [11])
);
defparam \fifo_inst/Equal.wbin_11_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wbin_10_s0  (
	.D(\fifo_inst/Equal.wbinnext [10]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wbin [10])
);
defparam \fifo_inst/Equal.wbin_10_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wbin_9_s0  (
	.D(\fifo_inst/Equal.wbinnext [9]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wbin [9])
);
defparam \fifo_inst/Equal.wbin_9_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wbin_8_s0  (
	.D(\fifo_inst/Equal.wbinnext [8]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wbin [8])
);
defparam \fifo_inst/Equal.wbin_8_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wbin_7_s0  (
	.D(\fifo_inst/Equal.wbinnext [7]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wbin [7])
);
defparam \fifo_inst/Equal.wbin_7_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wbin_6_s0  (
	.D(\fifo_inst/Equal.wbinnext [6]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wbin [6])
);
defparam \fifo_inst/Equal.wbin_6_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wbin_5_s0  (
	.D(\fifo_inst/Equal.wbinnext [5]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wbin [5])
);
defparam \fifo_inst/Equal.wbin_5_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wbin_4_s0  (
	.D(\fifo_inst/Equal.wbinnext [4]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wbin [4])
);
defparam \fifo_inst/Equal.wbin_4_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wbin_3_s0  (
	.D(\fifo_inst/Equal.wbinnext [3]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wbin [3])
);
defparam \fifo_inst/Equal.wbin_3_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wbin_2_s0  (
	.D(\fifo_inst/Equal.wbinnext [2]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wbin [2])
);
defparam \fifo_inst/Equal.wbin_2_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wbin_1_s0  (
	.D(\fifo_inst/Equal.wbinnext [1]),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wbin [1])
);
defparam \fifo_inst/Equal.wbin_1_s0 .INIT=1'b0;
DFFCE \fifo_inst/Equal.wbin_0_s0  (
	.D(\fifo_inst/Equal.wbinnext_0_9 ),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(\fifo_inst/Equal.wbin [0])
);
defparam \fifo_inst/Equal.wbin_0_s0 .INIT=1'b0;
DFFPE \fifo_inst/Empty_s0  (
	.D(\fifo_inst/rempty_val ),
	.CLK(RdClk),
	.CE(VCC),
	.PRESET(\fifo_inst/reset_r [1]),
	.Q(Empty)
);
defparam \fifo_inst/Empty_s0 .INIT=1'b1;
DFFCE \fifo_inst/Full_s0  (
	.D(\fifo_inst/wfull_val ),
	.CLK(WrClk),
	.CE(VCC),
	.CLEAR(\fifo_inst/reset_w [1]),
	.Q(Full)
);
defparam \fifo_inst/Full_s0 .INIT=1'b0;
DFFPE \fifo_inst/reset_r_1_s0  (
	.D(\fifo_inst/reset_r [0]),
	.CLK(\fifo_inst/n4_6 ),
	.CE(VCC),
	.PRESET(Reset),
	.Q(\fifo_inst/reset_r [1])
);
defparam \fifo_inst/reset_r_1_s0 .INIT=1'b1;
DFFRE \fifo_inst/Equal.mem_ADBREG_G[14]_s  (
	.D(\fifo_inst/rbin_num [14]),
	.CLK(RdClk),
	.CE(\fifo_inst/n39_4 ),
	.RESET(GND),
	.Q(\fifo_inst/Equal.mem_ADBREG_G[14]_2 )
);
defparam \fifo_inst/Equal.mem_ADBREG_G[14]_s .INIT=1'b0;
DFFRE \fifo_inst/Equal.mem_ADBREG_G[15]_s  (
	.D(\fifo_inst/rbin_num [15]),
	.CLK(RdClk),
	.CE(\fifo_inst/n39_4 ),
	.RESET(GND),
	.Q(\fifo_inst/Equal.mem_ADBREG_G[15]_2 )
);
defparam \fifo_inst/Equal.mem_ADBREG_G[15]_s .INIT=1'b0;
SDPB \fifo_inst/Equal.mem_Equal.mem_0_0_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_227 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[0]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO [31:1], \fifo_inst/Equal.mem_0_0 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_0_0_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_0_0_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_0_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_0_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_0_0_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_0_0_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_0_1_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_227 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[1]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_0 [31:1], \fifo_inst/Equal.mem_0_1 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_0_1_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_0_1_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_1_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_1_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_0_1_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_0_1_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_0_2_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_227 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[2]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_1 [31:1], \fifo_inst/Equal.mem_0_2 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_0_2_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_0_2_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_2_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_2_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_0_2_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_0_2_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_0_3_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_227 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[3]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_2 [31:1], \fifo_inst/Equal.mem_0_3 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_0_3_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_0_3_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_3_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_3_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_0_3_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_0_3_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_0_4_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_227 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[4]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_3 [31:1], \fifo_inst/Equal.mem_0_4 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_0_4_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_0_4_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_4_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_4_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_0_4_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_0_4_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_0_5_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_227 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[5]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_4 [31:1], \fifo_inst/Equal.mem_0_5 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_0_5_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_0_5_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_5_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_5_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_0_5_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_0_5_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_0_6_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_227 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[6]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_5 [31:1], \fifo_inst/Equal.mem_0_6 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_0_6_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_0_6_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_6_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_6_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_0_6_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_0_6_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_0_7_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_227 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[7]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_6 [31:1], \fifo_inst/Equal.mem_0_7 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_0_7_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_0_7_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_7_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_7_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_0_7_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_0_7_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_0_8_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_227 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[8]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_7 [31:1], \fifo_inst/Equal.mem_0_8 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_0_8_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_0_8_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_8_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_8_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_0_8_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_0_8_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_0_9_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_227 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[9]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_8 [31:1], \fifo_inst/Equal.mem_0_9 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_0_9_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_0_9_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_9_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_9_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_0_9_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_0_9_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_0_10_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_227 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[10]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_9 [31:1], \fifo_inst/Equal.mem_0_10 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_0_10_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_0_10_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_10_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_10_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_0_10_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_0_10_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_0_11_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_227 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[11]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_10 [31:1], \fifo_inst/Equal.mem_0_11 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_0_11_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_0_11_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_11_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_11_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_0_11_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_0_11_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_0_12_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_227 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[12]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_11 [31:1], \fifo_inst/Equal.mem_0_12 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_0_12_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_0_12_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_12_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_12_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_0_12_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_0_12_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_0_13_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_227 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[13]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_12 [31:1], \fifo_inst/Equal.mem_0_13 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_0_13_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_0_13_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_13_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_13_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_0_13_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_0_13_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_0_14_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_227 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[14]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_13 [31:1], \fifo_inst/Equal.mem_0_14 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_0_14_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_0_14_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_14_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_14_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_0_14_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_0_14_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_0_15_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_227 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[15]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_14 [31:1], \fifo_inst/Equal.mem_0_15 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_0_15_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_0_15_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_15_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_0_15_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_0_15_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_0_15_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_1_0_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_229 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[0]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_15 [31:1], \fifo_inst/Equal.mem_1_0 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_1_0_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_1_0_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_0_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_0_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_1_0_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_1_0_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_1_1_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_229 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[1]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_16 [31:1], \fifo_inst/Equal.mem_1_1 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_1_1_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_1_1_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_1_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_1_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_1_1_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_1_1_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_1_2_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_229 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[2]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_17 [31:1], \fifo_inst/Equal.mem_1_2 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_1_2_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_1_2_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_2_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_2_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_1_2_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_1_2_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_1_3_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_229 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[3]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_18 [31:1], \fifo_inst/Equal.mem_1_3 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_1_3_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_1_3_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_3_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_3_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_1_3_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_1_3_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_1_4_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_229 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[4]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_19 [31:1], \fifo_inst/Equal.mem_1_4 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_1_4_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_1_4_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_4_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_4_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_1_4_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_1_4_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_1_5_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_229 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[5]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_20 [31:1], \fifo_inst/Equal.mem_1_5 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_1_5_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_1_5_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_5_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_5_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_1_5_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_1_5_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_1_6_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_229 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[6]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_21 [31:1], \fifo_inst/Equal.mem_1_6 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_1_6_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_1_6_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_6_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_6_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_1_6_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_1_6_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_1_7_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_229 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[7]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_22 [31:1], \fifo_inst/Equal.mem_1_7 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_1_7_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_1_7_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_7_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_7_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_1_7_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_1_7_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_1_8_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_229 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[8]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_23 [31:1], \fifo_inst/Equal.mem_1_8 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_1_8_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_1_8_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_8_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_8_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_1_8_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_1_8_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_1_9_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_229 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[9]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_24 [31:1], \fifo_inst/Equal.mem_1_9 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_1_9_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_1_9_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_9_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_9_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_1_9_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_1_9_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_1_10_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_229 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[10]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_25 [31:1], \fifo_inst/Equal.mem_1_10 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_1_10_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_1_10_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_10_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_10_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_1_10_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_1_10_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_1_11_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_229 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[11]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_26 [31:1], \fifo_inst/Equal.mem_1_11 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_1_11_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_1_11_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_11_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_11_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_1_11_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_1_11_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_1_12_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_229 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[12]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_27 [31:1], \fifo_inst/Equal.mem_1_12 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_1_12_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_1_12_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_12_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_12_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_1_12_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_1_12_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_1_13_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_229 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[13]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_28 [31:1], \fifo_inst/Equal.mem_1_13 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_1_13_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_1_13_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_13_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_13_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_1_13_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_1_13_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_1_14_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_229 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[14]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_29 [31:1], \fifo_inst/Equal.mem_1_14 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_1_14_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_1_14_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_14_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_14_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_1_14_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_1_14_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_1_15_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_229 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[15]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_30 [31:1], \fifo_inst/Equal.mem_1_15 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_1_15_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_1_15_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_15_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_1_15_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_1_15_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_1_15_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_2_0_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_237 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[0]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_31 [31:1], \fifo_inst/Equal.mem_2_0 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_2_0_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_2_0_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_0_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_0_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_2_0_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_2_0_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_2_1_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_237 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[1]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_32 [31:1], \fifo_inst/Equal.mem_2_1 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_2_1_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_2_1_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_1_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_1_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_2_1_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_2_1_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_2_2_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_237 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[2]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_33 [31:1], \fifo_inst/Equal.mem_2_2 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_2_2_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_2_2_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_2_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_2_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_2_2_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_2_2_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_2_3_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_237 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[3]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_34 [31:1], \fifo_inst/Equal.mem_2_3 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_2_3_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_2_3_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_3_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_3_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_2_3_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_2_3_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_2_4_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_237 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[4]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_35 [31:1], \fifo_inst/Equal.mem_2_4 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_2_4_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_2_4_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_4_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_4_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_2_4_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_2_4_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_2_5_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_237 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[5]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_36 [31:1], \fifo_inst/Equal.mem_2_5 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_2_5_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_2_5_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_5_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_5_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_2_5_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_2_5_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_2_6_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_237 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[6]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_37 [31:1], \fifo_inst/Equal.mem_2_6 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_2_6_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_2_6_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_6_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_6_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_2_6_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_2_6_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_2_7_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_237 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[7]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_38 [31:1], \fifo_inst/Equal.mem_2_7 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_2_7_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_2_7_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_7_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_7_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_2_7_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_2_7_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_2_8_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_237 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[8]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_39 [31:1], \fifo_inst/Equal.mem_2_8 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_2_8_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_2_8_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_8_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_8_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_2_8_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_2_8_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_2_9_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_237 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[9]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_40 [31:1], \fifo_inst/Equal.mem_2_9 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_2_9_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_2_9_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_9_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_9_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_2_9_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_2_9_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_2_10_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_237 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[10]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_41 [31:1], \fifo_inst/Equal.mem_2_10 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_2_10_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_2_10_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_10_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_10_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_2_10_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_2_10_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_2_11_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_237 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[11]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_42 [31:1], \fifo_inst/Equal.mem_2_11 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_2_11_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_2_11_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_11_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_11_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_2_11_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_2_11_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_2_12_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_237 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[12]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_43 [31:1], \fifo_inst/Equal.mem_2_12 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_2_12_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_2_12_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_12_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_12_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_2_12_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_2_12_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_2_13_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_237 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[13]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_44 [31:1], \fifo_inst/Equal.mem_2_13 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_2_13_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_2_13_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_13_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_13_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_2_13_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_2_13_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_2_14_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_237 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[14]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_45 [31:1], \fifo_inst/Equal.mem_2_14 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_2_14_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_2_14_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_14_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_14_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_2_14_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_2_14_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_2_15_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_237 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[15]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_46 [31:1], \fifo_inst/Equal.mem_2_15 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_2_15_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_2_15_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_15_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_2_15_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_2_15_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_2_15_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_3_0_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_235 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[0]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_47 [31:1], \fifo_inst/Equal.mem_3_0 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_3_0_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_3_0_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_0_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_0_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_3_0_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_3_0_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_3_1_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_235 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[1]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_48 [31:1], \fifo_inst/Equal.mem_3_1 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_3_1_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_3_1_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_1_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_1_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_3_1_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_3_1_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_3_2_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_235 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[2]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_49 [31:1], \fifo_inst/Equal.mem_3_2 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_3_2_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_3_2_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_2_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_2_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_3_2_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_3_2_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_3_3_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_235 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[3]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_50 [31:1], \fifo_inst/Equal.mem_3_3 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_3_3_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_3_3_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_3_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_3_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_3_3_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_3_3_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_3_4_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_235 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[4]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_51 [31:1], \fifo_inst/Equal.mem_3_4 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_3_4_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_3_4_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_4_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_4_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_3_4_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_3_4_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_3_5_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_235 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[5]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_52 [31:1], \fifo_inst/Equal.mem_3_5 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_3_5_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_3_5_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_5_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_5_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_3_5_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_3_5_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_3_6_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_235 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[6]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_53 [31:1], \fifo_inst/Equal.mem_3_6 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_3_6_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_3_6_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_6_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_6_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_3_6_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_3_6_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_3_7_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_235 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[7]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_54 [31:1], \fifo_inst/Equal.mem_3_7 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_3_7_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_3_7_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_7_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_7_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_3_7_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_3_7_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_3_8_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_235 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[8]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_55 [31:1], \fifo_inst/Equal.mem_3_8 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_3_8_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_3_8_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_8_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_8_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_3_8_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_3_8_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_3_9_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_235 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[9]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_56 [31:1], \fifo_inst/Equal.mem_3_9 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_3_9_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_3_9_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_9_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_9_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_3_9_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_3_9_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_3_10_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_235 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[10]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_57 [31:1], \fifo_inst/Equal.mem_3_10 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_3_10_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_3_10_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_10_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_10_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_3_10_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_3_10_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_3_11_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_235 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[11]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_58 [31:1], \fifo_inst/Equal.mem_3_11 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_3_11_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_3_11_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_11_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_11_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_3_11_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_3_11_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_3_12_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_235 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[12]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_59 [31:1], \fifo_inst/Equal.mem_3_12 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_3_12_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_3_12_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_12_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_12_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_3_12_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_3_12_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_3_13_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_235 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[13]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_60 [31:1], \fifo_inst/Equal.mem_3_13 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_3_13_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_3_13_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_13_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_13_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_3_13_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_3_13_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_3_14_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_235 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[14]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_61 [31:1], \fifo_inst/Equal.mem_3_14 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_3_14_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_3_14_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_14_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_14_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_3_14_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_3_14_s .BLK_SEL_1=3'b000;
SDPB \fifo_inst/Equal.mem_Equal.mem_3_15_s  (
	.CLKA(WrClk),
	.CEA(\fifo_inst/Equal.mem_235 ),
	.CLKB(RdClk),
	.CEB(\fifo_inst/n39_4 ),
	.OCE(GND),
	.RESET(\fifo_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Data[15]}),
	.ADA({\fifo_inst/Equal.wbin [13:0]}),
	.ADB({\fifo_inst/rbin_num [13:0]}),
	.DO({\fifo_inst/DO_62 [31:1], \fifo_inst/Equal.mem_3_15 [0]})
);
defparam \fifo_inst/Equal.mem_Equal.mem_3_15_s .READ_MODE=1'b0;
defparam \fifo_inst/Equal.mem_Equal.mem_3_15_s .BIT_WIDTH_0=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_15_s .BIT_WIDTH_1=1;
defparam \fifo_inst/Equal.mem_Equal.mem_3_15_s .RESET_MODE="ASYNC";
defparam \fifo_inst/Equal.mem_Equal.mem_3_15_s .BLK_SEL_0=3'b000;
defparam \fifo_inst/Equal.mem_Equal.mem_3_15_s .BLK_SEL_1=3'b000;
ALU \fifo_inst/n157_s0  (
	.I0(\fifo_inst/Equal.rgraynext [0]),
	.I1(\fifo_inst/Equal.rq2_wptr [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\fifo_inst/n157_3 ),
	.SUM(\fifo_inst/n157_1_SUM )
);
defparam \fifo_inst/n157_s0 .ALU_MODE=3;
ALU \fifo_inst/n158_s0  (
	.I0(\fifo_inst/Equal.rgraynext [1]),
	.I1(\fifo_inst/Equal.rq2_wptr [1]),
	.I3(GND),
	.CIN(\fifo_inst/n157_3 ),
	.COUT(\fifo_inst/n158_3 ),
	.SUM(\fifo_inst/n158_1_SUM )
);
defparam \fifo_inst/n158_s0 .ALU_MODE=3;
ALU \fifo_inst/n159_s0  (
	.I0(\fifo_inst/Equal.rgraynext [2]),
	.I1(\fifo_inst/Equal.rq2_wptr [2]),
	.I3(GND),
	.CIN(\fifo_inst/n158_3 ),
	.COUT(\fifo_inst/n159_3 ),
	.SUM(\fifo_inst/n159_1_SUM )
);
defparam \fifo_inst/n159_s0 .ALU_MODE=3;
ALU \fifo_inst/n160_s0  (
	.I0(\fifo_inst/Equal.rgraynext [3]),
	.I1(\fifo_inst/Equal.rq2_wptr [3]),
	.I3(GND),
	.CIN(\fifo_inst/n159_3 ),
	.COUT(\fifo_inst/n160_3 ),
	.SUM(\fifo_inst/n160_1_SUM )
);
defparam \fifo_inst/n160_s0 .ALU_MODE=3;
ALU \fifo_inst/n161_s0  (
	.I0(\fifo_inst/Equal.rgraynext [4]),
	.I1(\fifo_inst/Equal.rq2_wptr [4]),
	.I3(GND),
	.CIN(\fifo_inst/n160_3 ),
	.COUT(\fifo_inst/n161_3 ),
	.SUM(\fifo_inst/n161_1_SUM )
);
defparam \fifo_inst/n161_s0 .ALU_MODE=3;
ALU \fifo_inst/n162_s0  (
	.I0(\fifo_inst/Equal.rgraynext [5]),
	.I1(\fifo_inst/Equal.rq2_wptr [5]),
	.I3(GND),
	.CIN(\fifo_inst/n161_3 ),
	.COUT(\fifo_inst/n162_3 ),
	.SUM(\fifo_inst/n162_1_SUM )
);
defparam \fifo_inst/n162_s0 .ALU_MODE=3;
ALU \fifo_inst/n163_s0  (
	.I0(\fifo_inst/Equal.rgraynext [6]),
	.I1(\fifo_inst/Equal.rq2_wptr [6]),
	.I3(GND),
	.CIN(\fifo_inst/n162_3 ),
	.COUT(\fifo_inst/n163_3 ),
	.SUM(\fifo_inst/n163_1_SUM )
);
defparam \fifo_inst/n163_s0 .ALU_MODE=3;
ALU \fifo_inst/n164_s0  (
	.I0(\fifo_inst/Equal.rgraynext [7]),
	.I1(\fifo_inst/Equal.rq2_wptr [7]),
	.I3(GND),
	.CIN(\fifo_inst/n163_3 ),
	.COUT(\fifo_inst/n164_3 ),
	.SUM(\fifo_inst/n164_1_SUM )
);
defparam \fifo_inst/n164_s0 .ALU_MODE=3;
ALU \fifo_inst/n165_s0  (
	.I0(\fifo_inst/Equal.rgraynext [8]),
	.I1(\fifo_inst/Equal.rq2_wptr [8]),
	.I3(GND),
	.CIN(\fifo_inst/n164_3 ),
	.COUT(\fifo_inst/n165_3 ),
	.SUM(\fifo_inst/n165_1_SUM )
);
defparam \fifo_inst/n165_s0 .ALU_MODE=3;
ALU \fifo_inst/n166_s0  (
	.I0(\fifo_inst/Equal.rgraynext [9]),
	.I1(\fifo_inst/Equal.rq2_wptr [9]),
	.I3(GND),
	.CIN(\fifo_inst/n165_3 ),
	.COUT(\fifo_inst/n166_3 ),
	.SUM(\fifo_inst/n166_1_SUM )
);
defparam \fifo_inst/n166_s0 .ALU_MODE=3;
ALU \fifo_inst/n167_s0  (
	.I0(\fifo_inst/Equal.rgraynext [10]),
	.I1(\fifo_inst/Equal.rq2_wptr [10]),
	.I3(GND),
	.CIN(\fifo_inst/n166_3 ),
	.COUT(\fifo_inst/n167_3 ),
	.SUM(\fifo_inst/n167_1_SUM )
);
defparam \fifo_inst/n167_s0 .ALU_MODE=3;
ALU \fifo_inst/n168_s0  (
	.I0(\fifo_inst/Equal.rgraynext [11]),
	.I1(\fifo_inst/Equal.rq2_wptr [11]),
	.I3(GND),
	.CIN(\fifo_inst/n167_3 ),
	.COUT(\fifo_inst/n168_3 ),
	.SUM(\fifo_inst/n168_1_SUM )
);
defparam \fifo_inst/n168_s0 .ALU_MODE=3;
ALU \fifo_inst/n169_s0  (
	.I0(\fifo_inst/Equal.rgraynext [12]),
	.I1(\fifo_inst/Equal.rq2_wptr [12]),
	.I3(GND),
	.CIN(\fifo_inst/n168_3 ),
	.COUT(\fifo_inst/n169_3 ),
	.SUM(\fifo_inst/n169_1_SUM )
);
defparam \fifo_inst/n169_s0 .ALU_MODE=3;
ALU \fifo_inst/n170_s0  (
	.I0(\fifo_inst/Equal.rgraynext [13]),
	.I1(\fifo_inst/Equal.rq2_wptr [13]),
	.I3(GND),
	.CIN(\fifo_inst/n169_3 ),
	.COUT(\fifo_inst/n170_3 ),
	.SUM(\fifo_inst/n170_1_SUM )
);
defparam \fifo_inst/n170_s0 .ALU_MODE=3;
ALU \fifo_inst/n171_s0  (
	.I0(\fifo_inst/Equal.rgraynext [14]),
	.I1(\fifo_inst/Equal.rq2_wptr [14]),
	.I3(GND),
	.CIN(\fifo_inst/n170_3 ),
	.COUT(\fifo_inst/n171_3 ),
	.SUM(\fifo_inst/n171_1_SUM )
);
defparam \fifo_inst/n171_s0 .ALU_MODE=3;
ALU \fifo_inst/n172_s0  (
	.I0(\fifo_inst/Equal.rgraynext [15]),
	.I1(\fifo_inst/Equal.rq2_wptr [15]),
	.I3(GND),
	.CIN(\fifo_inst/n171_3 ),
	.COUT(\fifo_inst/n172_3 ),
	.SUM(\fifo_inst/n172_1_SUM )
);
defparam \fifo_inst/n172_s0 .ALU_MODE=3;
MUX2_LUT5 \fifo_inst/Equal.mem_DOL_0G[0]_s3  (
	.I0(\fifo_inst/Equal.mem_DOL_0G[0]_9 ),
	.I1(\fifo_inst/Equal.mem_DOL_2G[0]_6 ),
	.S0(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.O(Q[0])
);
MUX2_LUT5 \fifo_inst/Equal.mem_DOL_3G[0]_s3  (
	.I0(\fifo_inst/Equal.mem_DOL_3G[0]_8 ),
	.I1(\fifo_inst/Equal.mem_DOL_5G[0]_5 ),
	.S0(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.O(Q[1])
);
MUX2_LUT5 \fifo_inst/Equal.mem_DOL_6G[0]_s3  (
	.I0(\fifo_inst/Equal.mem_DOL_6G[0]_8 ),
	.I1(\fifo_inst/Equal.mem_DOL_8G[0]_5 ),
	.S0(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.O(Q[2])
);
MUX2_LUT5 \fifo_inst/Equal.mem_DOL_9G[0]_s3  (
	.I0(\fifo_inst/Equal.mem_DOL_9G[0]_8 ),
	.I1(\fifo_inst/Equal.mem_DOL_11G[0]_5 ),
	.S0(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.O(Q[3])
);
MUX2_LUT5 \fifo_inst/Equal.mem_DOL_12G[0]_s3  (
	.I0(\fifo_inst/Equal.mem_DOL_12G[0]_8 ),
	.I1(\fifo_inst/Equal.mem_DOL_14G[0]_5 ),
	.S0(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.O(Q[4])
);
MUX2_LUT5 \fifo_inst/Equal.mem_DOL_15G[0]_s3  (
	.I0(\fifo_inst/Equal.mem_DOL_15G[0]_8 ),
	.I1(\fifo_inst/Equal.mem_DOL_17G[0]_5 ),
	.S0(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.O(Q[5])
);
MUX2_LUT5 \fifo_inst/Equal.mem_DOL_18G[0]_s3  (
	.I0(\fifo_inst/Equal.mem_DOL_18G[0]_8 ),
	.I1(\fifo_inst/Equal.mem_DOL_20G[0]_5 ),
	.S0(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.O(Q[6])
);
MUX2_LUT5 \fifo_inst/Equal.mem_DOL_21G[0]_s3  (
	.I0(\fifo_inst/Equal.mem_DOL_21G[0]_8 ),
	.I1(\fifo_inst/Equal.mem_DOL_23G[0]_5 ),
	.S0(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.O(Q[7])
);
MUX2_LUT5 \fifo_inst/Equal.mem_DOL_24G[0]_s3  (
	.I0(\fifo_inst/Equal.mem_DOL_24G[0]_8 ),
	.I1(\fifo_inst/Equal.mem_DOL_26G[0]_5 ),
	.S0(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.O(Q[8])
);
MUX2_LUT5 \fifo_inst/Equal.mem_DOL_27G[0]_s3  (
	.I0(\fifo_inst/Equal.mem_DOL_27G[0]_8 ),
	.I1(\fifo_inst/Equal.mem_DOL_29G[0]_5 ),
	.S0(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.O(Q[9])
);
MUX2_LUT5 \fifo_inst/Equal.mem_DOL_30G[0]_s3  (
	.I0(\fifo_inst/Equal.mem_DOL_30G[0]_8 ),
	.I1(\fifo_inst/Equal.mem_DOL_32G[0]_5 ),
	.S0(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.O(Q[10])
);
MUX2_LUT5 \fifo_inst/Equal.mem_DOL_33G[0]_s3  (
	.I0(\fifo_inst/Equal.mem_DOL_33G[0]_8 ),
	.I1(\fifo_inst/Equal.mem_DOL_35G[0]_5 ),
	.S0(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.O(Q[11])
);
MUX2_LUT5 \fifo_inst/Equal.mem_DOL_36G[0]_s3  (
	.I0(\fifo_inst/Equal.mem_DOL_36G[0]_8 ),
	.I1(\fifo_inst/Equal.mem_DOL_38G[0]_5 ),
	.S0(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.O(Q[12])
);
MUX2_LUT5 \fifo_inst/Equal.mem_DOL_39G[0]_s3  (
	.I0(\fifo_inst/Equal.mem_DOL_39G[0]_8 ),
	.I1(\fifo_inst/Equal.mem_DOL_41G[0]_5 ),
	.S0(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.O(Q[13])
);
MUX2_LUT5 \fifo_inst/Equal.mem_DOL_42G[0]_s3  (
	.I0(\fifo_inst/Equal.mem_DOL_42G[0]_8 ),
	.I1(\fifo_inst/Equal.mem_DOL_44G[0]_5 ),
	.S0(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.O(Q[14])
);
MUX2_LUT5 \fifo_inst/Equal.mem_DOL_45G[0]_s3  (
	.I0(\fifo_inst/Equal.mem_DOL_45G[0]_8 ),
	.I1(\fifo_inst/Equal.mem_DOL_47G[0]_5 ),
	.S0(\fifo_inst/Equal.mem_ADBREG_G[15]_2 ),
	.O(Q[15])
);
INV \fifo_inst/n4_s2  (
	.I(RdClk),
	.O(\fifo_inst/n4_6 )
);
INV \fifo_inst/n9_s2  (
	.I(WrClk),
	.O(\fifo_inst/n9_6 )
);
endmodule
