<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width">
<meta name="theme-color" content="#222"><meta name="generator" content="Hexo 6.3.0">

  <link rel="apple-touch-icon" sizes="180x180" href="/blog/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/blog/images/Horse.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/blog/images/Horse.png">
  <link rel="mask-icon" href="/blog/images/logo.svg" color="#222">

<link rel="stylesheet" href="/blog/css/main.css">



<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css" integrity="sha256-HtsXJanqjKTc8vVQjO4YMhiqFoXkfBsjBWcX91T1jr8=" crossorigin="anonymous">
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/fancybox/3.5.7/jquery.fancybox.min.css" integrity="sha256-Vzbj7sDDS/woiFS3uNKo8eIuni59rjyNGtXfstRzStA=" crossorigin="anonymous">

<script class="next-config" data-name="main" type="application/json">{"hostname":"yanlwsometing.gitee.io","root":"/blog/","images":"/blog/images","scheme":"Pisces","darkmode":false,"version":"8.16.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12},"copycode":{"enable":true,"show_result":true,"style":"flat"},"bookmark":{"enable":false,"color":"#222","save":"auto"},"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"stickytabs":false,"motion":{"enable":false,"async":false,"transition":{"menu_item":"fadeInDown","post_block":"fadeIn","post_header":"fadeInDown","post_body":"fadeInDown","coll_header":"fadeInLeft","sidebar":"fadeInUp"}},"prism":false,"i18n":{"placeholder":"搜索...","empty":"没有找到任何搜索结果：${query}","hits_time":"找到 ${hits} 个搜索结果（用时 ${time} 毫秒）","hits":"找到 ${hits} 个搜索结果"}}</script><script src="/blog/js/config.js"></script>

    <meta name="description" content="Verilog1. Verilog语言如何用于模拟电路设计的Verilog是一种硬件描述语言（HDL），通常用于模拟和设计数字电路。下面是使用Verilog语言进行电路设计和模拟的一般步骤：  编写Verilog代码：首先，您需要编写Verilog代码来描述您的电路。Verilog代码将包括模块定义、输入和输出端口、内部逻辑以及任何需要的组件实例化。这个代码将描述电路的结构和功能。  设计层次结构">
<meta property="og:type" content="article">
<meta property="og:title" content="Verilog">
<meta property="og:url" content="https://yanlwsometing.gitee.io/blog/2023/09/09/Verilog/index.html">
<meta property="og:site_name" content="yanlwsometing">
<meta property="og:description" content="Verilog1. Verilog语言如何用于模拟电路设计的Verilog是一种硬件描述语言（HDL），通常用于模拟和设计数字电路。下面是使用Verilog语言进行电路设计和模拟的一般步骤：  编写Verilog代码：首先，您需要编写Verilog代码来描述您的电路。Verilog代码将包括模块定义、输入和输出端口、内部逻辑以及任何需要的组件实例化。这个代码将描述电路的结构和功能。  设计层次结构">
<meta property="og:locale" content="zh_CN">
<meta property="article:published_time" content="2023-09-09T08:35:40.000Z">
<meta property="article:modified_time" content="2023-12-15T09:24:28.871Z">
<meta property="article:author" content="yanlw">
<meta property="article:tag" content="博客">
<meta name="twitter:card" content="summary">


<link rel="canonical" href="https://yanlwsometing.gitee.io/blog/2023/09/09/Verilog/">



<script class="next-config" data-name="page" type="application/json">{"sidebar":"","isHome":false,"isPost":true,"lang":"zh-CN","comments":true,"permalink":"https://yanlwsometing.gitee.io/blog/2023/09/09/Verilog/","path":"2023/09/09/Verilog/","title":"Verilog"}</script>

<script class="next-config" data-name="calendar" type="application/json">""</script>
<title>Verilog | yanlwsometing</title>
  








  <noscript>
    <link rel="stylesheet" href="/blog/css/noscript.css">
  </noscript>
</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="headband"></div>

  <main class="main">
    <div class="column">
      <header class="header" itemscope itemtype="http://schema.org/WPHeader"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏" role="button">
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/blog/" class="brand" rel="start">
      <i class="logo-line"></i>
      <p class="site-title">yanlwsometing</p>
      <i class="logo-line"></i>
    </a>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger" aria-label="搜索" role="button">
    </div>
  </div>
</div>



<nav class="site-nav">
  <ul class="main-menu menu"><li class="menu-item menu-item-home"><a href="/blog/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a></li><li class="menu-item menu-item-tags"><a href="/blog/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签</a></li><li class="menu-item menu-item-categories"><a href="/blog/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类</a></li><li class="menu-item menu-item-archives"><a href="/blog/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a></li><li class="menu-item menu-item-commonweal"><a href="/blog/404/" rel="section"><i class="fa fa-heartbeat fa-fw"></i>公益 404</a></li>
  </ul>
</nav>




</header>
        
  
  <aside class="sidebar">

    <div class="sidebar-inner sidebar-nav-active sidebar-toc-active">
      <ul class="sidebar-nav">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <div class="sidebar-panel-container">
        <!--noindex-->
        <div class="post-toc-wrap sidebar-panel">
            <div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#Verilog"><span class="nav-number">1.</span> <span class="nav-text">Verilog</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#1-Verilog%E8%AF%AD%E8%A8%80%E5%A6%82%E4%BD%95%E7%94%A8%E4%BA%8E%E6%A8%A1%E6%8B%9F%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1%E7%9A%84"><span class="nav-number">1.1.</span> <span class="nav-text">1. Verilog语言如何用于模拟电路设计的</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#2-%E7%BC%96%E5%86%99Verilog%E4%BB%A3%E7%A0%81"><span class="nav-number">1.2.</span> <span class="nav-text">2. 编写Verilog代码</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#2-1-%E5%BB%BA%E6%A8%A1%E6%96%B9%E5%BC%8F"><span class="nav-number">1.2.1.</span> <span class="nav-text">2-1. 建模方式</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#2-2-%E5%B8%B8%E7%94%A8%E7%9A%84%E8%AF%AD%E6%B3%95"><span class="nav-number">1.2.2.</span> <span class="nav-text">2-2. 常用的语法</span></a><ol class="nav-child"><li class="nav-item nav-level-5"><a class="nav-link" href="#1-%E5%8F%98%E9%87%8F%E7%B1%BB%E5%9E%8B"><span class="nav-number">1.2.2.1.</span> <span class="nav-text">(1) 变量类型</span></a></li><li class="nav-item nav-level-5"><a class="nav-link" href="#2-%E8%BF%9E%E7%BB%AD%E8%BF%87%E7%A8%8B%E8%B5%8B%E5%80%BC"><span class="nav-number">1.2.2.2.</span> <span class="nav-text">(2) 连续过程赋值</span></a></li><li class="nav-item nav-level-5"><a class="nav-link" href="#3-always%E8%AF%AD%E5%8F%A5"><span class="nav-number">1.2.2.3.</span> <span class="nav-text">(3) always语句</span></a></li><li class="nav-item nav-level-5"><a class="nav-link" href="#4-%E8%BF%87%E7%A8%8B%E8%B5%8B%E5%80%BC"><span class="nav-number">1.2.2.4.</span> <span class="nav-text">(4) 过程赋值</span></a></li><li class="nav-item nav-level-5"><a class="nav-link" href="#5-%E5%87%BD%E6%95%B0"><span class="nav-number">1.2.2.5.</span> <span class="nav-text">(5) 函数</span></a></li><li class="nav-item nav-level-5"><a class="nav-link" href="#6-generate"><span class="nav-number">1.2.2.6.</span> <span class="nav-text">(6) generate</span></a></li></ol></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#3-Verilog%E5%BC%80%E5%8F%91%E5%B7%A5%E5%85%B7"><span class="nav-number">1.3.</span> <span class="nav-text">3. Verilog开发工具</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#3-1-Verilator"><span class="nav-number">1.3.1.</span> <span class="nav-text">3-1 Verilator</span></a></li></ol></li></ol></li></ol></div>
        </div>
        <!--/noindex-->

        <div class="site-overview-wrap sidebar-panel">
          <div class="site-author animated" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="yanlw"
      src="/blog/images/avatar.jpg">
  <p class="site-author-name" itemprop="name">yanlw</p>
  <div class="site-description" itemprop="description">穷则独善其身，达则兼济天下！</div>
</div>
<div class="site-state-wrap animated">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
        <a href="/blog/archives/">
          <span class="site-state-item-count">25</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
          <a href="/blog/categories/">
        <span class="site-state-item-count">9</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
          <a href="/blog/tags/">
        <span class="site-state-item-count">19</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author animated">
      <span class="links-of-author-item">
        <a href="https://gitee.com/yanlwsometing" title="Gitee → https:&#x2F;&#x2F;gitee.com&#x2F;yanlwsometing" rel="noopener me" target="_blank"><i class="fab fa-gitee fa-fw"></i>Gitee</a>
      </span>
      <span class="links-of-author-item">
        <a href="mailto:1977712019@qq.com" title="Mail → mailto:1977712019@qq.com" rel="noopener me" target="_blank"><i class="fa fa-envelope fa-fw"></i>Mail</a>
      </span>
      <span class="links-of-author-item">
        <a href="https://weibo.com/" title="Weibo → https:&#x2F;&#x2F;weibo.com&#x2F;" rel="noopener me" target="_blank"><i class="fab fa-weibo fa-fw"></i>Weibo</a>
      </span>
      <span class="links-of-author-item">
        <a href="https://twitter.com/" title="Twitter → https:&#x2F;&#x2F;twitter.com&#x2F;" rel="noopener me" target="_blank"><i class="fab fa-twitter fa-fw"></i>Twitter</a>
      </span>
  </div>

        </div>
      </div>
        <div class="back-to-top animated" role="button" aria-label="返回顶部">
          <i class="fa fa-arrow-up"></i>
          <span>0%</span>
        </div>
    </div>

    
  </aside>


    </div>

    <div class="main-inner post posts-expand">


  


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="https://yanlwsometing.gitee.io/blog/2023/09/09/Verilog/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/blog/images/avatar.jpg">
      <meta itemprop="name" content="yanlw">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="yanlwsometing">
      <meta itemprop="description" content="穷则独善其身，达则兼济天下！">
    </span>

    <span hidden itemprop="post" itemscope itemtype="http://schema.org/CreativeWork">
      <meta itemprop="name" content="Verilog | yanlwsometing">
      <meta itemprop="description" content="">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          Verilog
        </h1>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">发表于</span>

      <time title="创建时间：2023-09-09 16:35:40" itemprop="dateCreated datePublished" datetime="2023-09-09T16:35:40+08:00">2023-09-09</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar-check"></i>
      </span>
      <span class="post-meta-item-text">更新于</span>
      <time title="修改时间：2023-12-15 17:24:28" itemprop="dateModified" datetime="2023-12-15T17:24:28+08:00">2023-12-15</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-folder"></i>
      </span>
      <span class="post-meta-item-text">分类于</span>
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/blog/categories/Verilog/" itemprop="url" rel="index"><span itemprop="name">Verilog</span></a>
        </span>
    </span>

  
    <span class="post-meta-item" title="阅读次数" id="busuanzi_container_page_pv">
      <span class="post-meta-item-icon">
        <i class="far fa-eye"></i>
      </span>
      <span class="post-meta-item-text">阅读次数：</span>
      <span id="busuanzi_value_page_pv"></span>
    </span>
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody"><h2 id="Verilog"><a href="#Verilog" class="headerlink" title="Verilog"></a>Verilog</h2><h3 id="1-Verilog语言如何用于模拟电路设计的"><a href="#1-Verilog语言如何用于模拟电路设计的" class="headerlink" title="1. Verilog语言如何用于模拟电路设计的"></a>1. Verilog语言如何用于模拟电路设计的</h3><p>Verilog是一种硬件描述语言（HDL），通常用于模拟和设计数字电路。下面是使用Verilog语言进行电路设计和模拟的一般步骤：</p>
<ol>
<li><p><strong>编写Verilog代码</strong>：首先，您需要编写Verilog代码来描述您的电路。Verilog代码将包括模块定义、输入和输出端口、内部逻辑以及任何需要的组件实例化。这个代码将描述电路的结构和功能。</p>
</li>
<li><p><strong>设计层次结构</strong>：将电路分解为模块和子模块，以便更容易管理和维护代码。这有助于提高代码的可重用性和可维护性。</p>
</li>
<li><p><strong>模拟器选择</strong>：选择一个Verilog模拟器，如XSIM、ModelSim、VCS等。模拟器将用于运行Verilog代码并模拟电路的行为。</p>
</li>
<li><p><strong>创建测试台</strong>：编写测试台代码，用于提供输入信号并捕获输出信号。测试台代码通常包括测试向量生成、时钟生成以及对电路行为的监视。</p>
</li>
<li><p><strong>编译和仿真</strong>：使用Verilog模拟器编译Verilog代码并运行仿真。仿真将模拟电路的运行，并根据输入信号模拟输出信号。</p>
</li>
<li><p><strong>分析仿真结果</strong>：分析仿真输出以验证电路的正确性。检查输出是否与预期结果一致，以确保电路按照设计规范工作。</p>
</li>
<li><p><strong>优化和修改</strong>：根据仿真结果，对Verilog代码进行优化或修改，以改进电路性能或修复问题。</p>
</li>
<li><p><strong>重复测试</strong>：重复上述步骤，直到满足设计规范和性能要求。</p>
</li>
<li><p><strong>综合和实际实现</strong>：一旦满足了设计规范，可以将Verilog代码综合成门级电路，并使用工具如Xilinx Vivado、Synopsys Design Compiler等将其映射到FPGA或ASIC。</p>
</li>
<li><p><strong>验证硬件</strong>：在实际硬件上验证电路，确保它在实际环境中正常工作。</p>
</li>
</ol>
<p>总之，Verilog语言是一种强大的工具，用于模拟和设计数字电路。通过编写Verilog代码并使用仿真器，您可以有效地验证电路的功能和性能，然后将其实现在硬件中。这个过程通常在数字电路设计中扮演着关键的角色。</p>
<span id="more"></span>

<h3 id="2-编写Verilog代码"><a href="#2-编写Verilog代码" class="headerlink" title="2. 编写Verilog代码"></a>2. 编写Verilog代码</h3><h4 id="2-1-建模方式"><a href="#2-1-建模方式" class="headerlink" title="2-1. 建模方式"></a>2-1. 建模方式</h4><ul>
<li><p>结构化建模</p>
<p>结构化建模主要通过逐层实例化子模块的方式来描述电路的功能。</p>
</li>
<li><p>数据流建模</p>
</li>
</ul>
<p>​		数据流建模主要是通过连续赋值语句 <code>assign</code> 来描述电路的功能</p>
<ul>
<li>行为建模</li>
</ul>
<h4 id="2-2-常用的语法"><a href="#2-2-常用的语法" class="headerlink" title="2-2. 常用的语法"></a>2-2. 常用的语法</h4><h5 id="1-变量类型"><a href="#1-变量类型" class="headerlink" title="(1) 变量类型"></a>(1) 变量类型</h5><p>类型主要用到有： wire、reg、 parameter </p>
<ul>
<li>wire 类型表示<strong>硬件单元之间的物理连线</strong>， 本身并没有记忆的功能。如果没有驱动元件连接到 wire 型变量，缺省值一般为 “Z”。</li>
<li>reg 类型用来表示存储单元，它会保持数据原有的值，直到被改写</li>
<li>parameter 类型用来表示常量，只能被定义一次</li>
</ul>
<h5 id="2-连续过程赋值"><a href="#2-连续过程赋值" class="headerlink" title="(2) 连续过程赋值"></a>(2) 连续过程赋值</h5><p>连续过程赋值使用关键词<code>assign</code> 对 <code>wire</code>类型的变量进行赋值</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">assign LHS_target = RHS_expression  </span><br></pre></td></tr></table></figure>

<ul>
<li>LHS_target 必须是一个标量或者线型向量，而<strong>不能是寄存器类型</strong>。</li>
<li>RHS_expression 的类型没有要求，可以是标量或线型或存器向量，也可以是函数调用。</li>
<li>只要 RHS_expression 表达式的操作数有事件发生（值的变化）时，RHS_expression 就会<strong>立刻重新计算</strong>，同时赋值给 LHS_target。</li>
</ul>
<h5 id="3-always语句"><a href="#3-always语句" class="headerlink" title="(3) always语句"></a>(3) always语句</h5><p>一个模块中可以包含多个 always 语句，这些语句在模块间<strong>并行执行</strong>，与其在模块的前后顺序没有关系。（此处会出现问题，涉及过程赋值）</p>
<p>always 语句块从 0 时刻开始执行其中的行为语句；当执行完最后一条语句后，便再次执行语句块中的第一条语句，如此循环反复。</p>
<h5 id="4-过程赋值"><a href="#4-过程赋值" class="headerlink" title="(4) 过程赋值"></a>(4) 过程赋值</h5><p>过程性赋值是在 initial 或 always 语句块里的赋值，<strong>赋值对象是寄存器、整数、实数等类型</strong>， 过程赋值包括阻塞赋值和非阻塞赋值。</p>
<p><strong>非阻塞(Non_Blocking)赋值方式( 如 b &lt;&#x3D; a; )</strong></p>
<ul>
<li>块结束后才完成赋值操作。</li>
<li>b的值并不是立刻就改变的。</li>
<li>这是一种比较常用的赋值方法。（特别在编写可综合模块时）</li>
</ul>
<p><strong>阻塞(Blocking)赋值方式( 如 b &#x3D; a; )</strong></p>
<ul>
<li>赋值语句执行完后,块才结束。</li>
<li>b的值在赋值语句执行完后立刻就改变的。</li>
<li>可能会产生意想不到的结果。</li>
</ul>
<p><strong>在描述组合逻辑的always 块中用阻塞赋值，则综合成组合逻辑的电路结构。在描述时序逻辑的always 块中用非阻塞赋值，则综合成时序逻辑的电路结构</strong></p>
<h5 id="5-函数"><a href="#5-函数" class="headerlink" title="(5) 函数"></a>(5) 函数</h5><p>在 Verilog 中，可以利用任务（关键字为 task）或函数（关键字为 function），将重复性的行为级设计进行提取，并在多个地方调用，来避免重复代码的多次编写，使代码更加的简洁、易用</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">function [range-1:0]     function_id ;</span><br><span class="line">input_declaration ;</span><br><span class="line"> other_declaration ;</span><br><span class="line">procedural_statement ;</span><br><span class="line">endfunction</span><br></pre></td></tr></table></figure>

<h5 id="6-generate"><a href="#6-generate" class="headerlink" title="(6) generate"></a>(6) generate</h5><p><code>generate</code>关键字用于在编译时生成模块的一部分代码。<code>generate</code>块允许根据条件、参数或其他参数化的方式生成不同的硬件描述。这对于需要根据设计配置或条件生成不同版本的电路非常有用。</p>
<ul>
<li><strong>条件生成</strong>：生成块可以根据条件来包含或排除特定的硬件描述。例如，您可以根据参数来选择是否包含某个模块：</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">verilogCopy codegenerate</span><br><span class="line">if (ENABLE_FEATURE) begin</span><br><span class="line">  // 生成某个模块或逻辑</span><br><span class="line">end</span><br><span class="line">endgenerate</span><br></pre></td></tr></table></figure>

<ul>
<li><strong>循环生成</strong>：<code>generate</code>块可以用于生成重复的硬件元素，例如一组相似的输入通道或处理单元：</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">verilogCopy codegenerate</span><br><span class="line">for (i = 0; i &lt; N; i = i + 1) begin</span><br><span class="line">  // 生成N个相似的硬件元素</span><br><span class="line">end</span><br><span class="line">endgenerate</span><br></pre></td></tr></table></figure>

<ul>
<li><strong>参数化生成</strong>：您可以使用参数化的方式来生成硬件，例如根据输入的宽度或其他参数来生成不同大小的模块：</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">verilogCopy codeparameter WIDTH = 8; // 输入宽度</span><br><span class="line">generate</span><br><span class="line">  // 使用WIDTH参数生成不同大小的硬件</span><br><span class="line">endgenerate</span><br></pre></td></tr></table></figure>

<ul>
<li><strong>层次生成</strong>：您可以在一个<code>generate</code>块中嵌套另一个<code>generate</code>块，以实现更复杂的层次结构。</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">verilogCopy codegenerate</span><br><span class="line">  // 外层generate块</span><br><span class="line">  generate</span><br><span class="line">    // 内层generate块</span><br><span class="line">  endgenerate</span><br><span class="line">endgenerate</span><br></pre></td></tr></table></figure>



<h3 id="3-Verilog开发工具"><a href="#3-Verilog开发工具" class="headerlink" title="3. Verilog开发工具"></a>3. Verilog开发工具</h3><h4 id="3-1-Verilator"><a href="#3-1-Verilator" class="headerlink" title="3-1 Verilator"></a>3-1 Verilator</h4><p>新手试水：  <a target="_blank" rel="noopener" href="https://blog.csdn.net/Daturasee/article/details/124488821">https://blog.csdn.net/Daturasee/article/details/124488821</a></p>
<p>官方文档： <a target="_blank" rel="noopener" href="https://veripool.org/guide/latest/overview.html">Overview — Verilator 5.012 documentation (veripool.org)</a></p>
<p>进阶文档： <a target="_blank" rel="noopener" href="https://www.itsembedded.com/">https://www.itsembedded.com/</a></p>

    </div>

    
    
    

    <footer class="post-footer">

        

          <div class="post-nav">
            <div class="post-nav-item">
                <a href="/blog/2023/07/22/SF-1-Logic/" rel="prev" title="SF-1-Logic">
                  <i class="fa fa-chevron-left"></i> SF-1-Logic
                </a>
            </div>
            <div class="post-nav-item">
                <a href="/blog/2023/09/09/Verilog-ams/" rel="next" title="Verilog-ams">
                  Verilog-ams <i class="fa fa-chevron-right"></i>
                </a>
            </div>
          </div>
    </footer>
  </article>
</div>






</div>
  </main>

  <footer class="footer">
    <div class="footer-inner">


<div class="copyright">
  &copy; 
  <span itemprop="copyrightYear">2024</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">yanlw</span>
</div>
<div class="busuanzi-count">
    <span class="post-meta-item" id="busuanzi_container_site_uv">
      <span class="post-meta-item-icon">
        <i class="fa fa-user"></i>
      </span>
      <span class="site-uv" title="总访客量">
        <span id="busuanzi_value_site_uv"></span>
      </span>
    </span>
    <span class="post-meta-item" id="busuanzi_container_site_pv">
      <span class="post-meta-item-icon">
        <i class="fa fa-eye"></i>
      </span>
      <span class="site-pv" title="总访问量">
        <span id="busuanzi_value_site_pv"></span>
      </span>
    </span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.js.org/pisces/" rel="noopener" target="_blank">NexT.Pisces</a> 强力驱动
  </div>

    </div>
  </footer>

  
  <div class="reading-progress-bar"></div>

  <a href="https://gitee.com/yanlwsometing" class="github-corner" title="在 GitHub 上关注我" aria-label="在 GitHub 上关注我" rel="noopener" target="_blank"><svg width="80" height="80" viewBox="0 0 250 250" aria-hidden="true"><path d="M0,0 L115,115 L130,115 L142,142 L250,250 L250,0 Z"></path><path d="M128.3,109.0 C113.8,99.7 119.0,89.6 119.0,89.6 C122.0,82.7 120.5,78.6 120.5,78.6 C119.2,72.0 123.4,76.3 123.4,76.3 C127.3,80.9 125.5,87.3 125.5,87.3 C122.9,97.6 130.6,101.9 134.4,103.2" fill="currentColor" style="transform-origin: 130px 106px;" class="octo-arm"></path><path d="M115.0,115.0 C114.9,115.1 118.7,116.5 119.8,115.4 L133.7,101.6 C136.9,99.2 139.9,98.4 142.2,98.6 C133.8,88.0 127.5,74.4 143.8,58.0 C148.5,53.4 154.0,51.2 159.7,51.0 C160.3,49.4 163.2,43.6 171.4,40.1 C171.4,40.1 176.1,42.5 178.8,56.2 C183.1,58.6 187.2,61.8 190.9,65.4 C194.5,69.0 197.7,73.2 200.1,77.6 C213.8,80.2 216.3,84.9 216.3,84.9 C212.7,93.1 206.9,96.0 205.4,96.6 C205.1,102.4 203.0,107.8 198.3,112.5 C181.9,128.9 168.3,122.5 157.7,114.1 C157.9,116.9 156.7,120.9 152.7,124.9 L141.0,136.5 C139.8,137.7 141.6,141.9 141.8,141.8 Z" fill="currentColor" class="octo-body"></path></svg></a>

<noscript>
  <div class="noscript-warning">Theme NexT works best with JavaScript enabled</div>
</noscript>


  
  <script src="https://cdnjs.cloudflare.com/ajax/libs/animejs/3.2.1/anime.min.js" integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin="anonymous"></script>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.6.4/jquery.min.js" integrity="sha256-oP6HI9z1XaZNBrJURtCoUT5SUnxFr8s3BzRl+cbzUq8=" crossorigin="anonymous"></script>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/fancybox/3.5.7/jquery.fancybox.min.js" integrity="sha256-yt2kYMy0w8AbtF89WXb2P1rfjcP/HTHLT7097U8Y5b8=" crossorigin="anonymous"></script>
<script src="/blog/js/comments.js"></script><script src="/blog/js/utils.js"></script><script src="/blog/js/next-boot.js"></script>

  


  <script src="/blog/js/third-party/fancybox.js"></script>



  
  <script async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>





</body>
</html>
