1:48:36 AM
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwm_syn.prj" -log "pwm_Implmnt/pwm.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwm_Implmnt/pwm.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwm_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_radi1.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\pwm_sama.vhd changed - recompiling
File C:\fpga\pwm\pwm\clockmodif.vhd changed - recompiling
File C:\fpga\pwm\pwm\main.vhd changed - recompiling
@E: CS187 :"C:\fpga\pwm\pwm\main_radi1.vhd":11:16:11:20|Expecting .
@W: CD266 :"C:\fpga\pwm\pwm\main_radi1.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
@E: CD213 :"C:\fpga\pwm\pwm\main_radi1.vhd":52:1:52:4|Undefined identifier
2 errors parsing file C:\fpga\pwm\pwm\main_radi1.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 20 01:52:40 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwm_syn.prj" -log "pwm_Implmnt/pwm.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwm_Implmnt/pwm.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwm_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_radi1.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\pwm_sama.vhd changed - recompiling
File C:\fpga\pwm\pwm\clockmodif.vhd changed - recompiling
File C:\fpga\pwm\pwm\main.vhd changed - recompiling
@E: CS187 :"C:\fpga\pwm\pwm\main_radi1.vhd":11:16:11:20|Expecting .
@W: CD266 :"C:\fpga\pwm\pwm\main_radi1.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
@E: CD213 :"C:\fpga\pwm\pwm\main_radi1.vhd":52:1:52:4|Undefined identifier
2 errors parsing file C:\fpga\pwm\pwm\main_radi1.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 20 01:53:04 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwm_syn.prj" -log "pwm_Implmnt/pwm.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwm_Implmnt/pwm.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwm_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_radi1.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\pwm_sama.vhd changed - recompiling
File C:\fpga\pwm\pwm\clockmodif.vhd changed - recompiling
File C:\fpga\pwm\pwm\main.vhd changed - recompiling
@W: CD266 :"C:\fpga\pwm\pwm\main_radi1.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_radi1.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@E: CD393 :"C:\fpga\pwm\pwm\main_radi1.vhd":51:9:51:11|String doesn't match type std_logic
@E: CD393 :"C:\fpga\pwm\pwm\main_radi1.vhd":51:9:51:11|String doesn't match type std_logic
@E: CD393 :"C:\fpga\pwm\pwm\main_radi1.vhd":52:9:52:11|String doesn't match type std_logic
@E: CD393 :"C:\fpga\pwm\pwm\main_radi1.vhd":52:9:52:11|String doesn't match type std_logic
Synthesis failed
4 errors during synthesis
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 20 01:53:27 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwm_syn.prj" -log "pwm_Implmnt/pwm.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwm_Implmnt/pwm.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwm_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_radi1.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\pwm_sama.vhd changed - recompiling
File C:\fpga\pwm\pwm\clockmodif.vhd changed - recompiling
File C:\fpga\pwm\pwm\main.vhd changed - recompiling
@W: CD266 :"C:\fpga\pwm\pwm\main_radi1.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_radi1.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@E: CD648 :"C:\fpga\pwm\pwm\main_radi1.vhd":51:9:51:9|Expression does not match type std_ulogic
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 20 01:53:55 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwm_syn.prj" -log "pwm_Implmnt/pwm.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwm_Implmnt/pwm.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwm_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_radi1.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\pwm_sama.vhd changed - recompiling
File C:\fpga\pwm\pwm\clockmodif.vhd changed - recompiling
File C:\fpga\pwm\pwm\main.vhd changed - recompiling
@W: CD266 :"C:\fpga\pwm\pwm\main_radi1.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
@E: CS187 :"C:\fpga\pwm\pwm\main_radi1.vhd":45:7:45:8|Expecting <=
1 error parsing file C:\fpga\pwm\pwm\main_radi1.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 20 01:55:41 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwm_syn.prj" -log "pwm_Implmnt/pwm.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwm_Implmnt/pwm.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwm_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_radi1.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\pwm_sama.vhd changed - recompiling
File C:\fpga\pwm\pwm\clockmodif.vhd changed - recompiling
File C:\fpga\pwm\pwm\main.vhd changed - recompiling
@W: CD266 :"C:\fpga\pwm\pwm\main_radi1.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
@E: CS187 :"C:\fpga\pwm\pwm\main_radi1.vhd":51:5:51:6|Expecting <=
1 error parsing file C:\fpga\pwm\pwm\main_radi1.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 20 01:55:53 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwm_syn.prj" -log "pwm_Implmnt/pwm.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwm_Implmnt/pwm.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwm_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_radi1.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\pwm_sama.vhd changed - recompiling
File C:\fpga\pwm\pwm\clockmodif.vhd changed - recompiling
File C:\fpga\pwm\pwm\main.vhd changed - recompiling
@W: CD266 :"C:\fpga\pwm\pwm\main_radi1.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_radi1.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD364 :"C:\fpga\pwm\pwm\main_radi1.vhd":44:3:44:6|Removed redundant assignment
@N: CD630 :"C:\fpga\pwm\pwm\pwm_sama_radi1.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_radi1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@W: CL189 :"C:\fpga\pwm\pwm\main_radi1.vhd":42:2:42:3|Register bit LED1 is always 0, optimizing ...
@W: CL168 :"C:\fpga\pwm\pwm\main_radi1.vhd":30:1:30:3|Pruning instance pr1 -- not in use ... 
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 20 01:56:11 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwm\pwm_Implmnt\synwork\pwm_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_radi1.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_radi1.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 20 01:56:12 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwm\pwm_Implmnt\pwm_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwm\pwm_Implmnt\pwm_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                Requested     Requested     Clock        Clock                
Clock                Frequency     Period        Type         Group                
-----------------------------------------------------------------------------------
main|CLK_3_33MHZ     384.0 MHz     2.604         inferred     Autoconstr_clkgroup_0
===================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\pwm_sama_radi1.vhd":21:5:21:6|Found inferred clock main|CLK_3_33MHZ which controls 9 sequential elements including pwm0.brojac[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwm\pwm_Implmnt\pwm.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 20 01:56:13 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\pwm_sama_radi1.vhd":21:5:21:6|Found counter in view:work.main(behavioral) inst pwm0.brojac[7:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_radi1.vhd":7:8:7:18|SB_GB_IO inserted on the port CLK_3_33MHZ.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3_33MHZ_ibuf_gb_io     SB_GB_IO               9          pwm0.brojac[7] 
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwm\pwm_Implmnt\pwm.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwm\pwm_Implmnt\synwork\pwm_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK_3_33MHZ with period 5.12ns. Please declare a user-defined clock on object "p:CLK_3_33MHZ"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 20 01:56:15 2016
#


Top view:               main
Requested Frequency:    195.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -0.903

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ     195.4 MHz     166.1 MHz     5.117         6.020         -0.903     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ  main|CLK_3_33MHZ  |  5.117       -0.903  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK_3_33MHZ
====================================



Starting Points with Worst Slack
********************************

                   Starting                                              Arrival           
Instance           Reference            Type       Pin     Net           Time        Slack 
                   Clock                                                                   
-------------------------------------------------------------------------------------------
pwm0.brojac[5]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[5]     0.540       -0.903
pwm0.brojac[0]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[0]     0.540       -0.854
pwm0.brojac[6]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[6]     0.540       -0.854
pwm0.brojac[7]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[7]     0.540       -0.833
pwm0.brojac[1]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[1]     0.540       -0.805
pwm0.brojac[2]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[2]     0.540       -0.784
pwm0.brojac[3]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[3]     0.540       -0.721
pwm0.brojac[4]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[4]     0.540       0.891 
===========================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                Required           
Instance           Reference            Type       Pin     Net             Time         Slack 
                   Clock                                                                      
----------------------------------------------------------------------------------------------
pwm0.pwm_out       main|CLK_3_33MHZ     SB_DFF     D       un5_brojac      5.011        -0.903
pwm0.brojac[7]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[7]     5.011        0.330 
pwm0.brojac[6]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[6]     5.011        0.470 
pwm0.brojac[5]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[5]     5.011        0.611 
pwm0.brojac[4]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[4]     5.011        0.751 
pwm0.brojac[3]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[3]     5.011        0.891 
pwm0.brojac[0]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[0]     5.011        0.966 
pwm0.brojac[1]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[1]     5.011        0.966 
pwm0.brojac[2]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[2]     5.011        0.966 
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.903

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[5] / Q
    Ending point:                            pwm0.pwm_out / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
pwm0.brojac[5]         SB_DFF      Q        Out     0.540     0.540       -         
brojac[5]              Net         -        -       1.599     -           3         
pwm0.pwm_out_RNO_0     SB_LUT4     I0       In      -         2.139       -         
pwm0.pwm_out_RNO_0     SB_LUT4     O        Out     0.449     2.588       -         
pwm_out_RNO_0          Net         -        -       1.371     -           1         
pwm0.pwm_out_RNO       SB_LUT4     I0       In      -         3.959       -         
pwm0.pwm_out_RNO       SB_LUT4     O        Out     0.449     4.408       -         
un5_brojac             Net         -        -       1.507     -           1         
pwm0.pwm_out           SB_DFF      D        In      -         5.915       -         
====================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.854

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[0] / Q
    Ending point:                            pwm0.pwm_out / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
pwm0.brojac[0]         SB_DFF      Q        Out     0.540     0.540       -         
brojac[0]              Net         -        -       1.599     -           3         
pwm0.pwm_out_RNO_1     SB_LUT4     I0       In      -         2.139       -         
pwm0.pwm_out_RNO_1     SB_LUT4     O        Out     0.449     2.588       -         
un5_brojaclto7_3       Net         -        -       1.371     -           1         
pwm0.pwm_out_RNO       SB_LUT4     I1       In      -         3.959       -         
pwm0.pwm_out_RNO       SB_LUT4     O        Out     0.400     4.359       -         
un5_brojac             Net         -        -       1.507     -           1         
pwm0.pwm_out           SB_DFF      D        In      -         5.865       -         
====================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.854

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[6] / Q
    Ending point:                            pwm0.pwm_out / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
pwm0.brojac[6]         SB_DFF      Q        Out     0.540     0.540       -         
brojac[6]              Net         -        -       1.599     -           3         
pwm0.pwm_out_RNO_0     SB_LUT4     I1       In      -         2.139       -         
pwm0.pwm_out_RNO_0     SB_LUT4     O        Out     0.400     2.539       -         
pwm_out_RNO_0          Net         -        -       1.371     -           1         
pwm0.pwm_out_RNO       SB_LUT4     I0       In      -         3.910       -         
pwm0.pwm_out_RNO       SB_LUT4     O        Out     0.449     4.359       -         
un5_brojac             Net         -        -       1.507     -           1         
pwm0.pwm_out           SB_DFF      D        In      -         5.865       -         
====================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.833

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[7] / Q
    Ending point:                            pwm0.pwm_out / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
pwm0.brojac[7]         SB_DFF      Q        Out     0.540     0.540       -         
brojac[7]              Net         -        -       1.599     -           2         
pwm0.pwm_out_RNO_0     SB_LUT4     I2       In      -         2.139       -         
pwm0.pwm_out_RNO_0     SB_LUT4     O        Out     0.379     2.518       -         
pwm_out_RNO_0          Net         -        -       1.371     -           1         
pwm0.pwm_out_RNO       SB_LUT4     I0       In      -         3.889       -         
pwm0.pwm_out_RNO       SB_LUT4     O        Out     0.449     4.338       -         
un5_brojac             Net         -        -       1.507     -           1         
pwm0.pwm_out           SB_DFF      D        In      -         5.845       -         
====================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.805

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[1] / Q
    Ending point:                            pwm0.pwm_out / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
pwm0.brojac[1]         SB_DFF      Q        Out     0.540     0.540       -         
brojac[1]              Net         -        -       1.599     -           3         
pwm0.pwm_out_RNO_1     SB_LUT4     I1       In      -         2.139       -         
pwm0.pwm_out_RNO_1     SB_LUT4     O        Out     0.400     2.539       -         
un5_brojaclto7_3       Net         -        -       1.371     -           1         
pwm0.pwm_out_RNO       SB_LUT4     I1       In      -         3.910       -         
pwm0.pwm_out_RNO       SB_LUT4     O        Out     0.400     4.309       -         
un5_brojac             Net         -        -       1.507     -           1         
pwm0.pwm_out           SB_DFF      D        In      -         5.816       -         
====================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        7 uses
SB_DFF          9 uses
VCC             1 use
SB_LUT4         11 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   9 (0%)
Total load per clock:
   main|CLK_3_33MHZ: 1

Mapping Summary:
Total  LUTs: 11 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 11 = 11 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 20 01:56:15 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwm_Implmnt its sbt path: C:/fpga/pwm/pwm/pwm_Implmnt\sbt
pwm_Implmnt: newer file C:/fpga/pwm/pwm/pwm_Implmnt/pwm.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwm/pwm_Implmnt/pwm.edf " "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist" "-pVQ100" "-yC:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwm/pwm_Implmnt/pwm.edf...
Parsing constraint file: C:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf ...
Warning: pin assignment on LED0 is redefined in line 8 of file (C:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf )
Warning: pin assignment on LED0 is redefined in line 9 of file (C:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf )
Warning: pin assignment on LED0 is redefined in line 10 of file (C:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf )
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf 
parse file C:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwm/pwm_Implmnt/pwm.scf
sdc_reader OK C:/fpga/pwm/pwm/pwm_Implmnt/pwm.scf
Stored edif netlist at C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwm/pwm_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main" --outdir "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main --outdir C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/fpga/pwm/pwm/pwm_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:30:09

I2004: Option and Settings Summary
=============================================================
Device file          - C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/fpga/pwm/pwm/pwm_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer
Timing library       - C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	11/1280
    PLBs                        :	2/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.4 (sec)

Final Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	11/1280
    PLBs                        :	2/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|CLK_3_33MHZ | Frequency: 327.15 MHz | Target: 195.31 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 17
used logic cells: 11
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\packer" --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 17
used logic cells: 11
Translating sdc file C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\fpga\pwm\pwm\pwm_Implmnt\sbt\netlist\oadb-main" "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\fpga\pwm\pwm\pwm_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\fpga\pwm\pwm\pwm_Implmnt\sbt\outputs\router" --sdf_file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev C:\fpga\pwm\pwm\pwm_Implmnt\sbt\netlist\oadb-main C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib C:\fpga\pwm\pwm\pwm_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\fpga\pwm\pwm\pwm_Implmnt\sbt\outputs\router --sdf_file C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:26:32

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 20 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/fpga/pwm/pwm/pwm_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:37:09

Generating Verilog & VHDL netlist files ...
Writing C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/fpga/pwm/pwm/pwm_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\fpga\pwm\pwm\pwm_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\fpga\pwm\pwm\pwm_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:25:43

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX1K --package VQ100 --outdir "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:36:54

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwm_syn.prj" -log "pwm_Implmnt/pwm.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwm_Implmnt/pwm.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwm_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_radi1.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\pwm_sama_radi1.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_radi1.vhd changed - recompiling
@W: CD266 :"C:\fpga\pwm\pwm\main_radi1.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_radi1.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD364 :"C:\fpga\pwm\pwm\main_radi1.vhd":44:3:44:6|Removed redundant assignment
@N: CD630 :"C:\fpga\pwm\pwm\pwm_sama_radi1.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_radi1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@W: CL168 :"C:\fpga\pwm\pwm\main_radi1.vhd":30:1:30:3|Pruning instance pr1 -- not in use ... 
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 20 01:58:07 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwm\pwm_Implmnt\synwork\pwm_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_radi1.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_radi1.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 20 01:58:09 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwm\pwm_Implmnt\pwm_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwm\pwm_Implmnt\pwm_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                Requested     Requested     Clock        Clock                
Clock                Frequency     Period        Type         Group                
-----------------------------------------------------------------------------------
main|CLK_3_33MHZ     384.0 MHz     2.604         inferred     Autoconstr_clkgroup_0
===================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\pwm_sama_radi1.vhd":21:5:21:6|Found inferred clock main|CLK_3_33MHZ which controls 9 sequential elements including pwm0.brojac[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwm\pwm_Implmnt\pwm.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 20 01:58:09 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\pwm_sama_radi1.vhd":21:5:21:6|Found counter in view:work.main(behavioral) inst pwm0.brojac[7:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  10 /         9
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_radi1.vhd":7:8:7:18|SB_GB_IO inserted on the port CLK_3_33MHZ.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3_33MHZ_ibuf_gb_io     SB_GB_IO               9          pwm0.brojac[7] 
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwm\pwm_Implmnt\pwm.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwm\pwm_Implmnt\synwork\pwm_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK_3_33MHZ with period 5.06ns. Please declare a user-defined clock on object "p:CLK_3_33MHZ"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 20 01:58:11 2016
#


Top view:               main
Requested Frequency:    197.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -0.893

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ     197.5 MHz     167.9 MHz     5.063         5.957         -0.893     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ  main|CLK_3_33MHZ  |  5.063       -0.894  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK_3_33MHZ
====================================



Starting Points with Worst Slack
********************************

                   Starting                                              Arrival           
Instance           Reference            Type       Pin     Net           Time        Slack 
                   Clock                                                                   
-------------------------------------------------------------------------------------------
pwm0.brojac[1]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[1]     0.540       -0.893
pwm0.brojac[2]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[2]     0.540       -0.886
pwm0.brojac[3]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[3]     0.540       -0.886
pwm0.brojac[4]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[4]     0.540       -0.858
pwm0.brojac[5]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[5]     0.540       -0.816
pwm0.brojac[6]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[6]     0.540       -0.753
pwm0.brojac[0]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[0]     0.540       0.277 
pwm0.brojac[7]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[7]     0.540       0.863 
===========================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                Required           
Instance           Reference            Type       Pin     Net             Time         Slack 
                   Clock                                                                      
----------------------------------------------------------------------------------------------
pwm0.pwm_out       main|CLK_3_33MHZ     SB_DFF     D       un5_brojac      4.958        -0.893
pwm0.brojac[7]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[7]     4.958        0.277 
pwm0.brojac[6]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[6]     4.958        0.417 
pwm0.brojac[5]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[5]     4.958        0.557 
pwm0.brojac[4]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[4]     4.958        0.697 
pwm0.brojac[3]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[3]     4.958        0.838 
pwm0.brojac[0]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[0]     4.958        0.912 
pwm0.brojac[1]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[1]     4.958        0.912 
pwm0.brojac[2]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[2]     4.958        0.912 
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.063
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.958

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.893

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[1] / Q
    Ending point:                            pwm0.pwm_out / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
pwm0.brojac[1]         SB_DFF      Q        Out     0.540     0.540       -         
brojac[1]              Net         -        -       1.599     -           3         
pwm0.pwm_out_RNO_0     SB_LUT4     I0       In      -         2.139       -         
pwm0.pwm_out_RNO_0     SB_LUT4     O        Out     0.449     2.588       -         
N_10                   Net         -        -       1.371     -           1         
pwm0.pwm_out_RNO       SB_LUT4     I0       In      -         3.959       -         
pwm0.pwm_out_RNO       SB_LUT4     O        Out     0.386     4.345       -         
un5_brojac             Net         -        -       1.507     -           1         
pwm0.pwm_out           SB_DFF      D        In      -         5.851       -         
====================================================================================
Total path delay (propagation time + setup) of 5.957 is 1.480(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.063
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.958

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.886

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[2] / Q
    Ending point:                            pwm0.pwm_out / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
pwm0.brojac[2]         SB_DFF      Q        Out     0.540     0.540       -         
brojac[2]              Net         -        -       1.599     -           3         
pwm0.pwm_out_RNO_0     SB_LUT4     I1       In      -         2.139       -         
pwm0.pwm_out_RNO_0     SB_LUT4     O        Out     0.379     2.518       -         
N_10                   Net         -        -       1.371     -           1         
pwm0.pwm_out_RNO       SB_LUT4     I0       In      -         3.889       -         
pwm0.pwm_out_RNO       SB_LUT4     O        Out     0.449     4.338       -         
un5_brojac             Net         -        -       1.507     -           1         
pwm0.pwm_out           SB_DFF      D        In      -         5.845       -         
====================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.063
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.958

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.886

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[3] / Q
    Ending point:                            pwm0.pwm_out / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
pwm0.brojac[3]         SB_DFF      Q        Out     0.540     0.540       -         
brojac[3]              Net         -        -       1.599     -           3         
pwm0.pwm_out_RNO_1     SB_LUT4     I0       In      -         2.139       -         
pwm0.pwm_out_RNO_1     SB_LUT4     O        Out     0.449     2.588       -         
m9_i_1                 Net         -        -       1.371     -           1         
pwm0.pwm_out_RNO       SB_LUT4     I1       In      -         3.959       -         
pwm0.pwm_out_RNO       SB_LUT4     O        Out     0.379     4.338       -         
un5_brojac             Net         -        -       1.507     -           1         
pwm0.pwm_out           SB_DFF      D        In      -         5.845       -         
====================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.063
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.958

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.858

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[4] / Q
    Ending point:                            pwm0.pwm_out / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
pwm0.brojac[4]         SB_DFF      Q        Out     0.540     0.540       -         
brojac[4]              Net         -        -       1.599     -           4         
pwm0.pwm_out_RNO_0     SB_LUT4     I2       In      -         2.139       -         
pwm0.pwm_out_RNO_0     SB_LUT4     O        Out     0.351     2.490       -         
N_10                   Net         -        -       1.371     -           1         
pwm0.pwm_out_RNO       SB_LUT4     I0       In      -         3.861       -         
pwm0.pwm_out_RNO       SB_LUT4     O        Out     0.449     4.309       -         
un5_brojac             Net         -        -       1.507     -           1         
pwm0.pwm_out           SB_DFF      D        In      -         5.816       -         
====================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.063
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.958

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.837

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[4] / Q
    Ending point:                            pwm0.pwm_out / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
pwm0.brojac[4]         SB_DFF      Q        Out     0.540     0.540       -         
brojac[4]              Net         -        -       1.599     -           4         
pwm0.pwm_out_RNO_1     SB_LUT4     I1       In      -         2.139       -         
pwm0.pwm_out_RNO_1     SB_LUT4     O        Out     0.379     2.518       -         
m9_i_1                 Net         -        -       1.371     -           1         
pwm0.pwm_out_RNO       SB_LUT4     I1       In      -         3.889       -         
pwm0.pwm_out_RNO       SB_LUT4     O        Out     0.400     4.288       -         
un5_brojac             Net         -        -       1.507     -           1         
pwm0.pwm_out           SB_DFF      D        In      -         5.795       -         
====================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        7 uses
SB_DFF          9 uses
VCC             1 use
SB_LUT4         11 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   9 (0%)
Total load per clock:
   main|CLK_3_33MHZ: 1

Mapping Summary:
Total  LUTs: 11 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 11 = 11 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 20 01:58:11 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwm_Implmnt its sbt path: C:/fpga/pwm/pwm/pwm_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwm/pwm_Implmnt/pwm.edf " "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist" "-pVQ100" "-yC:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwm/pwm_Implmnt/pwm.edf...
Parsing constraint file: C:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf ...
Warning: pin assignment on LED0 is redefined in line 8 of file (C:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf )
Warning: pin assignment on LED0 is redefined in line 9 of file (C:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf )
Warning: pin assignment on LED0 is redefined in line 10 of file (C:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf )
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf 
parse file C:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwm/pwm_Implmnt/pwm.scf
sdc_reader OK C:/fpga/pwm/pwm/pwm_Implmnt/pwm.scf
Stored edif netlist at C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwm/pwm_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwm/pwm_Implmnt/pwm.edf " "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist" "-pVQ100" "-yC:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwm/pwm_Implmnt/pwm.edf...
Parsing constraint file: C:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf ...
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf 
parse file C:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwm/pwm_Implmnt/pwm.scf
sdc_reader OK C:/fpga/pwm/pwm/pwm_Implmnt/pwm.scf
Stored edif netlist at C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwm/pwm_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main" --outdir "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main --outdir C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/fpga/pwm/pwm/pwm_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:30:09

I2004: Option and Settings Summary
=============================================================
Device file          - C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/fpga/pwm/pwm/pwm_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer
Timing library       - C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	11/1280
    PLBs                        :	2/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.5 (sec)

Final Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	11/1280
    PLBs                        :	2/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|CLK_3_33MHZ | Frequency: 327.15 MHz | Target: 197.63 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 15
used logic cells: 11
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\packer" --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 15
used logic cells: 11
Translating sdc file C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\fpga\pwm\pwm\pwm_Implmnt\sbt\netlist\oadb-main" "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\fpga\pwm\pwm\pwm_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\fpga\pwm\pwm\pwm_Implmnt\sbt\outputs\router" --sdf_file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev C:\fpga\pwm\pwm\pwm_Implmnt\sbt\netlist\oadb-main C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib C:\fpga\pwm\pwm\pwm_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\fpga\pwm\pwm\pwm_Implmnt\sbt\outputs\router --sdf_file C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:26:32

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 20 
I1212: Iteration  1 :     8 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/fpga/pwm/pwm/pwm_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:37:09

Generating Verilog & VHDL netlist files ...
Writing C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/fpga/pwm/pwm/pwm_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\fpga\pwm\pwm\pwm_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\fpga\pwm\pwm\pwm_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:25:43

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX1K --package VQ100 --outdir "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:36:54

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwm_syn.prj" -log "pwm_Implmnt/pwm.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwm_Implmnt/pwm.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwm_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_radi1.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\pwm_sama_radi1.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_radi1.vhd changed - recompiling
@W: CD266 :"C:\fpga\pwm\pwm\main_radi1.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_radi1.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD364 :"C:\fpga\pwm\pwm\main_radi1.vhd":44:3:44:6|Removed redundant assignment
@N: CD630 :"C:\fpga\pwm\pwm\pwm_sama_radi1.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_radi1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@W: CL189 :"C:\fpga\pwm\pwm\main_radi1.vhd":42:2:42:3|Register bit LED1 is always 0, optimizing ...
@W: CL168 :"C:\fpga\pwm\pwm\main_radi1.vhd":30:1:30:3|Pruning instance pr1 -- not in use ... 
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 20 02:00:09 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwm\pwm_Implmnt\synwork\pwm_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_radi1.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_radi1.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 20 02:00:10 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwm\pwm_Implmnt\pwm_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwm\pwm_Implmnt\pwm_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                Requested     Requested     Clock        Clock                
Clock                Frequency     Period        Type         Group                
-----------------------------------------------------------------------------------
main|CLK_3_33MHZ     384.0 MHz     2.604         inferred     Autoconstr_clkgroup_0
===================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\pwm_sama_radi1.vhd":21:5:21:6|Found inferred clock main|CLK_3_33MHZ which controls 9 sequential elements including pwm0.brojac[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwm\pwm_Implmnt\pwm.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 20 02:00:11 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\pwm_sama_radi1.vhd":21:5:21:6|Found counter in view:work.main(behavioral) inst pwm0.brojac[7:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  10 /         9
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_radi1.vhd":7:8:7:18|SB_GB_IO inserted on the port CLK_3_33MHZ.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3_33MHZ_ibuf_gb_io     SB_GB_IO               9          pwm0.brojac[7] 
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwm\pwm_Implmnt\pwm.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwm\pwm_Implmnt\synwork\pwm_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK_3_33MHZ with period 5.06ns. Please declare a user-defined clock on object "p:CLK_3_33MHZ"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 20 02:00:13 2016
#


Top view:               main
Requested Frequency:    197.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -0.893

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ     197.5 MHz     167.9 MHz     5.063         5.957         -0.893     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ  main|CLK_3_33MHZ  |  5.063       -0.894  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK_3_33MHZ
====================================



Starting Points with Worst Slack
********************************

                   Starting                                              Arrival           
Instance           Reference            Type       Pin     Net           Time        Slack 
                   Clock                                                                   
-------------------------------------------------------------------------------------------
pwm0.brojac[1]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[1]     0.540       -0.893
pwm0.brojac[2]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[2]     0.540       -0.886
pwm0.brojac[3]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[3]     0.540       -0.886
pwm0.brojac[4]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[4]     0.540       -0.858
pwm0.brojac[5]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[5]     0.540       -0.816
pwm0.brojac[6]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[6]     0.540       -0.753
pwm0.brojac[0]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[0]     0.540       0.277 
pwm0.brojac[7]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[7]     0.540       0.863 
===========================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                Required           
Instance           Reference            Type       Pin     Net             Time         Slack 
                   Clock                                                                      
----------------------------------------------------------------------------------------------
pwm0.pwm_out       main|CLK_3_33MHZ     SB_DFF     D       un5_brojac      4.958        -0.893
pwm0.brojac[7]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[7]     4.958        0.277 
pwm0.brojac[6]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[6]     4.958        0.417 
pwm0.brojac[5]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[5]     4.958        0.557 
pwm0.brojac[4]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[4]     4.958        0.697 
pwm0.brojac[3]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[3]     4.958        0.838 
pwm0.brojac[0]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[0]     4.958        0.912 
pwm0.brojac[1]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[1]     4.958        0.912 
pwm0.brojac[2]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[2]     4.958        0.912 
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.063
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.958

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.893

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[1] / Q
    Ending point:                            pwm0.pwm_out / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
pwm0.brojac[1]         SB_DFF      Q        Out     0.540     0.540       -         
brojac[1]              Net         -        -       1.599     -           3         
pwm0.pwm_out_RNO_0     SB_LUT4     I0       In      -         2.139       -         
pwm0.pwm_out_RNO_0     SB_LUT4     O        Out     0.449     2.588       -         
N_10                   Net         -        -       1.371     -           1         
pwm0.pwm_out_RNO       SB_LUT4     I0       In      -         3.959       -         
pwm0.pwm_out_RNO       SB_LUT4     O        Out     0.386     4.345       -         
un5_brojac             Net         -        -       1.507     -           1         
pwm0.pwm_out           SB_DFF      D        In      -         5.851       -         
====================================================================================
Total path delay (propagation time + setup) of 5.957 is 1.480(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.063
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.958

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.886

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[2] / Q
    Ending point:                            pwm0.pwm_out / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
pwm0.brojac[2]         SB_DFF      Q        Out     0.540     0.540       -         
brojac[2]              Net         -        -       1.599     -           3         
pwm0.pwm_out_RNO_0     SB_LUT4     I1       In      -         2.139       -         
pwm0.pwm_out_RNO_0     SB_LUT4     O        Out     0.379     2.518       -         
N_10                   Net         -        -       1.371     -           1         
pwm0.pwm_out_RNO       SB_LUT4     I0       In      -         3.889       -         
pwm0.pwm_out_RNO       SB_LUT4     O        Out     0.449     4.338       -         
un5_brojac             Net         -        -       1.507     -           1         
pwm0.pwm_out           SB_DFF      D        In      -         5.845       -         
====================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.063
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.958

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.886

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[3] / Q
    Ending point:                            pwm0.pwm_out / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
pwm0.brojac[3]         SB_DFF      Q        Out     0.540     0.540       -         
brojac[3]              Net         -        -       1.599     -           3         
pwm0.pwm_out_RNO_1     SB_LUT4     I0       In      -         2.139       -         
pwm0.pwm_out_RNO_1     SB_LUT4     O        Out     0.449     2.588       -         
m9_i_1                 Net         -        -       1.371     -           1         
pwm0.pwm_out_RNO       SB_LUT4     I1       In      -         3.959       -         
pwm0.pwm_out_RNO       SB_LUT4     O        Out     0.379     4.338       -         
un5_brojac             Net         -        -       1.507     -           1         
pwm0.pwm_out           SB_DFF      D        In      -         5.845       -         
====================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.063
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.958

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.858

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[4] / Q
    Ending point:                            pwm0.pwm_out / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
pwm0.brojac[4]         SB_DFF      Q        Out     0.540     0.540       -         
brojac[4]              Net         -        -       1.599     -           4         
pwm0.pwm_out_RNO_0     SB_LUT4     I2       In      -         2.139       -         
pwm0.pwm_out_RNO_0     SB_LUT4     O        Out     0.351     2.490       -         
N_10                   Net         -        -       1.371     -           1         
pwm0.pwm_out_RNO       SB_LUT4     I0       In      -         3.861       -         
pwm0.pwm_out_RNO       SB_LUT4     O        Out     0.449     4.309       -         
un5_brojac             Net         -        -       1.507     -           1         
pwm0.pwm_out           SB_DFF      D        In      -         5.816       -         
====================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.063
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.958

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.837

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[4] / Q
    Ending point:                            pwm0.pwm_out / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
pwm0.brojac[4]         SB_DFF      Q        Out     0.540     0.540       -         
brojac[4]              Net         -        -       1.599     -           4         
pwm0.pwm_out_RNO_1     SB_LUT4     I1       In      -         2.139       -         
pwm0.pwm_out_RNO_1     SB_LUT4     O        Out     0.379     2.518       -         
m9_i_1                 Net         -        -       1.371     -           1         
pwm0.pwm_out_RNO       SB_LUT4     I1       In      -         3.889       -         
pwm0.pwm_out_RNO       SB_LUT4     O        Out     0.400     4.288       -         
un5_brojac             Net         -        -       1.507     -           1         
pwm0.pwm_out           SB_DFF      D        In      -         5.795       -         
====================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        7 uses
SB_DFF          9 uses
VCC             1 use
SB_LUT4         11 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   9 (0%)
Total load per clock:
   main|CLK_3_33MHZ: 1

Mapping Summary:
Total  LUTs: 11 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 11 = 11 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri May 20 02:00:13 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwm_Implmnt its sbt path: C:/fpga/pwm/pwm/pwm_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwm/pwm_Implmnt/pwm.edf " "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist" "-pVQ100" "-yC:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwm/pwm_Implmnt/pwm.edf...
Parsing constraint file: C:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf ...
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf 
parse file C:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwm/pwm_Implmnt/pwm.scf
sdc_reader OK C:/fpga/pwm/pwm/pwm_Implmnt/pwm.scf
Stored edif netlist at C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwm/pwm_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main" --outdir "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main --outdir C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/fpga/pwm/pwm/pwm_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:30:09

I2004: Option and Settings Summary
=============================================================
Device file          - C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/fpga/pwm/pwm/pwm_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer
Timing library       - C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	11/1280
    PLBs                        :	2/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.5 (sec)

Final Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	11/1280
    PLBs                        :	2/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|CLK_3_33MHZ | Frequency: 327.15 MHz | Target: 197.63 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 15
used logic cells: 11
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\packer" --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 15
used logic cells: 11
Translating sdc file C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\fpga\pwm\pwm\pwm_Implmnt\sbt\netlist\oadb-main" "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\fpga\pwm\pwm\pwm_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\fpga\pwm\pwm\pwm_Implmnt\sbt\outputs\router" --sdf_file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev C:\fpga\pwm\pwm\pwm_Implmnt\sbt\netlist\oadb-main C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib C:\fpga\pwm\pwm\pwm_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\fpga\pwm\pwm\pwm_Implmnt\sbt\outputs\router --sdf_file C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:26:32

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 20 
I1212: Iteration  1 :     8 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/fpga/pwm/pwm/pwm_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:37:09

Generating Verilog & VHDL netlist files ...
Writing C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/fpga/pwm/pwm/pwm_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\fpga\pwm\pwm\pwm_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\fpga\pwm\pwm\pwm_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:25:43

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX1K --package VQ100 --outdir "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:36:54

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwm_syn.prj" -log "pwm_Implmnt/pwm.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwm_Implmnt/pwm.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwm_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_radi1.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\pwm_sama_radi1.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_radi1.vhd changed - recompiling
@W: CD266 :"C:\fpga\pwm\pwm\main_radi1.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_radi1.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD364 :"C:\fpga\pwm\pwm\main_radi1.vhd":44:3:44:6|Removed redundant assignment
@N: CD630 :"C:\fpga\pwm\pwm\pwm_sama_radi1.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_radi1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@W: CL168 :"C:\fpga\pwm\pwm\main_radi1.vhd":30:1:30:3|Pruning instance pr1 -- not in use ... 
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 20 02:01:13 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwm\pwm_Implmnt\synwork\pwm_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_radi1.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_radi1.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 20 02:01:14 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwm\pwm_Implmnt\pwm_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwm\pwm_Implmnt\pwm_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                Requested     Requested     Clock        Clock                
Clock                Frequency     Period        Type         Group                
-----------------------------------------------------------------------------------
main|CLK_3_33MHZ     384.0 MHz     2.604         inferred     Autoconstr_clkgroup_0
===================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\pwm_sama_radi1.vhd":21:5:21:6|Found inferred clock main|CLK_3_33MHZ which controls 9 sequential elements including pwm0.brojac[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwm\pwm_Implmnt\pwm.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 20 02:01:15 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\pwm_sama_radi1.vhd":21:5:21:6|Found counter in view:work.main(behavioral) inst pwm0.brojac[7:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  10 /         9
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_radi1.vhd":7:8:7:18|SB_GB_IO inserted on the port CLK_3_33MHZ.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3_33MHZ_ibuf_gb_io     SB_GB_IO               9          pwm0.brojac[7] 
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwm\pwm_Implmnt\pwm.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwm\pwm_Implmnt\synwork\pwm_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK_3_33MHZ with period 5.12ns. Please declare a user-defined clock on object "p:CLK_3_33MHZ"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 20 02:01:17 2016
#


Top view:               main
Requested Frequency:    195.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -0.903

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ     195.4 MHz     166.1 MHz     5.117         6.020         -0.903     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ  main|CLK_3_33MHZ  |  5.117       -0.903  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK_3_33MHZ
====================================



Starting Points with Worst Slack
********************************

                   Starting                                              Arrival           
Instance           Reference            Type       Pin     Net           Time        Slack 
                   Clock                                                                   
-------------------------------------------------------------------------------------------
pwm0.brojac[0]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[0]     0.540       -0.903
pwm0.brojac[1]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[1]     0.540       -0.854
pwm0.brojac[3]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[3]     0.540       -0.854
pwm0.brojac[2]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[2]     0.540       -0.833
pwm0.brojac[4]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[4]     0.540       -0.805
pwm0.brojac[5]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[5]     0.540       -0.784
pwm0.brojac[7]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[7]     0.540       -0.770
pwm0.brojac[6]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[6]     0.540       -0.721
===========================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                Required           
Instance           Reference            Type       Pin     Net             Time         Slack 
                   Clock                                                                      
----------------------------------------------------------------------------------------------
pwm0.pwm_out       main|CLK_3_33MHZ     SB_DFF     D       un5_brojac      5.011        -0.903
pwm0.brojac[7]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[7]     5.011        0.330 
pwm0.brojac[6]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[6]     5.011        0.470 
pwm0.brojac[5]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[5]     5.011        0.611 
pwm0.brojac[4]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[4]     5.011        0.751 
pwm0.brojac[3]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[3]     5.011        0.891 
pwm0.brojac[0]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[0]     5.011        0.966 
pwm0.brojac[1]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[1]     5.011        0.966 
pwm0.brojac[2]     main|CLK_3_33MHZ     SB_DFF     D       brojac_s[2]     5.011        0.966 
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.903

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[0] / Q
    Ending point:                            pwm0.pwm_out / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
pwm0.brojac[0]         SB_DFF      Q        Out     0.540     0.540       -         
brojac[0]              Net         -        -       1.599     -           3         
pwm0.pwm_out_RNO_0     SB_LUT4     I0       In      -         2.139       -         
pwm0.pwm_out_RNO_0     SB_LUT4     O        Out     0.449     2.588       -         
pwm_out_RNO_0          Net         -        -       1.371     -           1         
pwm0.pwm_out_RNO       SB_LUT4     I0       In      -         3.959       -         
pwm0.pwm_out_RNO       SB_LUT4     O        Out     0.449     4.408       -         
un5_brojac             Net         -        -       1.507     -           1         
pwm0.pwm_out           SB_DFF      D        In      -         5.915       -         
====================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.854

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[1] / Q
    Ending point:                            pwm0.pwm_out / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
pwm0.brojac[1]         SB_DFF      Q        Out     0.540     0.540       -         
brojac[1]              Net         -        -       1.599     -           3         
pwm0.pwm_out_RNO_0     SB_LUT4     I1       In      -         2.139       -         
pwm0.pwm_out_RNO_0     SB_LUT4     O        Out     0.400     2.539       -         
pwm_out_RNO_0          Net         -        -       1.371     -           1         
pwm0.pwm_out_RNO       SB_LUT4     I0       In      -         3.910       -         
pwm0.pwm_out_RNO       SB_LUT4     O        Out     0.449     4.359       -         
un5_brojac             Net         -        -       1.507     -           1         
pwm0.pwm_out           SB_DFF      D        In      -         5.865       -         
====================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.854

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[3] / Q
    Ending point:                            pwm0.pwm_out / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
pwm0.brojac[3]         SB_DFF      Q        Out     0.540     0.540       -         
brojac[3]              Net         -        -       1.599     -           3         
pwm0.pwm_out_RNO_1     SB_LUT4     I0       In      -         2.139       -         
pwm0.pwm_out_RNO_1     SB_LUT4     O        Out     0.449     2.588       -         
un5_brojaclto7_1       Net         -        -       1.371     -           1         
pwm0.pwm_out_RNO       SB_LUT4     I1       In      -         3.959       -         
pwm0.pwm_out_RNO       SB_LUT4     O        Out     0.400     4.359       -         
un5_brojac             Net         -        -       1.507     -           1         
pwm0.pwm_out           SB_DFF      D        In      -         5.865       -         
====================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.833

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[2] / Q
    Ending point:                            pwm0.pwm_out / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
pwm0.brojac[2]         SB_DFF      Q        Out     0.540     0.540       -         
brojac[2]              Net         -        -       1.599     -           3         
pwm0.pwm_out_RNO_0     SB_LUT4     I2       In      -         2.139       -         
pwm0.pwm_out_RNO_0     SB_LUT4     O        Out     0.379     2.518       -         
pwm_out_RNO_0          Net         -        -       1.371     -           1         
pwm0.pwm_out_RNO       SB_LUT4     I0       In      -         3.889       -         
pwm0.pwm_out_RNO       SB_LUT4     O        Out     0.449     4.338       -         
un5_brojac             Net         -        -       1.507     -           1         
pwm0.pwm_out           SB_DFF      D        In      -         5.845       -         
====================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.805

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[4] / Q
    Ending point:                            pwm0.pwm_out / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
pwm0.brojac[4]         SB_DFF      Q        Out     0.540     0.540       -         
brojac[4]              Net         -        -       1.599     -           3         
pwm0.pwm_out_RNO_1     SB_LUT4     I1       In      -         2.139       -         
pwm0.pwm_out_RNO_1     SB_LUT4     O        Out     0.400     2.539       -         
un5_brojaclto7_1       Net         -        -       1.371     -           1         
pwm0.pwm_out_RNO       SB_LUT4     I1       In      -         3.910       -         
pwm0.pwm_out_RNO       SB_LUT4     O        Out     0.400     4.309       -         
un5_brojac             Net         -        -       1.507     -           1         
pwm0.pwm_out           SB_DFF      D        In      -         5.816       -         
====================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        7 uses
SB_DFF          9 uses
VCC             1 use
SB_LUT4         11 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   9 (0%)
Total load per clock:
   main|CLK_3_33MHZ: 1

Mapping Summary:
Total  LUTs: 11 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 11 = 11 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 20 02:01:17 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwm_Implmnt its sbt path: C:/fpga/pwm/pwm/pwm_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwm/pwm_Implmnt/pwm.edf " "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist" "-pVQ100" "-yC:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwm/pwm_Implmnt/pwm.edf...
Parsing constraint file: C:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf ...
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf 
parse file C:/zavrsni/blinky/Source/iCEblink40-hx1k_pin_constraints_file.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwm/pwm_Implmnt/pwm.scf
sdc_reader OK C:/fpga/pwm/pwm/pwm_Implmnt/pwm.scf
Stored edif netlist at C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwm/pwm_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main" --outdir "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main --outdir C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/fpga/pwm/pwm/pwm_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:30:09

I2004: Option and Settings Summary
=============================================================
Device file          - C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/fpga/pwm/pwm/pwm_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer
Timing library       - C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	9
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	12
    Number of DFFs      	:	9
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	12/1280
    PLBs                        :	2/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.3 (sec)

Final Design Statistics
    Number of LUTs      	:	12
    Number of DFFs      	:	9
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	12/1280
    PLBs                        :	3/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|CLK_3_33MHZ | Frequency: 327.15 MHz | Target: 195.31 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 13
used logic cells: 12
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\packer" --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 13
used logic cells: 12
Translating sdc file C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\fpga\pwm\pwm\pwm_Implmnt\sbt\netlist\oadb-main" "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\fpga\pwm\pwm\pwm_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\fpga\pwm\pwm\pwm_Implmnt\sbt\outputs\router" --sdf_file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev C:\fpga\pwm\pwm\pwm_Implmnt\sbt\netlist\oadb-main C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib C:\fpga\pwm\pwm\pwm_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\fpga\pwm\pwm\pwm_Implmnt\sbt\outputs\router --sdf_file C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:26:32

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 21 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/fpga/pwm/pwm/pwm_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:37:09

Generating Verilog & VHDL netlist files ...
Writing C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/fpga/pwm/pwm/pwm_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\fpga\pwm\pwm\pwm_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\fpga\pwm\pwm\pwm_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:25:43

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX1K --package VQ100 --outdir "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:36:54

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwm/pwm_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
2:02:08 AM
