// Seed: 2633338308
module module_0;
  wand id_1;
  assign id_1 = 1 < -1;
  wire id_2;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd38
) (
    id_1,
    _id_2
);
  input wire _id_2;
  input wire id_1;
  logic [(  id_2  ) : 1] id_3;
  always @(posedge id_2) begin : LABEL_0
    id_3 <= 1 << id_2;
  end
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd38,
    parameter id_1 = 32'd51,
    parameter id_4 = 32'd51
) (
    output uwire _id_0,
    output tri   _id_1
    , _id_4,
    output wor   id_2
);
  assign id_1 = $signed(id_1);
  ;
  module_0 modCall_1 ();
  logic [1 : id_0] id_5;
  ;
  wire id_6;
  wire id_7;
  logic [-1 'b0 : id_1] id_8[id_1 : id_4];
  assign id_5 = id_5;
endmodule
