Analysis & Synthesis report for IITB_RISC23
Thu May 04 17:11:52 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Top-level Entity: |main
 10. Parameter Settings for User Entity Instance: regfile:rf
 11. Parameter Settings for User Entity Instance: instr_mem:i_mem
 12. Parameter Settings for User Entity Instance: ALU_2:alu1
 13. Parameter Settings for User Entity Instance: Stage4_Exec:ex
 14. Parameter Settings for User Entity Instance: Stage4_Exec:ex|ALU_2:ALU2
 15. Parameter Settings for User Entity Instance: Stage4_Exec:ex|ALU_2:ALU3
 16. Parameter Settings for User Entity Instance: MEM_STAGE:m_acc
 17. Parameter Settings for User Entity Instance: MEM_STAGE:m_acc|data_mem:mem
 18. Port Connectivity Checks: "Write_Back:wb"
 19. Port Connectivity Checks: "Stage4_Exec:ex|ALU_2:ALU3"
 20. Port Connectivity Checks: "ALU_2:alu1"
 21. Port Connectivity Checks: "RefAdd:RAR1"
 22. Port Connectivity Checks: "pipe_reg:PReg5"
 23. Port Connectivity Checks: "pipe_reg:PReg4"
 24. Port Connectivity Checks: "pipe_reg:PReg3"
 25. Port Connectivity Checks: "pipe_reg:PReg2"
 26. Port Connectivity Checks: "pipe_reg:PReg1"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 04 17:11:52 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; IITB_RISC23                                 ;
; Top-level Entity Name              ; main                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M25SAE144C8G     ;                    ;
; Top-level entity name                                            ; main               ; IITB_RISC23        ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------+---------+
; mux2to1.vhd                      ; yes             ; User VHDL File  ; C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/mux2to1.vhd               ;         ;
; Stage4_Exec.vhdl                 ; yes             ; User VHDL File  ; C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl          ;         ;
; instr_mem.vhdl                   ; yes             ; User VHDL File  ; C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/instr_mem.vhdl            ;         ;
; data_mem.vhdl                    ; yes             ; User VHDL File  ; C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/data_mem.vhdl             ;         ;
; ALU_2.vhdl                       ; yes             ; User VHDL File  ; C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl                ;         ;
; Flags.vhd                        ; yes             ; User VHDL File  ; C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Flags.vhd                 ;         ;
; regfile.vhdl                     ; yes             ; User VHDL File  ; C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/regfile.vhdl              ;         ;
; Write_Back.vhd                   ; yes             ; User VHDL File  ; C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd            ;         ;
; Register_Read.vhd                ; yes             ; User VHDL File  ; C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd         ;         ;
; RefAdd.vhd                       ; yes             ; User VHDL File  ; C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/RefAdd.vhd                ;         ;
; MEM_STAGE.vhd                    ; yes             ; User VHDL File  ; C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/MEM_STAGE.vhd             ;         ;
; Complementor.vhd                 ; yes             ; User VHDL File  ; C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Complementor.vhd          ;         ;
; main.vhd                         ; yes             ; User VHDL File  ; C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/main.vhd                  ;         ;
; Stage2_WithoutHazards.vhd        ; yes             ; User VHDL File  ; C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_WithoutHazards.vhd ;         ;
; pipe_reg.vhd                     ; yes             ; User VHDL File  ; C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/pipe_reg.vhd              ;         ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; reset ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; |main                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 2    ; 0            ; 0          ; |main               ; main        ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |main ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; operand_width  ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:rf ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; operand_width  ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instr_mem:i_mem ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; operand_width  ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_2:alu1 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; operand_width  ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Stage4_Exec:ex ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; operand_width  ; 16    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Stage4_Exec:ex|ALU_2:ALU2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; operand_width  ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Stage4_Exec:ex|ALU_2:ALU3 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; operand_width  ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_STAGE:m_acc ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; operand_width  ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_STAGE:m_acc|data_mem:mem ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; operand_width  ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------+
; Port Connectivity Checks: "Write_Back:wb" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; c    ; Input ; Info     ; Stuck at GND    ;
; z    ; Input ; Info     ; Stuck at GND    ;
+------+-------+----------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Stage4_Exec:ex|ALU_2:ALU3"                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; alu_cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; alu_cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alu_z    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_2:alu1"                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; alu_b[15..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; alu_b[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; alu_cin      ; Input  ; Info     ; Stuck at GND                                                                        ;
; alu_j        ; Input  ; Info     ; Stuck at GND                                                                        ;
; alu_cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alu_z        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "RefAdd:RAR1"     ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; refadd_in ; Input ; Info     ; Stuck at GND ;
+-----------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "pipe_reg:PReg5"        ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; pr_wr           ; Input ; Info     ; Stuck at VCC ;
; data_in[95..84] ; Input ; Info     ; Stuck at GND ;
; data_in[82..80] ; Input ; Info     ; Stuck at GND ;
; data_in[15..0]  ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipe_reg:PReg4"                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; pr_wr            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_out[95..85] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out[82..80] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out[15..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "pipe_reg:PReg3" ;
+-------+-------+----------+-----------------+
; Port  ; Type  ; Severity ; Details         ;
+-------+-------+----------+-----------------+
; pr_wr ; Input ; Info     ; Stuck at VCC    ;
+-------+-------+----------+-----------------+


+---------------------------------------------------+
; Port Connectivity Checks: "pipe_reg:PReg2"        ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; pr_wr           ; Input ; Info     ; Stuck at VCC ;
; data_in[95..85] ; Input ; Info     ; Stuck at GND ;
; data_in[79..48] ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipe_reg:PReg1"                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_in[95..32]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out[95..48] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu May 04 17:11:39 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC23 -c IITB_RISC23
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file mux2to1.vhd
    Info (12022): Found design unit 1: mux2to1-working File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/mux2to1.vhd Line: 12
    Info (12023): Found entity 1: mux2to1 File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/mux2to1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file stage4_exec.vhdl
    Info (12022): Found design unit 1: Stage4_Exec-behavioural File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 26
    Info (12023): Found entity 1: Stage4_Exec File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file instr_mem.vhdl
    Info (12022): Found design unit 1: instr_mem-behavioural File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/instr_mem.vhdl Line: 15
    Info (12023): Found entity 1: instr_mem File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/instr_mem.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file data_mem.vhdl
    Info (12022): Found design unit 1: data_mem-behavioural File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/data_mem.vhdl Line: 19
    Info (12023): Found entity 1: data_mem File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/data_mem.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu_2.vhdl
    Info (12022): Found design unit 1: ALU_2-behavioural File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl Line: 36
    Info (12023): Found entity 1: ALU_2 File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl Line: 8
Info (12021): Found 4 design units, including 2 entities, in source file flags.vhd
    Info (12022): Found design unit 1: carry_flag-behav File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Flags.vhd Line: 13
    Info (12022): Found design unit 2: zero_flag-behav File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Flags.vhd Line: 47
    Info (12023): Found entity 1: carry_flag File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Flags.vhd Line: 6
    Info (12023): Found entity 2: zero_flag File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Flags.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file regfile.vhdl
    Info (12022): Found design unit 1: regfile-behavioural File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/regfile.vhdl Line: 24
    Info (12023): Found entity 1: regfile File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/regfile.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file write_back.vhd
    Info (12022): Found design unit 1: Write_Back-WB File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd Line: 21
    Info (12023): Found entity 1: Write_Back File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file register_read.vhd
    Info (12022): Found design unit 1: Register_Read-RR File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 34
    Info (12023): Found entity 1: Register_Read File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file refadd.vhd
    Info (12022): Found design unit 1: RefAdd-king File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/RefAdd.vhd Line: 14
    Info (12023): Found entity 1: RefAdd File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/RefAdd.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mem_stage.vhd
    Info (12022): Found design unit 1: MEM_STAGE-Structural File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/MEM_STAGE.vhd Line: 33
    Info (12023): Found entity 1: MEM_STAGE File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/MEM_STAGE.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file complementor.vhd
    Info (12022): Found design unit 1: Complementor-doit File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Complementor.vhd Line: 10
    Info (12023): Found entity 1: Complementor File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Complementor.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file main.vhd
    Info (12022): Found design unit 1: main-behav File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/main.vhd Line: 24
    Info (12023): Found entity 1: main File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/main.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file stage2_withouthazards.vhd
    Info (12022): Found design unit 1: Stage2_WithoutHazards-behav File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_WithoutHazards.vhd Line: 21
    Info (12023): Found entity 1: Stage2_WithoutHazards File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_WithoutHazards.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file pipe_reg.vhd
    Info (12022): Found design unit 1: pipe_reg-behavioural File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/pipe_reg.vhd Line: 13
    Info (12023): Found entity 1: pipe_reg File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/pipe_reg.vhd Line: 4
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at main.vhd(235): used explicit default value for signal "Z_flag" because signal was never assigned a value File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/main.vhd Line: 235
Warning (10540): VHDL Signal Declaration warning at main.vhd(235): used explicit default value for signal "C_flag" because signal was never assigned a value File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/main.vhd Line: 235
Warning (10540): VHDL Signal Declaration warning at main.vhd(242): used explicit default value for signal "RefAdd_in" because signal was never assigned a value File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/main.vhd Line: 242
Warning (10540): VHDL Signal Declaration warning at main.vhd(251): used explicit default value for signal "PR_Write" because signal was never assigned a value File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/main.vhd Line: 251
Info (12128): Elaborating entity "pipe_reg" for hierarchy "pipe_reg:PReg1" File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/main.vhd Line: 254
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:rf" File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/main.vhd Line: 262
Warning (10036): Verilog HDL or VHDL warning at regfile.vhdl(25): object "sR0" assigned a value but never read File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/regfile.vhdl Line: 25
Warning (10036): Verilog HDL or VHDL warning at regfile.vhdl(25): object "sR1" assigned a value but never read File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/regfile.vhdl Line: 25
Warning (10036): Verilog HDL or VHDL warning at regfile.vhdl(25): object "sR2" assigned a value but never read File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/regfile.vhdl Line: 25
Warning (10036): Verilog HDL or VHDL warning at regfile.vhdl(25): object "sR3" assigned a value but never read File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/regfile.vhdl Line: 25
Warning (10036): Verilog HDL or VHDL warning at regfile.vhdl(25): object "sR4" assigned a value but never read File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/regfile.vhdl Line: 25
Warning (10036): Verilog HDL or VHDL warning at regfile.vhdl(25): object "sR5" assigned a value but never read File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/regfile.vhdl Line: 25
Warning (10036): Verilog HDL or VHDL warning at regfile.vhdl(25): object "sR6" assigned a value but never read File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/regfile.vhdl Line: 25
Warning (10036): Verilog HDL or VHDL warning at regfile.vhdl(25): object "sR7" assigned a value but never read File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/regfile.vhdl Line: 25
Info (12128): Elaborating entity "RefAdd" for hierarchy "RefAdd:RAR1" File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/main.vhd Line: 263
Info (12128): Elaborating entity "instr_mem" for hierarchy "instr_mem:i_mem" File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/main.vhd Line: 264
Warning (10036): Verilog HDL or VHDL warning at instr_mem.vhdl(17): object "sData" assigned a value but never read File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/instr_mem.vhdl Line: 17
Warning (10542): VHDL Variable Declaration warning at instr_mem.vhdl(20): used initial value expression for variable "Data" because variable was never assigned a value File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/instr_mem.vhdl Line: 20
Info (12128): Elaborating entity "ALU_2" for hierarchy "ALU_2:alu1" File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/main.vhd Line: 266
Warning (10542): VHDL Variable Declaration warning at ALU_2.vhdl(96): used initial value expression for variable "ALU_CND" because variable was never assigned a value File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl Line: 96
Warning (10631): VHDL Process Statement warning at ALU_2.vhdl(95): inferring latch(es) for signal or variable "ALU_C", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl Line: 95
Warning (10631): VHDL Process Statement warning at ALU_2.vhdl(95): inferring latch(es) for signal or variable "ALU_Cout", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl Line: 95
Warning (10631): VHDL Process Statement warning at ALU_2.vhdl(95): inferring latch(es) for signal or variable "ALU_Z", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_Z" at ALU_2.vhdl(95) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_Cout" at ALU_2.vhdl(95) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[0]" at ALU_2.vhdl(95) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[1]" at ALU_2.vhdl(95) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[2]" at ALU_2.vhdl(95) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[3]" at ALU_2.vhdl(95) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[4]" at ALU_2.vhdl(95) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[5]" at ALU_2.vhdl(95) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[6]" at ALU_2.vhdl(95) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[7]" at ALU_2.vhdl(95) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[8]" at ALU_2.vhdl(95) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[9]" at ALU_2.vhdl(95) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[10]" at ALU_2.vhdl(95) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[11]" at ALU_2.vhdl(95) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[12]" at ALU_2.vhdl(95) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[13]" at ALU_2.vhdl(95) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[14]" at ALU_2.vhdl(95) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl Line: 95
Info (10041): Inferred latch for "ALU_C[15]" at ALU_2.vhdl(95) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl Line: 95
Info (12128): Elaborating entity "Stage2_WithoutHazards" for hierarchy "Stage2_WithoutHazards:id" File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/main.vhd Line: 267
Warning (10492): VHDL Process Statement warning at Stage2_WithoutHazards.vhd(29): signal "Instr_R1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_WithoutHazards.vhd Line: 29
Info (12128): Elaborating entity "Register_Read" for hierarchy "Register_Read:reg_read" File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/main.vhd Line: 268
Warning (10631): VHDL Process Statement warning at Register_Read.vhd(49): inferring latch(es) for signal or variable "RF_A1", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Warning (10631): VHDL Process Statement warning at Register_Read.vhd(49): inferring latch(es) for signal or variable "RF_A2", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Warning (10631): VHDL Process Statement warning at Register_Read.vhd(49): inferring latch(es) for signal or variable "A_R3", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Warning (10631): VHDL Process Statement warning at Register_Read.vhd(49): inferring latch(es) for signal or variable "B_R3", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Warning (10631): VHDL Process Statement warning at Register_Read.vhd(49): inferring latch(es) for signal or variable "C_R3", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Warning (10631): VHDL Process Statement warning at Register_Read.vhd(49): inferring latch(es) for signal or variable "RR_RefAdd_in", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Warning (10631): VHDL Process Statement warning at Register_Read.vhd(49): inferring latch(es) for signal or variable "RR_RefAdd_E", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Warning (10631): VHDL Process Statement warning at Register_Read.vhd(49): inferring latch(es) for signal or variable "PC_R3", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Warning (10631): VHDL Process Statement warning at Register_Read.vhd(49): inferring latch(es) for signal or variable "RF_WR", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Warning (10631): VHDL Process Statement warning at Register_Read.vhd(49): inferring latch(es) for signal or variable "RF_D3", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Warning (10631): VHDL Process Statement warning at Register_Read.vhd(49): inferring latch(es) for signal or variable "RF_A3", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_A3[0]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_A3[1]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_A3[2]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_D3[0]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_D3[1]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_D3[2]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_D3[3]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_D3[4]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_D3[5]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_D3[6]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_D3[7]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_D3[8]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_D3[9]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_D3[10]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_D3[11]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_D3[12]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_D3[13]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_D3[14]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_D3[15]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_WR" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "PC_R3[0]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "PC_R3[1]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "PC_R3[2]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "PC_R3[3]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "PC_R3[4]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "PC_R3[5]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "PC_R3[6]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "PC_R3[7]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "PC_R3[8]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "PC_R3[9]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "PC_R3[10]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "PC_R3[11]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "PC_R3[12]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "PC_R3[13]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "PC_R3[14]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "PC_R3[15]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RR_RefAdd_E" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RR_RefAdd_in[0]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RR_RefAdd_in[1]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RR_RefAdd_in[2]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RR_RefAdd_in[3]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RR_RefAdd_in[4]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RR_RefAdd_in[5]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RR_RefAdd_in[6]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RR_RefAdd_in[7]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RR_RefAdd_in[8]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RR_RefAdd_in[9]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RR_RefAdd_in[10]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RR_RefAdd_in[11]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RR_RefAdd_in[12]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RR_RefAdd_in[13]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RR_RefAdd_in[14]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RR_RefAdd_in[15]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "C_R3[0]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "C_R3[1]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "C_R3[2]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "C_R3[3]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "C_R3[4]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "C_R3[5]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "C_R3[6]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "C_R3[7]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "C_R3[8]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "C_R3[9]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "C_R3[10]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "C_R3[11]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "C_R3[12]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "C_R3[13]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "C_R3[14]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "C_R3[15]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "B_R3[0]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "B_R3[1]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "B_R3[2]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "B_R3[3]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "B_R3[4]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "B_R3[5]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "B_R3[6]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "B_R3[7]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "B_R3[8]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "B_R3[9]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "B_R3[10]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "B_R3[11]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "B_R3[12]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "B_R3[13]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "B_R3[14]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "B_R3[15]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "A_R3[0]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "A_R3[1]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "A_R3[2]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "A_R3[3]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "A_R3[4]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "A_R3[5]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "A_R3[6]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "A_R3[7]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "A_R3[8]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "A_R3[9]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "A_R3[10]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "A_R3[11]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "A_R3[12]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "A_R3[13]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "A_R3[14]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "A_R3[15]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_A2[0]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_A2[1]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_A2[2]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_A1[0]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_A1[1]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (10041): Inferred latch for "RF_A1[2]" at Register_Read.vhd(49) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 49
Info (12128): Elaborating entity "Complementor" for hierarchy "Register_Read:reg_read|Complementor:C1" File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd Line: 45
Info (12128): Elaborating entity "Stage4_Exec" for hierarchy "Stage4_Exec:ex" File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/main.vhd Line: 269
Warning (10541): VHDL Signal Declaration warning at Stage4_Exec.vhdl(18): used implicit default value for signal "PC_R4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 18
Warning (10540): VHDL Signal Declaration warning at Stage4_Exec.vhdl(65): used explicit default value for signal "ALU3_Cin" because signal was never assigned a value File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 65
Warning (10036): Verilog HDL or VHDL warning at Stage4_Exec.vhdl(65): object "ALU3_Cout" assigned a value but never read File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 65
Warning (10036): Verilog HDL or VHDL warning at Stage4_Exec.vhdl(65): object "ALU3_Z" assigned a value but never read File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 65
Warning (10492): VHDL Process Statement warning at Stage4_Exec.vhdl(236): signal "PC_R3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 236
Warning (10492): VHDL Process Statement warning at Stage4_Exec.vhdl(251): signal "PC_R3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 251
Warning (10492): VHDL Process Statement warning at Stage4_Exec.vhdl(266): signal "PC_R3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 266
Warning (10492): VHDL Process Statement warning at Stage4_Exec.vhdl(276): signal "PC_R3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 276
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable "Instr_R4", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable "A_R4", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable "ALU2_A", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable "ALU2_B", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable "ALU2_J", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable "PC_WR", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable "ALU2_Cin", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable "C_WR", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable "Z_WR", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable "C_R4", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable "B_R4", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable "ALU3_A", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable "ALU3_B", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable "PC", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Warning (10631): VHDL Process Statement warning at Stage4_Exec.vhdl(75): inferring latch(es) for signal or variable "ALU3_J", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_J[0]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_J[1]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "PC[0]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "PC[1]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "PC[2]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "PC[3]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "PC[4]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "PC[5]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "PC[6]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "PC[7]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "PC[8]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "PC[9]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "PC[10]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "PC[11]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "PC[12]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "PC[13]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "PC[14]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "PC[15]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_B[0]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_B[1]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_B[2]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_B[3]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_B[4]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_B[5]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_B[6]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_B[7]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_B[8]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_B[9]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_B[10]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_B[11]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_B[12]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_B[13]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_B[14]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_B[15]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_A[0]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_A[1]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_A[2]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_A[3]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_A[4]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_A[5]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_A[6]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_A[7]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_A[8]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_A[9]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_A[10]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_A[11]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_A[12]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_A[13]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_A[14]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU3_A[15]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "B_R4[0]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "B_R4[1]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "B_R4[2]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "B_R4[3]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "B_R4[4]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "B_R4[5]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "B_R4[6]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "B_R4[7]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "B_R4[8]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "B_R4[9]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "B_R4[10]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "B_R4[11]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "B_R4[12]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "B_R4[13]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "B_R4[14]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "B_R4[15]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "C_R4[0]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "C_R4[1]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "C_R4[2]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "C_R4[3]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "C_R4[4]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "C_R4[5]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "C_R4[6]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "C_R4[7]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "C_R4[8]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "C_R4[9]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "C_R4[10]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "C_R4[11]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "C_R4[12]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "C_R4[13]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "C_R4[14]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "C_R4[15]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "Z_WR" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "C_WR" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_Cin" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "PC_WR" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_J[0]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_J[1]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_B[0]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_B[1]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_B[2]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_B[3]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_B[4]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_B[5]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_B[6]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_B[7]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_B[8]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_B[9]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_B[10]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_B[11]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_B[12]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_B[13]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_B[14]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_B[15]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_A[0]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_A[1]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_A[2]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_A[3]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_A[4]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_A[5]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_A[6]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_A[7]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_A[8]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_A[9]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_A[10]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_A[11]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_A[12]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_A[13]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_A[14]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "ALU2_A[15]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "A_R4[0]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "A_R4[1]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "A_R4[2]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "A_R4[3]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "A_R4[4]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "A_R4[5]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "A_R4[6]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "A_R4[7]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "A_R4[8]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "A_R4[9]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "A_R4[10]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "A_R4[11]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "A_R4[12]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "A_R4[13]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "A_R4[14]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "A_R4[15]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "Instr_R4[12]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "Instr_R4[13]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "Instr_R4[14]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (10041): Inferred latch for "Instr_R4[15]" at Stage4_Exec.vhdl(75) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 75
Info (12128): Elaborating entity "carry_flag" for hierarchy "Stage4_Exec:ex|carry_flag:cf" File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 70
Info (12128): Elaborating entity "zero_flag" for hierarchy "Stage4_Exec:ex|zero_flag:zf" File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl Line: 71
Info (12128): Elaborating entity "MEM_STAGE" for hierarchy "MEM_STAGE:m_acc" File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/main.vhd Line: 271
Info (12128): Elaborating entity "data_mem" for hierarchy "MEM_STAGE:m_acc|data_mem:mem" File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/MEM_STAGE.vhd Line: 61
Warning (10036): Verilog HDL or VHDL warning at data_mem.vhdl(21): object "sData" assigned a value but never read File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/data_mem.vhdl Line: 21
Warning (10492): VHDL Process Statement warning at data_mem.vhdl(31): signal "mem_add_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/data_mem.vhdl Line: 31
Info (12128): Elaborating entity "mux2to1" for hierarchy "MEM_STAGE:m_acc|mux2to1:mux" File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/MEM_STAGE.vhd Line: 62
Info (12128): Elaborating entity "Write_Back" for hierarchy "Write_Back:wb" File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/main.vhd Line: 273
Warning (10631): VHDL Process Statement warning at Write_Back.vhd(27): inferring latch(es) for signal or variable "RF_D3", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd Line: 27
Warning (10631): VHDL Process Statement warning at Write_Back.vhd(27): inferring latch(es) for signal or variable "RF_A3", which holds its previous value in one or more paths through the process File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd Line: 27
Info (10041): Inferred latch for "RF_A3[0]" at Write_Back.vhd(27) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd Line: 27
Info (10041): Inferred latch for "RF_A3[1]" at Write_Back.vhd(27) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd Line: 27
Info (10041): Inferred latch for "RF_A3[2]" at Write_Back.vhd(27) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd Line: 27
Info (10041): Inferred latch for "RF_D3[0]" at Write_Back.vhd(27) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd Line: 27
Info (10041): Inferred latch for "RF_D3[1]" at Write_Back.vhd(27) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd Line: 27
Info (10041): Inferred latch for "RF_D3[2]" at Write_Back.vhd(27) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd Line: 27
Info (10041): Inferred latch for "RF_D3[3]" at Write_Back.vhd(27) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd Line: 27
Info (10041): Inferred latch for "RF_D3[4]" at Write_Back.vhd(27) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd Line: 27
Info (10041): Inferred latch for "RF_D3[5]" at Write_Back.vhd(27) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd Line: 27
Info (10041): Inferred latch for "RF_D3[6]" at Write_Back.vhd(27) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd Line: 27
Info (10041): Inferred latch for "RF_D3[7]" at Write_Back.vhd(27) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd Line: 27
Info (10041): Inferred latch for "RF_D3[8]" at Write_Back.vhd(27) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd Line: 27
Info (10041): Inferred latch for "RF_D3[9]" at Write_Back.vhd(27) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd Line: 27
Info (10041): Inferred latch for "RF_D3[10]" at Write_Back.vhd(27) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd Line: 27
Info (10041): Inferred latch for "RF_D3[11]" at Write_Back.vhd(27) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd Line: 27
Info (10041): Inferred latch for "RF_D3[12]" at Write_Back.vhd(27) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd Line: 27
Info (10041): Inferred latch for "RF_D3[13]" at Write_Back.vhd(27) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd Line: 27
Info (10041): Inferred latch for "RF_D3[14]" at Write_Back.vhd(27) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd Line: 27
Info (10041): Inferred latch for "RF_D3[15]" at Write_Back.vhd(27) File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd Line: 27
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reset" File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/main.vhd Line: 15
    Warning (15610): No output dependent on input pin "clock" File: C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/main.vhd Line: 16
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 4791 megabytes
    Info: Processing ended: Thu May 04 17:11:52 2023
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:10


