Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'chip'

Design Information
------------------
Command Line   : map -filter
"C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/Main
Project/iseconfig/filter.filter" -intstyle ise -p xc7a100t-csg324-1 -w
-logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir
off -pr off -lc off -power off -o chip_map.ncd chip.ngd chip.pcf 
Target Device  : xc7a100t
Target Package : csg324
Target Speed   : -1
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date    : Fri Apr 01 21:26:47 2016

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 33 secs 
Total CPU  time at the beginning of Placer: 1 mins 23 secs 

Phase 1.1  Initial Placement Analysis
