From 5aa00f8a535ef02cf06657cca22a2a3462771bd8 Mon Sep 17 00:00:00 2001
From: Vinu Vaghasia <vinu.vaghasia@amd.com>
Date: Mon, 22 Aug 2022 15:56:00 -0500
Subject: [PATCH 1/1] linux-aspeed: Modify sh5d807 devicetree for missing
 devices

Missing devices added in sh5d807 device tree

Signed-off-by: Vinu Vaghasia <vinu.vaghasia@amd.com>
---
 arch/arm/boot/dts/aspeed-bmc-amd-sh5d807.dts | 547 ++++++++++++++++---
 1 file changed, 462 insertions(+), 85 deletions(-)

diff --git a/arch/arm/boot/dts/aspeed-bmc-amd-sh5d807.dts b/arch/arm/boot/dts/aspeed-bmc-amd-sh5d807.dts
index d1640d48d8b5..f5c25cae3b6d 100644
--- a/arch/arm/boot/dts/aspeed-bmc-amd-sh5d807.dts
+++ b/arch/arm/boot/dts/aspeed-bmc-amd-sh5d807.dts
@@ -1,6 +1,7 @@
 // SPDX-License-Identifier: GPL-2.0
 // Copyright (c) 2022 AMD Inc.
 // Author: Vinu Vaghasia <vinu.vaghasia@amd.com>
+// Author: Supreeth Venkatesh <supreeth.venkatesh@amd.com>

 /dts-v1/;

@@ -14,6 +15,7 @@
 	aliases {
 		serial4 = &uart5;
 		ethernet0 = &mac3;
+		ethernet1 = &mac2;
 	};

 	chosen {
@@ -42,8 +44,35 @@
 		#address-cells = <1>;
 		#size-cells = <1>;
 		ranges;
+
+		video_engine_memory: jpegbuffer {
+			size = <0x02000000>;	/* 32M */
+			alignment = <0x01000000>;
+			compatible = "shared-dma-pool";
+			reusable;
+		};
+
+		pcc_memory: pccbuffer {
+			no-map;
+			reg = <0xE0000000 0x00001000>; /* 4K */
+		};
 	};

+	iio-hwmon-adc121c {
+		compatible = "iio-hwmon";
+		oemname0 = "FPGA_VDD_CORE";
+		oemname1 = "FPGA_VDD_18";
+		oemname2 = "FPGA_VDD_33";
+		oemname3 = "LOM_VDD_33";
+		oemname4 = "LOM_VDD_12";
+		oemname5 = "VDD_12_DUAL";
+		io-channels = <&adc0 0>, <&adc1 0>, <&adc2 0>, <&adc3 0>,
+					<&adc4 0>, <&adc5 0>;
+	};
+};
+
+&mctp0 {
+	status	= "okay";
 };

 &mdio0 {
@@ -55,6 +84,14 @@
 	};
 };

+&mac2 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_rmii3_default>;
+	clock-names = "MACCLK",	"RCLK";
+	use-ncsi;
+};
+
 &mac3 {
 	status = "okay";
 	phy-mode = "rgmii";
@@ -77,47 +114,71 @@
 	};
 };

+&spi1 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_spi1_default &pinctrl_qspi1_default>;
+	fmc-spi-user-mode;
+	compatible = "aspeed,ast2600-spi";
+
+	flash@0 {
+		compatible = "jedec,spi-nor";
+		label = "pnor";
+		status = "okay";
+	};
+
+};
+
+&spi2 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_spi2_default &pinctrl_qspi2_default>;
+	fmc-spi-user-mode;
+	compatible = "aspeed,ast2600-spi";
+
+	flash@0 {
+		compatible = "jedec,spi-nor";
+		label = "pnor";
+		status = "okay";
+	};
+
+};
+
+&uart1 {
+	//Host console
+	compatible = "aspeed,ast2600-uart";
+	/delete-property/ reg-shift;
+	/delete-property/ reg-io-width;
+	dma-mode;
+	dma-channel = <0>;
+	status = "okay";
+};
+
 //BMC Console
 &uart5 {
 	status = "okay";
 };

-&gpio0 {
-	gpio-line-names =
-	/*A0-A7*/	"","","","","","","","",
-	/*B0-B7*/	"","","","","","","","",
-	/*C0-C7*/	"","","","","","","","",
-	/*D0-D7*/	"","","","","","","","",
-	/*E0-E7*/	"","","","","","","","",
-	/*F0-F7*/	"","","","","","","","",
-	/*G0-G7*/	"","","","","","","","",
-	/*H0-H7*/	"","ASSERT_WARM_RST_BTN_L","","","","","","",
-	/*I0-I7*/	"","","","","","","","",
-	/*J0-J7*/	"","","","","","","","",
-	/*K0-K7*/	"","","","","","","","",
-	/*L0-L7*/	"","","","","","","","",
-	/*M0-M7*/	"","","","","","","","",
-	/*N0-N7*/	"","","","","","","PSP_SOFT_FUSE_NOTIFY","ASSERT_BMC_READY",
-	/*O0-O7*/	"","","HDT_SEL","HDT_XTRIG5","HDT_XTRIG6","JTAG_TRST_N","","",
-	/*P0-P7*/	"MON_RST_BTN_L","ASSERT_RST_BTN_L","MON_PWR_BTN_L","ASSERT_PWR_BTN_L","","ASSERT_NMI_BTN_L","MON_PWR_GOOD","",
-	/*Q0-Q7*/	"","","HDT_DBREQ_L","","","","","",
-	/*R0-R7*/	"","","","","","","","",
-	/*S0-S7*/	"","","","","","","","",
-	/*T0-T7*/	"","","","","","","","",
-	/*U0-U7*/	"","","","","","","","",
-	/*V0-V7*/	"","","","","","","","",
-	/*W0-W7*/	"","","","","","","","",
-	/*X0-X7*/	"","","","","","","","",
-	/*Y0-Y7*/	"","","","","","","","",
-	/*Z0-Z7*/	"","","","","","","","";
+// I2C configs
+&i2c0 {
+	//Net name i2c9 - MB FPGA slave
+	status = "okay";
 };

-&i2c0 { // SCM_I2C0 SCM FPGA
+&i2c1 {
+	//Net name i2c10 - onyx side i2c12
+	// Connected to TCA9546A and to LCD HDR
 	status = "okay";
-
+#ifdef OPENBMC_LCD_DRIVER
+	tca9546a@70 {
+		compatible = "nxp,pca9546";
+		reg = <0x70>;
+		//<TBD> Define LCD details here
+	};
+#endif //OPENBMC_LCD_DRIVER
 };

-&i2c1 { // SCM_I2C1 - Misc VRs, PMbus
+&i2c4 { // SCM_I2C1 - Misc VRs, PMbus
 	status = "okay";

 	vdd_33_run@13 {
@@ -136,12 +197,14 @@
 	};
 };

-&i2c2 { // SCM_I2C2 - P0 VRs
+// BMC Sh5d807 VRs
+&i2c5 {
+	// Net name i2c2 (SCM_I2C2)
 	status = "okay";

-	i2cswitch@77 {
+	i2cswitch@71 {
 		compatible = "nxp,pca9546";
-		reg = <0x77>;
+		reg = <0x71>;
 		#address-cells = <1>;
 		#size-cells = <0>;

@@ -202,34 +265,96 @@
 	};
 };

-&i2c3 { // SCM_I2C3- P1 VRs, Note: not used on 1P system
+&i2c7 {
+	// Net name i2c4
 	status = "okay";

+	mbeeprom@50 {
+	compatible = "microchip,24lc256","atmel,24c256";
+	reg = <0x50>;
+	};
+};
+
+&i2c8 {
+	// Net name i2c5 - PSU
+	status = "okay";
 };

-&i2c4 { // SCM_I2C4 - Board Rev ID
+&i2c10 {
+	// Net name i2c7
 	status = "okay";
-	brdid_eeprom@50 {
-		compatible = "microchip,24lc256","atmel,24c256";
-		reg = <0x50>;
+
+#ifdef EEPROM_PROG_ENABLE
+	i2cswitch@70 {
+		compatible = "nxp,pca9548";
+		reg = <0x70>;
+
+	};
+
+	i2cswitch@71 {
+		compatible = "nxp,pca9546";
+		reg = <0x71>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		i2c@0 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0>;
+
+			brdreveeprom@50 {
+				//ONYX BRD ID
+				compatible = "microchip,24lc256","atmel,24c256";
+				reg = <0x50>;
+			};
+
+			scmbrdeeprom@51 {
+				//SCM BRD ID
+				compatible = "microchip,24lc256","atmel,24c256";
+				reg = <0x51>;
+			};
+		};
+
 	};
+#endif
+};
+
+&i2c11 {
+	// Net name i2c8 - MB LOM
+	status = "okay";
+};
+
+&i2c12 {
+	// LOCAL MGMT - FPGA slave
+	status = "okay";
 };

-&i2c5 { // SCM_I2C5 - PSU Power Supply
+&i2c14 {
+	// LOCAL MGMT - EEPROM, RTC
 	status = "okay";
+	bmceeprom@50 {
+	compatible = "microchip,24lc512","atmel,24c512";
+	reg = <0x50>;
+	};
+};

+&i2c15 {
+	// RoT
+	status = "okay";
 };

-&i2c6 {
+&i2c9 {
+	// Net name i2c6
 	status = "okay";

 	i2cswitch@70 {
 		compatible = "nxp,pca9548";
-		reg = <0x77>;
+		reg = <0x70>;
 		#address-cells = <1>;
 		#size-cells = <0>;

-		i2c@0 { // Fan controller
+		//  port 0 to 3 connected to 4 fan controllers which controls 5 fans each
+		i2c@0 {
 			reg = <0>;
 			#address-cells = <1>;
 			#size-cells = <0>;
@@ -239,34 +364,33 @@
 				reg = <0x4d>;
 				#cooling-cells = <0x02>;

-				fan@0 { // Chassis_Fan1
+				fan@0 {
 					min-rpm = /bits/ 16 <1000>;
 					max-rpm = /bits/ 16 <16000>;
 				};
-
-				fan@1 { // Chassis_Fan2
+				fan@1 {
 					min-rpm = /bits/ 16 <1000>;
 					max-rpm = /bits/ 16 <16000>;
 				};

-				fan@2 { // Chassis_Fan3
+				fan@2 {
 					min-rpm = /bits/ 16 <1000>;
 					max-rpm = /bits/ 16 <16000>;
 				};

-				fan@3 { // Chassis_Fan4
+				fan@3 {
 					min-rpm = /bits/ 16 <1000>;
 					max-rpm = /bits/ 16 <16000>;
 				};

-				fan@4 { // Chassis_Fan5
+				fan@4 {
 					min-rpm = /bits/ 16 <1000>;
 					max-rpm = /bits/ 16 <16000>;
 				};
 			};
 		};

-		i2c@1 { // Fan controller
+		i2c@1 {
 			reg = <1>;
 			#address-cells = <1>;
 			#size-cells = <0>;
@@ -276,34 +400,33 @@
 				reg = <0x4d>;
 				#cooling-cells = <0x02>;

-				fan@0 { // Chassis_Fan6
+				fan@0 {
 					min-rpm = /bits/ 16 <1000>;
 					max-rpm = /bits/ 16 <16000>;
 				};
-
-				fan@1 { // Chassis_Fan7
+				fan@1 {
 					min-rpm = /bits/ 16 <1000>;
 					max-rpm = /bits/ 16 <16000>;
 				};

-				fan@2 { // Chassis_Fan8
+				fan@2 {
 					min-rpm = /bits/ 16 <1000>;
 					max-rpm = /bits/ 16 <16000>;
 				};

-				fan@3 { // Chassis_Fan9
+				fan@3 {
 					min-rpm = /bits/ 16 <1000>;
 					max-rpm = /bits/ 16 <16000>;
 				};

-				fan@4 { // Chassis_Fan10
+				fan@4 {
 					min-rpm = /bits/ 16 <1000>;
 					max-rpm = /bits/ 16 <16000>;
 				};
 			};
 		};

-		i2c@2 { // Fan controller
+		i2c@2 {
 			reg = <2>;
 			#address-cells = <1>;
 			#size-cells = <0>;
@@ -313,22 +436,37 @@
 				reg = <0x4d>;
 				#cooling-cells = <0x02>;

-				fan@0 { // P0_CPU_Fan
+				fan@0 {
+					min-rpm = /bits/ 16 <1000>;
+					max-rpm = /bits/ 16 <16000>;
+				};
+				fan@1 {
+					min-rpm = /bits/ 16 <1000>;
+					max-rpm = /bits/ 16 <16000>;
+				};
+
+				fan@2 {
+					min-rpm = /bits/ 16 <1000>;
+					max-rpm = /bits/ 16 <16000>;
+				};
+
+				fan@3 {
 					min-rpm = /bits/ 16 <1000>;
 					max-rpm = /bits/ 16 <16000>;
 				};

-				fan@1 { // P0_Water_Pump_Fan
+				fan@4 {
 					min-rpm = /bits/ 16 <1000>;
 					max-rpm = /bits/ 16 <16000>;
 				};
 			};
 		};

-		i2c@5 { // Temp sensor
-			reg = <5>;
+
+		i2c@5 {
 			#address-cells = <1>;
 			#size-cells = <0>;
+			reg = <5>;

 			lm75a@48 {
 				compatible = "national,lm75a";
@@ -371,10 +509,10 @@
 			};
 		};

-		i2c@6 { // ADC controller
-			reg = <6>;
+		i2c@6 {
 			#address-cells = <1>;
 			#size-cells = <0>;
+			reg = <6>;

 			adc0: fpga_vdd_core@50 {
 				compatible = "ti,adc121c";
@@ -396,28 +534,28 @@
 			};
 			adc3: lom_vdd_33@53 {
 				compatible = "ti,adc121c";
-				reg = <0x54>;
+				reg = <0x53>;
 				#io-channel-cells = <1>;
 				label = "lom_vdd_33";
 			};
 			adc4: lom_vdd_12@54 {
 				compatible = "ti,adc121c";
-				reg = <0x55>;
+				reg = <0x54>;
 				#io-channel-cells = <1>;
 				label = "lom_vdd_12";
 			};
 			adc5: vdd_12_dual@55 {
 				compatible = "ti,adc121c";
-				reg = <0x56>;
+				reg = <0x55>;
 				#io-channel-cells = <1>;
 				label = "vdd_12_dual";
 			};
 		};

-		i2c@7 { // Thermal diode
-			reg = <7>;
+		i2c@7 {
 			#address-cells = <1>;
 			#size-cells = <0>;
+			reg = <7>;

 			tmp468@48 {
 				compatible = "ti,tmp468";
@@ -429,59 +567,298 @@
 				reg = <0x49>;
 			};
 		};
-
 	};
 };

-&i2c7 { // SCM_I2C7 - HPM BRD ID
+// i3c
+
+&i3c0 {
+	// P0 DIMM (A-F) SPD Access
 	status = "okay";

-	mbeeprom@50 {
-		compatible = "microchip,24lc256","atmel,24c256";
-		reg = <0x50>;
+	jdec-spd;
+	bus_id = <0x00>;
+
+	//DIMM A
+	spd5118_0_0: spd@50,3C000000000 {
+		reg = <0x50 0x3C0 0x00000000>;
+		assigned-address = <0x50>;
+	};
+	pmic5xxx_0_0: pmic@48,20400000000 {
+		reg = <0x48 0x204 0x00000000>;
+		assigned-address = <0x48>;
+	};
+	rcd_0_0: rcd@58,2C000000000 {
+		reg = <0x58 0x2C0 0x00000000>;
+		assigned-address = <0x58>;
+	};
+	//DIMM B
+	spd5118_0_1: spd@51,3C000000001 {
+		reg = <0x51 0x3C0 0x00000001>;
+		assigned-address = <0x51>;
+	};
+	pmic5xxx_0_1: pmic@49,20400000001 {
+		reg = <0x49 0x204 0x00000001>;
+		assigned-address = <0x49>;
+	};
+	rcd_0_1: rcd@59,2C000000001 {
+		reg = <0x59 0x2C0 0x00000001>;
+		assigned-address = <0x59>;
+	};
+	//DIMM C
+	spd5118_0_2: spd@52,3C000000002 {
+		reg = <0x52 0x3C0 0x00000002>;
+		assigned-address = <0x52>;
+	};
+	pmic5xxx_0_2: pmic@4a,20400000002 {
+		reg = <0x4a 0x204 0x00000002>;
+		assigned-address = <0x4a>;
+	};
+	rcd_0_2: rcd@5a,2C000000002 {
+		reg = <0x5a 0x2C0 0x00000002>;
+		assigned-address = <0x5a>;
+	};
+	//DIMM D
+	spd5118_0_3: spd@53,3C000000003 {
+		reg = <0x53 0x3C0 0x00000003>;
+		assigned-address = <0x53>;
+	};
+	pmic5xxx_0_3: pmic@4b,20400000003 {
+		reg = <0x4b 0x204 0x00000003>;
+		assigned-address = <0x4b>;
+	};
+	rcd_0_3: rcd@5b,2C000000003 {
+		reg = <0x5b 0x2C0 0x00000003>;
+		assigned-address = <0x5b>;
+	};
+	//DIMM E
+	spd5118_0_4: spd@54,3C000000004 {
+		reg = <0x54 0x3C0 0x00000004>;
+		assigned-address = <0x54>;
+	};
+	pmic5xxx_0_4: pmic@4c,20400000004 {
+		reg = <0x4c 0x204 0x00000004>;
+		assigned-address = <0x4c>;
+	};
+	rcd_0_4: rcd@5c,2C000000004 {
+		reg = <0x5c 0x2C0 0x00000004>;
+		assigned-address = <0x5c>;
+	};
+	//DIMM F
+	spd5118_0_5: spd@55,3C000000005 {
+		reg = <0x55 0x3C0 0x00000005>;
+		assigned-address = <0x55>;
+	};
+	pmic5xxx_0_5: pmic@4d,20400000005 {
+		reg = <0x4d 0x204 0x00000005>;
+		assigned-address = <0x4d>;
+	};
+	rcd_0_5: rcd@5d,2C000000005 {
+		reg = <0x5d 0x2C0 0x00000005>;
+		assigned-address = <0x5d>;
 	};
 };

-&i2c8 { // SCM_I2C8  BCM5720 LOM
+&i3c1 {
+	// P0 DIMM (G-L) SPD Access
 	status = "okay";

+	jdec-spd;
+	bus_id = <0x01>;
+
+	//DIMM G
+	spd5118_1_0: spd@50,3C000000000 {
+		reg = <0x50 0x3C0 0x00000000>;
+		assigned-address = <0x50>;
+	};
+	pmic5xxx_1_0: pmic@48,20400000000 {
+		reg = <0x48 0x204 0x00000000>;
+		assigned-address = <0x48>;
+	};
+	rcd_1_0: rcd@58,2C000000000 {
+		reg = <0x58 0x2C0 0x00000000>;
+		assigned-address = <0x58>;
+	};
+	//DIMM H
+	spd5118_1_1: spd@51,3C000000001 {
+		reg = <0x51 0x3C0 0x00000001>;
+		assigned-address = <0x51>;
+	};
+	pmic5xxx_1_1: pmic@49,20400000001 {
+		reg = <0x49 0x204 0x00000001>;
+		assigned-address = <0x49>;
+	};
+	rcd_1_1: rcd@59,2C000000001 {
+		reg = <0x59 0x2C0 0x00000001>;
+		assigned-address = <0x59>;
+	};
+	//DIMM I
+	spd5118_1_2: spd@52,3C000000002 {
+		reg = <0x52 0x3C0 0x00000002>;
+		assigned-address = <0x52>;
+	};
+	pmic5xxx_1_2: pmic@4a,20400000002 {
+		reg = <0x4a 0x204 0x00000002>;
+		assigned-address = <0x4a>;
+	};
+	rcd_1_2: rcd@5a,2C000000002 {
+		reg = <0x5a 0x2C0 0x00000002>;
+		assigned-address = <0x5a>;
+	};
+	//DIMM J
+	spd5118_1_3: spd@53,3C000000003 {
+		reg = <0x53 0x3C0 0x00000003>;
+		assigned-address = <0x53>;
+	};
+	pmic5xxx_1_3: pmic@4b,20400000003 {
+		reg = <0x4b 0x204 0x00000003>;
+		assigned-address = <0x4b>;
+	};
+	rcd_1_3: rcd@5b,2C000000003 {
+		reg = <0x5b 0x2C0 0x00000003>;
+		assigned-address = <0x5b>;
+	};
+	//DIMM K
+	spd5118_1_4: spd@54,3C000000004 {
+		reg = <0x54 0x3C0 0x00000004>;
+		assigned-address = <0x54>;
+	};
+	pmic5xxx_1_4: pmic@4c,20400000004 {
+		reg = <0x4c 0x204 0x00000004>;
+		assigned-address = <0x4c>;
+	};
+	rcd_1_4: rcd@5c,2C000000004 {
+		reg = <0x5c 0x2C0 0x00000004>;
+		assigned-address = <0x5c>;
+	};
+	//DIMM L
+	spd5118_1_5: spd@55,3C000000005 {
+		reg = <0x55 0x3C0 0x00000005>;
+		assigned-address = <0x55>;
+	};
+	pmic5xxx_1_5: pmic@4d,20400000005 {
+		reg = <0x4d 0x204 0x00000005>;
+		assigned-address = <0x4d>;
+	};
+	rcd_1_5: rcd@5d,2C000000005 {
+		reg = <0x5d 0x2C0 0x00000005>;
+		assigned-address = <0x5d>;
+	};
 };

-&i2c9 {
+&i3c4 {
+	// P0 APML
 	status = "okay";

+	jdec-spd;
+	set_dasa;
+	bus_id = <0x04>;
+
+	imx3112_p0: i3cmux@70,4CC00000000 {
+		reg = <0x70 0x4CC 0x00000000>;
+		assigned-address = <0x70>;
+	};
+	sbtsi_p0_0: sbtsi@4c,22400000001 {
+		reg = <0x4c 0x224 0x00000001>;
+		assigned-address = <0x4c>;
+	};
+	sbrmi_p0_1: sbrmi@3c,22400000002 {
+		reg = <0x3c 0x224 0x00000002>;
+		assigned-address = <0x3c>;
+	};
 };

-&i2c10 {
+#ifdef ENABLE_I2C_APML
+
+&i2c2 {
+	// P0 APML - i2c10
 	status = "okay";
+	bus-frequency = <400000>;

+	sbtsi@4c {
+		compatible = "amd,sbtsi";
+		reg = <0x4c>;
+	};
 };
+#endif  // ENABLE_I2C_APML

-&i2c11 {
+&espi_ctrl {
 	status = "okay";

+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_espi_default &pinctrl_espialt_default>;
+
+	perif,dma-mode;
 };

-&i2c12 {
+&espi_mmbi {
 	status = "okay";
+};
+
+&gpio0 {
+	gpio-line-names =
+	/*A0-A7*/	"","","","","","","","",
+	/*B0-B7*/	"","","","","MON_POST_COMPLETE","","","",
+	/*C0-C7*/	"","","","","","","","",
+	/*D0-D7*/	"","","","","","","","",
+	/*E0-E7*/	"","","","","","","","",
+	/*F0-F7*/	"","","","","","","","",
+	/*G0-G7*/	"","","","","","","","",
+	/*H0-H7*/	"","ASSERT_WARM_RST_BTN_L","ASSERT_SOC_RST_BTN_L","","","","","",
+	/*I0-I7*/	"","","","","","","","P0_I3C_APML_ALERT_L",
+	/*J0-J7*/	"","","","","","","","",
+	/*K0-K7*/	"","","","","","","","",
+	/*L0-L7*/	"","","","","","","","",
+	/*M0-M7*/	"","","","","","","","",
+	/*N0-N7*/	"","","","","","","PSP_SOFT_FUSE_NOTIFY","ASSERT_BMC_READY",
+	/*O0-O7*/	"","","HDT_SEL","HDT_XTRIG5","HDT_XTRIG6","JTAG_TRST_N","","",
+	/*P0-P7*/	"MON_RST_BTN_L","ASSERT_RST_BTN_L","MON_PWR_BTN_L","ASSERT_PWR_BTN_L","","ASSERT_NMI_BTN_L","MON_PWR_GOOD","",
+	/*Q0-Q7*/	"","","HDT_DBREQ_L","","BIOS_SPD_MUX_CTRL_RELEASED_L","","","",
+	/*R0-R7*/	"","","","","","","","",
+	/*S0-S7*/	"","","","","","","P0_DIMM_AF_ERROR","P0_DIMM_GL_ERROR",
+	/*T0-T7*/	"","","","","","","","",
+	/*U0-U7*/	"","","","","","","","",
+	/*V0-V7*/	"","","","","","","","",
+	/*W0-W7*/	"","","","","","","","",
+	/*X0-X7*/	"","","","","","","","",
+	/*Y0-Y7*/	"","","","","","","","",
+	/*Z0-Z7*/	"","","","","","","","";
+};

+&jtag1 {
+	status = "okay";
 };

-&i2c13 {
+&video {
 	status = "okay";
+	memory-region = <&video_engine_memory>;
+};

+&vhub {
+	status = "okay";
 };

-&i2c14 { // DC-SCM - EEPROM
+&lpc_ctrl {
 	status = "okay";
-	bmceeprom@50 {
-	compatible = "microchip,24lc512","atmel,24c512";
-	reg = <0x50>;
-	};
 };

-&i2c15 {
+&lpc_pcc {
+	port-addr = <0x80>;
+	dma-mode;
+	memory-region = <&pcc_memory>;
+	rec-mode = <0x1>;
+	port-addr-hbits-select = <0x1>;
+	port-addr-xbits = <0x3>;
+
 	status = "okay";
+};

+&kcs3 {
+	status = "okay";
+	aspeed,lpc-io-reg = <0xCA2>;
 };

+// eSPI Virtual UART - 0x3F8
+&vuart1 {
+	status = "okay";
+};
--
2.17.1

