

================================================================
== Vitis HLS Report for 'linear_combination_1'
================================================================
* Date:           Tue Jun 28 01:00:43 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        computeP2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.354 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    19371|    19371|  0.194 ms|  0.194 ms|  19371|  19371|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1      |       60|       60|         1|          -|          -|    60|        no|
        |- LOOP_LC1    |    16968|    16968|       303|          -|          -|    56|        no|
        | + LOOP_LC12  |      300|      300|         5|          -|          -|    60|        no|
        |- LOOP_LC2    |     2340|     2340|        39|          -|          -|    60|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    176|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     394|    238|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    283|    -|
|Register         |        -|    -|     170|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    1|     564|    697|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------------+---------+----+-----+-----+-----+
    |           Instance           |          Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------+--------------------------+---------+----+-----+-----+-----+
    |urem_32ns_6ns_8_36_seq_1_U21  |urem_32ns_6ns_8_36_seq_1  |        0|   0|  394|  238|    0|
    +------------------------------+--------------------------+---------+----+-----+-----+-----+
    |Total                         |                          |        0|   0|  394|  238|    0|
    +------------------------------+--------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_5ns_8ns_32ns_32_4_1_U22  |mac_muladd_5ns_8ns_32ns_32_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +----------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |              Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |accumulators_U  |linear_combination_accumulators  |        1|  0|   0|    0|    60|   32|     1|         1920|
    +----------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                 |        1|  0|   0|    0|    60|   32|     1|         1920|
    +----------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln101_fu_283_p2    |         +|   0|  0|  14|           6|           1|
    |add_ln103_3_fu_304_p2  |         +|   0|  0|  20|          15|          15|
    |add_ln103_fu_274_p2    |         +|   0|  0|  20|          15|          15|
    |add_ln107_fu_318_p2    |         +|   0|  0|  14|           6|           1|
    |add_ln111_fu_339_p2    |         +|   0|  0|  12|          11|          11|
    |add_ln97_fu_214_p2     |         +|   0|  0|  14|           6|           1|
    |empty_25_fu_197_p2     |         +|   0|  0|  14|           6|           1|
    |empty_29_fu_264_p2     |         +|   0|  0|  14|           9|           9|
    |empty_28_fu_254_p2     |         -|   0|  0|  14|          13|          13|
    |exitcond136_fu_208_p2  |      icmp|   0|  0|  10|           6|           4|
    |icmp_ln101_fu_298_p2   |      icmp|   0|  0|  10|           6|           4|
    |icmp_ln107_fu_333_p2   |      icmp|   0|  0|  10|           6|           4|
    |icmp_ln97_fu_224_p2    |      icmp|   0|  0|  10|           6|           5|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 176|         111|          84|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |accumulators_address0  |   20|          4|    6|         24|
    |accumulators_d0        |   14|          3|   32|         96|
    |ap_NS_fsm              |  213|         49|    1|         49|
    |empty_reg_149          |    9|          2|    6|         12|
    |i_2_reg_182            |    9|          2|    6|         12|
    |i_reg_160              |    9|          2|    6|         12|
    |j_reg_171              |    9|          2|    6|         12|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  283|         64|   63|        217|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |accumulators_addr_4_reg_425  |   6|   0|    6|          0|
    |add_ln101_reg_412            |   6|   0|    6|          0|
    |add_ln103_reg_402            |  15|   0|   15|          0|
    |add_ln107_reg_435            |   6|   0|    6|          0|
    |add_ln111_reg_448            |  11|   0|   11|          0|
    |add_ln97_reg_389             |   6|   0|    6|          0|
    |ap_CS_fsm                    |  48|   0|   48|          0|
    |empty_reg_149                |   6|   0|    6|          0|
    |i_2_reg_182                  |   6|   0|    6|          0|
    |i_reg_160                    |   6|   0|    6|          0|
    |j_reg_171                    |   6|   0|    6|          0|
    |reg_193                      |  32|   0|   32|          0|
    |urem_ln111_reg_453           |   8|   0|    8|          0|
    |zext_ln101_reg_407           |   8|   0|   13|          5|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 170|   0|  175|          5|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------+-----+-----+------------+----------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  linear_combination.1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  linear_combination.1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  linear_combination.1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  linear_combination.1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  linear_combination.1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  linear_combination.1|  return value|
|oil_space_address0  |  out|    9|   ap_memory|             oil_space|         array|
|oil_space_ce0       |  out|    1|   ap_memory|             oil_space|         array|
|oil_space_q0        |   in|    8|   ap_memory|             oil_space|         array|
|P2_address0         |  out|   11|   ap_memory|                    P2|         array|
|P2_ce0              |  out|    1|   ap_memory|                    P2|         array|
|P2_we0              |  out|    1|   ap_memory|                    P2|         array|
|P2_d0               |  out|    8|   ap_memory|                    P2|         array|
|vecs_address0       |  out|   15|   ap_memory|                  vecs|         array|
|vecs_ce0            |  out|    1|   ap_memory|                  vecs|         array|
|vecs_q0             |   in|    5|   ap_memory|                  vecs|         array|
|vecs_offset         |   in|   15|     ap_none|           vecs_offset|        scalar|
|coeffs              |   in|    9|     ap_none|                coeffs|        scalar|
|out_r               |   in|   11|     ap_none|                 out_r|        scalar|
+--------------------+-----+-----+------------+----------------------+--------------+

