 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 03:40:50 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row2_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_33 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  row2_reg[11]/CK (DFF_X2)               0.0000     0.0000 r
  row2_reg[11]/Q (DFF_X2)                0.6226     0.6226 f
  U904/ZN (XNOR2_X1)                     0.3156     0.9382 f
  U770/ZN (XNOR2_X2)                     0.2784     1.2166 f
  U772/ZN (XNOR2_X2)                     0.2708     1.4874 f
  U925/ZN (NOR3_X1)                      0.4393     1.9267 r
  U774/ZN (AOI211_X1)                    0.1737     2.1004 f
  R_33/D (DFF_X1)                        0.0000     2.1004 f
  data arrival time                                 2.1004

  clock clk (rise edge)                  2.4900     2.4900
  clock network delay (ideal)            0.0000     2.4900
  clock uncertainty                     -0.0500     2.4400
  R_33/CK (DFF_X1)                       0.0000     2.4400 r
  library setup time                    -0.3396     2.1004
  data required time                                2.1004
  -----------------------------------------------------------
  data required time                                2.1004
  data arrival time                                -2.1004
  -----------------------------------------------------------
  slack (MET)                                       0.0000


1
