INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSA_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/carry_lookahead_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_lookahead_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/mp_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/partial_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module partial_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/jeffee/T7/vivado/Final/Final.srcs/sim_1/new/mp_adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder_TB
