# Intel Boot Guard - Critical Clarifications FAQ

> [!IMPORTANT]
> This document answers specific questions about Boot Guard applicability to different bootloaders, the necessity of manifest chains, CPU execution order, and ACM independent validation.

---

## Table of Contents

1. [Does Boot Guard Apply to Slim Bootloader (SBL)?](#1-does-boot-guard-apply-to-slim-bootloader-sbl)
2. [Why Do We Need KM? Why Not Directly Validate IBBM/BPM?](#2-why-do-we-need-km-why-not-directly-validate-ibbmbpm)
3. [CPU Execution Sequence: Reset Vector â†’ FIT â†’ ACM â†’ IBB](#3-cpu-execution-sequence-reset-vector--fit--acm--ibb)
4. [How ACM Validates Independently of CSME](#4-how-acm-validates-independently-of-csme)

---

## 1. Does Boot Guard Apply to Slim Bootloader (SBL)?

### Short Answer: **YES, Absolutely!**

Boot Guard is **platform-level hardware security**, not bootloader-specific. It operates **below and before** any bootloader (SBL, UEFI, coreboot, etc.).

### Technical Explanation:

```
Boot Guard Layer: HARDWARE + FIRMWARE (CSME + ACM)
  â”œâ”€ Platform: Intel PCH + CPU
  â”œâ”€ Technology: Fuses, CSME, ACM
  â”œâ”€ Purpose: Verify FIRST CODE that runs on CPU
  â””â”€ Validates: IBB (Initial Boot Block)

IBB can be:
  â”œâ”€ SBL Stage1A â† YES, Boot Guard applies!
  â”œâ”€ UEFI SEC phase â† YES, Boot Guard applies!
  â”œâ”€ coreboot bootblock â† YES, Boot Guard applies!
  â””â”€ Any other firmware's first stage
```

### What Changes Between SBL and UEFI?

| Aspect | SBL | UEFI | Boot Guard Impact |
|--------|-----|------|-------------------|
| **Platform Security** | Boot Guard | Boot Guard | **IDENTICAL** |
| **ACM Validation** | ACM validates Stage1A hash | ACM validates SEC hash | **IDENTICAL** |
| **IBB Definition** | Stage1A FV | SEC/PEI Core FV | Different firmware, **same validation** |
| **FPF Fuses** | OEM Key Hash | OEM Key Hash | **IDENTICAL** |
| **Manifest Chain** | KM â†’ IBBM â†’ Stage1A | KM â†’ IBBM â†’ SEC | **IDENTICAL** |

### Visual Comparison:

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   Common Boot Guard Layer (Hardware)   â”‚
â”‚  CSME â†’ FPF Fuses â†’ ACM â†’ KM â†’ IBBM    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                  â”‚ validates IBB
                  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                  â–¼          â–¼          â–¼
            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
            â”‚   SBL    â”‚ â”‚  UEFI   â”‚ â”‚ coreboot â”‚
            â”‚ Stage1A  â”‚ â”‚   SEC   â”‚ â”‚bootblock â”‚
            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Key Insight:

The Medium article uses UEFI terminology (SEC/PEI) **only because UEFI is the most common bootloader**, but the Boot Guard mechanism itself is **bootloader-agnostic**.

**For SBL:**
- **IBB** = Stage1A Firmware Volume (FV)
- **ACM validates:** Stage1A hash from IBBM
- **After ACM:** Control transfers to Stage1A entry point
- **Everything else:** Identical to UEFI's Boot Guard flow

> [!NOTE]
> Boot Guard cares about **"what is the first code the CPU executes?"** - it doesn't care if that first code is SBL, UEFI, or anything else. It just validates its hash.

---

## 2. Why Do We Need KM? Why Not Directly Validate IBBM/BPM?

### The Core Question:

"If we just want to validate IBB, why not store the IBB hash (or IBBM key hash) directly in FPF fuses?"

### Answer: **Flexibility, Key Revocation, and Security Updates**

FPF fuses are **One-Time Programmable (OTP)** - once burned, they can **NEVER** be changed. This creates a critical design challenge.

### Scenario Analysis:

#### âŒ Bad Design: Direct IBBM Hash in Fuses

```
FPF Fuses (OTP - cannot change)
  â””â”€ IBBM Public Key Hash (burned once)
       â””â”€ IBBM (in flash)
            â””â”€ IBB hashes
```

**Problem scenarios:**

1. **Key Compromise:**
   ```
   IBBM private key leaked
   â†’ Need to revoke and use new key
   â†’ But IBBM key hash is in FUSES
   â†’ FUSES CANNOT BE CHANGED
   â†’ Platform is PERMANENTLY compromised! âŒ
   ```

2. **Product Line Variants:**
   ```
   OEM has 3 product lines: Laptop, Desktop, Server
   â†’ Each needs different firmware
   â†’ Each has different IBB
   â†’ Need 3 different IBBM keys
   â†’ But can only burn ONE hash in fuses
   â†’ Either:
     a) Use same key for all (security risk)
     b) Different fuses for each SKU (manufacturing nightmare)
   ```

3. **Firmware Updates:**
   ```
   New CPU generation with security fixes
   â†’ New IBB code required
   â†’ New IBBM needed
   â†’ Fuses already burned
   â†’ CANNOT UPDATE âŒ
   ```

#### âœ… Good Design: KM â†’ IBBM Chain

```
FPF Fuses (OTP - burned once, never changes)
  â””â”€ OEM Root Key Hash (KM key)
       â””â”€ KM (in flash, updateable, signed by Root Key)
            â””â”€ IBBM Public Key Hash
                 â””â”€ IBBM (in flash, updateable, signed by IBBM key)
                      â””â”€ IBB hashes
```

**How this solves problems:**

1. **Key Compromise (IBBM) - Recoverable:**
   ```
   IBBM key leaked
   â†’ Generate new IBBM key pair
   â†’ Create new KM signed by (still-secure) Root Key
            â””â”€ Contains hash of NEW IBBM key
   â†’ Update flash with new KM + new IBBM
   â†’ Fuses unchanged!
   â†’ System recovered âœ…
   ```

2. **Product Line Variants - Easy:**
   ```
   KM for Laptops:
      â””â”€ Hash of Laptop_IBBM_Key
   
   KM for Desktops:
      â””â”€ Hash of Desktop_IBBM_Key
   
   KM for Servers:
      â””â”€ Hash of Server_IBBM_Key
   
   All signed by SAME Root Key
   â†’ Same fuses for all product lines
   â†’ Different KMs in their respective flash images âœ…
   ```

3. **Security Updates - Possible:**
   ```
   New vulnerability discovered
   â†’ Need new IBB
   â†’ Create new IBBM with new IBB hashes
   â†’ Update KM to reference new IBBM key (if needed)
   â†’ Update flash
   â†’ Fuses unchanged âœ…
   ```

### Security Version Numbers (SVN)

Both KM and IBBM have **SVN (Security Version Number)** fields:

```c
Key_Manifest {
    KM_SVN: 5        // Security version
    IBBM_Key_Hash: [...]
    Signature: [...]
}

IBB_Manifest {
    IBBM_SVN: 12     // Security version
    IBB_Hashes: [...]
    Signature: [...]
}
```

**SVN Anti-Rollback:**
- Platform stores "minimum acceptable SVN" in protected storage
- ACM checks: `if (manifest.SVN < minimum_SVN) â†’ REJECT`
- Prevents attacker from using old, vulnerable firmware
- Can update minimum SVN without touching fuses

### The Indirection Benefit:

```
Fuses (Immutable) â†’ KM (Updatable) â†’ IBBM (Updatable) â†’ IBB (Updatable)

Each level provides:
  Level 1 (Fuses): Hardware root - never changes
  Level 2 (KM): Policy/key flexibility - can change with Root Key signature
  Level 3 (IBBM): Firmware flexibility - can change with IBBM Key signature
  Level 4 (IBB): Code updates - can change with new hash in IBBM
```

### Real-World Analogy:

```
Your House Security:

âŒ Bad: Write your house key's serial number in concrete
    â†’ If key lost, can't change locks (concrete is permanent)

âœ… Good: Write your MASTER KEY's serial in concrete
    â†’ Master key unlocks "key cabinet" in your house
    â†’ Key cabinet contains actual house keys
    â†’ If house key lost, use master key to update cabinet
    â†’ Concrete unchanged, security maintained
```

In Boot Guard:
- **Fuses** = Concrete (permanent)
- **Root Key** = Master Key serial in concrete
- **KM** = Key cabinet (updateable with master key)
- **IBBM** = House keys (updateable via key cabinet)

> [!IMPORTANT]
> **The manifest chain exists to provide security update capability while maintaining an immutable hardware root of trust.**

---

## 3. CPU Execution Sequence: Reset Vector â†’ FIT â†’ ACM â†’ IBB

### The Confusion:

You mentioned: "Reset vector jumps to SEC phase where SBL/UEFI starts, FIT is below reset vector"

### Clarification Needed:

The **reset vector** does NOT directly jump to SEC/Stage1A. There are several steps in between.

### Detailed CPU Execution Sequence:

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Step 0: Power On                                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ PCH powers on â†’ CSME starts â†’ CPU held in reset            â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                         â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Step 1: CSME Platform Preparation                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ â€¢ CSME Boot ROM initializes PCH Clocks and GPIO (Line 276)  â”‚
â”‚ â€¢ CSME loads PMC Firmware (Line 703) - REQUIRED for boot    â”‚
â”‚ â€¢ CSME initializes SPI Controller (Hardware-default state)  â”‚
â”‚ â€¢ CSME reads FPF Fuses for Policy Enforcement               â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                         â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Step 2: CSME Releases CPU Reset                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ PCH hardware signal: CPU_RESET deasserted                   â”‚
â”‚ CPU begins execution                                        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                         â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Step 3: CPU Reset Vector (0xFFFFFFF0)                       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ CPU IP (Instruction Pointer) = 0xFFFFFFF0                   â”‚
â”‚ This address is in SPI flash (memory-mapped)                â”‚
â”‚ Contains: JMP instruction to startup code                   â”‚
â”‚                                                              â”‚
â”‚ Assembly at 0xFFFFFFF0:                                     â”‚
â”‚   JMP FAR 0xF000:0xFFF0   ; Jump to real startup code      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                         â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Step 4: Early Startup Code (Still 16-bit Real Mode)        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Basic CPU initialization:                                   â”‚
â”‚   - Disable interrupts (CLI)                                â”‚
â”‚   - Clear direction flag (CLD)                              â”‚
â”‚   - Setup temporary stack                                   â”‚
â”‚                                                              â”‚
â”‚ âš ï¸ CRITICAL: Boot Guard check happens HERE via CPU ucode   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                         â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Step 5: CPU Microcode Reads FIT (Automatic, in Hardware)   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ CPU microcode (hardcoded logic):                            â”‚
â”‚   1. Read FIT pointer at 0xFFFFFFC0                         â”‚
â”‚   2. Parse FIT table entries                                â”‚
â”‚   3. Find microcode update entries (Type 0x01)              â”‚
â”‚   4. Find ACM entry (Type 0x02)                             â”‚
â”‚                                                              â”‚
â”‚ FIT memory layout:                                          â”‚
â”‚   0xFFFFFFF0: [JMP instruction] â† Reset vector              â”‚
â”‚   0xFFFFFFC0: [FIT Pointer] â† Points to FIT table           â”‚
â”‚   0xFFFFB000: [FIT Table Start]                             â”‚
â”‚       Entry 0: FIT Header                                   â”‚
â”‚       Entry 1: Microcode (addr: 0xFF780000)                 â”‚
â”‚       Entry 2: Startup ACM (addr: 0xFF700000)               â”‚
â”‚       Entry 3: ...                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                         â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Step 6: CPU Loads and Applies Microcode                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ For each microcode entry in FIT:                            â”‚
â”‚   - Read microcode from address specified in FIT            â”‚
â”‚   - Verify microcode signature (Intel key in CPU)           â”‚
â”‚   - Load via MSR: WRMSR(0x79, microcode_address)           â”‚
â”‚   - CPU hardware applies patches                            â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                         â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Step 7: CPU Loads ACM from FIT                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Read ACM entry from FIT (Type 0x02)                         â”‚
â”‚ Load ACM from address: e.g., 0xFF700000                     â”‚
â”‚ ACM structure:                                              â”‚
â”‚   - ACM Header (with Intel public key)                      â”‚
â”‚   - ACM Code (signed by Intel)                              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                         â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Step 8: CPU Verifies ACM Signature (Hardware)              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ CPU reads Intel public key from ACM header                  â”‚
â”‚ CPU hashes this public key                                  â”‚
â”‚ CPU reads Intel key hash from CPU FUSES                     â”‚
â”‚ Compare: calculated hash vs fused hash                      â”‚
â”‚ If MATCH â†’ ACM key is trusted                               â”‚
â”‚ Then verify ACM code signature using this trusted key       â”‚
â”‚ If valid â†’ Proceed to execute ACM                           â”‚
â”‚ If invalid â†’ HALT (Machine Check Exception)                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                         â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Step 9: CPU Executes ACM in AC RAM (The "Auditor")           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ CPU enters special execution mode:                          â”‚
â”‚   - Configure L3 cache as Authenticated Code RAM (AC RAM)   â”‚
â”‚   - Hardware LOCK: No DMA, no bus snooping (Line 355)        â”‚
â”‚   - Copy ACM code to AC RAM                                 â”‚
â”‚   - Jump to ACM entry point                                 â”‚
â”‚                                                              â”‚
â”‚ ğŸ›¡ï¸ ACM now running in a "Vault" environment - invisible to  â”‚
â”‚    CSME, BIOS, and hardware devices.                        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                         â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Step 10: ACM Authoritative Validation (Independent)         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 1. ACM re-reads FPF fuses directly from PCH                 â”‚
â”‚ 2. ACM reads Key Manifest (KM) provided by CSME             â”‚
â”‚ 3. ACM re-hashes KM PK and compares to BP.KEY fuse          â”‚
â”‚ 4. ACM verifies KM Signature (RSA)                          â”‚
â”‚ 5. ACM reads Boot Policy Manifest (BPM)                     â”‚
â”‚ 6. ACM verifies BPM using verified key from KM              â”‚
â”‚ 7. ACM extracts authoritative IBB Hash from BPM             â”‚
â”‚                                                              â”‚
â”‚ âš ï¸ ACM does NOT trust CSME's earlier validation!           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                         â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Step 11: ACM Verifies IBB Hash (Final Integrity Check)      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ ACM reads target IBB segments from flash (e.g. 0xFFFF0000)  â”‚
â”‚ ACM calculates actual hash using SHA256/384                 â”‚
â”‚ ACM compares actual hash vs authoritative hash in BPM       â”‚
â”‚                                                              â”‚
â”‚ IF MATCH â†’ IBB is trusted for execution                     â”‚
â”‚ IF MISMATCH â†’ Refer to fused Error Policy (Line 154):       â”‚
â”‚   - Policy HALT â†’ Platform hangs indefinitely              â”‚
â”‚   - Policy LOG  â†’ Extend error to TPM PCR0, continue        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                         â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Step 12: ACM Transfers Control to IBB                       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ ACM completes validation                                    â”‚
â”‚ ACM exits AC RAM mode                                       â”‚
â”‚ ACM sets up CPU state for IBB entry                         â”‚
â”‚ ACM jumps to IBB entry point:                               â”‚
â”‚                                                              â”‚
â”‚   For SBL:  Jump to Stage1A entry (IBB base address)        â”‚
â”‚   For UEFI: Jump to SEC Core entry point                    â”‚
â”‚                                                              â”‚
â”‚ âœ… VERIFIED CODE NOW EXECUTING                              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                         â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Step 13: IBB (Stage1A or SEC) Begins Execution             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ SBL Path:                                                   â”‚
â”‚   â†’ Stage1A â†’ Stage1B â†’ Stage2 â†’ Payload â†’ OS              â”‚
â”‚                                                              â”‚
â”‚ UEFI Path:                                                  â”‚
â”‚   â†’ SEC â†’ PEI â†’ DXE â†’ BDS â†’ OS Loader â†’ OS                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Key Insights:

1. **Reset vector is just the starting point** - it's a JMP instruction, not the actual firmware
2. **FIT processing happens automatically** - CPU microcode handles this
3. **ACM validation is mandatory** - can't skip to IBB without ACM verification
4. **IBB only executes AFTER** complete validation chain

### Memory Map at Reset:

```
0xFFFFFFFF â”
           â”‚ [unused]
0xFFFFFFF0 â”œâ”€ Reset Vector (JMP instruction) â† CPU starts HERE
           â”‚
0xFFFFFFC0 â”œâ”€ FIT Pointer â† CPU microcode reads THIS
           â”‚
           â”‚ [BIOS Code Region]
           â”‚
0xFFFFB000 â”œâ”€ FIT Table (example location)
           â”‚   Entry 0: Header
           â”‚   Entry 1: Microcode @ 0xFF780000
           â”‚   Entry 2: ACM @ 0xFF700000
           â”‚   Entry 3: IBB entry
           â”‚
           â”‚ [More BIOS]
           â”‚
0xFFFF0000 â”œâ”€ IBB Start (Stage1A or SEC) â† ACM validates, then jumps HERE
           â”‚
           â”‚ [IBB Code - 64KB example]
           â”‚
0xFFFC0000 â”œâ”€ [Rest of BIOS]
           â”‚
           â‹®
0xFF800000 â”œâ”€ Microcode region
           â”‚
0xFF700000 â”œâ”€ ACM region
           â”‚
           â‹®
0xFF000000 â””â”€ SPI Flash base (memory-mapped)
```

---

## 4. How ACM Validates Independently of CSME

### The Confusion:

"You said ACM doesn't believe CSME and revalidates BPM/IBBM, but IBBM hash needs KM, KM needs CSME validation..."

### Critical Understanding: **Two Independent Validators**

Both CSME and ACM perform **the same validation** using **the same trust anchors**, but they don't trust each other's results.

### The Actual Flow:

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PARALLEL VALIDATION                       â”‚
â”‚  (Both use SAME fuses, both do SAME crypto, independent)    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   CSME Path            â”‚   ACM Path (later)                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 1. CSME reads FPF      â”‚ 1. ACM reads FPF                   â”‚
â”‚    fuses               â”‚    fuses (SAME fuses!)             â”‚
â”‚                        â”‚                                    â”‚
â”‚ 2. CSME validates KM:  â”‚ 2. ACM validates KM:               â”‚
â”‚    â€¢ Read KM from      â”‚    â€¢ Read KM from memory           â”‚
â”‚      flash            â”‚      (CSME put it there)           â”‚
â”‚    â€¢ Hash KM pubkey    â”‚    â€¢ Hash KM pubkey                â”‚
â”‚    â€¢ Compare with      â”‚    â€¢ Compare with                  â”‚
â”‚      FPF hash          â”‚      FPF hash                      â”‚
â”‚    â€¢ Verify KM sig     â”‚    â€¢ Verify KM sig                 â”‚
â”‚    âœ… KM trusted       â”‚    âœ… KM trusted                   â”‚
â”‚                        â”‚                                    â”‚
â”‚ 3. CSME validates      â”‚ 3. ACM validates                   â”‚
â”‚    IBBM:               â”‚    IBBM:                           â”‚
â”‚    â€¢ Read IBBM         â”‚    â€¢ Read IBBM from memory         â”‚
â”‚    â€¢ Hash IBBM pubkey  â”‚    â€¢ Hash IBBM pubkey              â”‚
â”‚    â€¢ Compare with      â”‚    â€¢ Compare with                  â”‚
â”‚      hash in KM        â”‚      hash in KM                    â”‚
â”‚    â€¢ Verify IBBM sig   â”‚    â€¢ Verify IBBM sig               â”‚
â”‚    âœ… IBBM trusted     â”‚    âœ… IBBM trusted                 â”‚
â”‚                        â”‚                                    â”‚
â”‚ 4. CSME prepares:      â”‚ 4. ACM validates IBB:              â”‚
â”‚    â€¢ Copy KM to memory â”‚    â€¢ Read IBB hash from IBBM       â”‚
â”‚    â€¢ Copy IBBM to      â”‚    â€¢ Calculate actual IBB hash     â”‚
â”‚      memory            â”‚    â€¢ Compare                       â”‚
â”‚    â€¢ Set Boot Guard    â”‚    âœ… IBB trusted                  â”‚
â”‚      MSRs              â”‚                                    â”‚
â”‚    â€¢ Release CPU       â”‚ 5. ACM jumps to IBB                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Why CSME Validates First:

```c
// CSME validation purpose:
// 1. Determine if Boot Guard is enabled (from fuses)
// 2. Validate that manifests EXIST and are CORRECTLY SIGNED
// 3. Prepare platform for ACM execution
// 4. Put manifests in memory for ACM to access
// 5. Release CPU reset so ACM can run

// ACM validation purpose:
// 1. DON'T TRUST CSME (could be compromised)
// 2. RE-VALIDATE everything independently
// 3. Provide CRYPTOGRAPHIC PROOF of IBB integrity
// 4. Transfer control only if ALL checks pass
```

### The Trust Model:

```
Trust Anchors (Shared by both CSME and ACM):
  â”œâ”€ FPF Fuses (OEM Root Key Hash)
  â”œâ”€ CSME ROM (Intel key for ME FW)
  â””â”€ CPU Fuses (Intel key for ACM)

CSME Trust Chain:
  CSME ROM â†’ CSME FW â†’ FPF Fuses â†’ KM â†’ IBBM
  Purpose: Platform setup, manifest availability

ACM Trust Chain:
  CPU Fuses â†’ ACM â†’ FPF Fuses â†’ KM â†’ IBBM â†’ IBB
  Purpose: Cryptographic verification before execution
  
â— ACM does NOT trust CSME's validation results
â— ACM DOES trust the same fuses CSME used
```

### Code Example - ACM Validation Logic:

```c
// ACM entry point (simplified)
void acm_main() {
    // Step 1: Read Boot Guard configuration
    // (CSME set these MSRs, but we'll verify independently)
    boot_guard_config_t *config = read_boot_guard_msrs();
    
    // Step 2: Read same FPF fuses that CSME read
    uint8_t oem_key_hash[32];
    read_fpf_fuse(FPF_OEM_ROOT_KEY_HASH, oem_key_hash, 32);
    
    // Step 3: Get KM from memory (CSME put it there)
    // BUT we don't trust CSME's validation!
    key_manifest_t *km = (key_manifest_t *)config->km_address;
    
    // Step 4: INDEPENDENTLY validate KM
    if (!acm_validate_km(km, oem_key_hash)) {
        // KM invalid - HALT regardless of what CSME said
        boot_guard_failure("KM validation failed");
        halt();
    }
    
    // Step 5: Get IBBM from memory
    ibb_manifest_t *ibbm = (ibb_manifest_t *)config->ibbm_address;
    
    // Step 6: INDEPENDENTLY validate IBBM using KM
    if (!acm_validate_ibbm(ibbm, km)) {
        // IBBM invalid - HALT
        boot_guard_failure("IBBM validation failed");
        halt();
    }
    
    // Step 7: Validate actual IBB code
    if (!acm_validate_ibb_code(ibbm)) {
        // IBB code doesn't match IBBM hash - HALT
        boot_guard_failure("IBB hash mismatch");
        halt();
    }
    
    // Step 8: Everything validated, safe to execute
    transfer_control_to_ibb(ibbm->ibb_entry_point);
}

// ACM validates KM (independent from CSME)
bool acm_validate_km(key_manifest_t *km, uint8_t fused_hash[32]) {
    // Same crypto CSME did, but WE do it ourselves
    
    // 1. Hash the KM public key
    uint8_t calculated_hash[32];
    sha256(&km->oem_public_key, sizeof(km->oem_public_key), calculated_hash);
    
    // 2. Compare with fuse (same fuse CSME read)
    if (memcmp(calculated_hash, fused_hash, 32) != 0) {
        return false;  // Key doesn't match fuse
    }
    
    // 3. Verify KM signature
    uint8_t km_body_hash[32];
    sha256(&km->body, km->body_size, km_body_hash);
    
    uint8_t expected_hash[32];
    rsa_verify(&km->signature, &km->oem_public_key, expected_hash);
    
    if (memcmp(km_body_hash, expected_hash, 32) != 0) {
        return false;  // Signature invalid
    }
    
    // 4. Check SVN (anti-rollback)
    if (km->svn < get_minimum_km_svn()) {
        return false;  // Rollback attack detected
    }
    
    return true;  // KM is valid
}
```

### Why ACM Doesn't Just Trust CSME:

**Defense in Depth / Zero Trust Principle:**

1. **CSME could be compromised:**
   - ME firmware vulnerability exploited
   - Attacker could put fake manifests in memory
   - ACM must verify independently

2. **Different threat models:**
   - CSME: Platform management, broad attack surface
   - ACM: Minimal code, single purpose, harder to compromise

3. **Hardware separation:**
   - CSME runs on separate processor (PCH)
   - ACM runs on main CPU in isolated mode
   - They don't share code or trust

4. **Complementary validation:**
   - CSME ensures manifests are available
   - ACM ensures they're cryptographically valid
   - Both use same trust anchor (fuses) but independent validation

### Analogy:

```
Airport Security (CSME) vs Pilot Pre-Flight Check (ACM):

Security checkpoint (CSME):
  - Checks ticket, ID, scans bags
  - Clears passenger for boarding
  - Puts passenger info in system

Pilot pre-flight (ACM):
  - Doesn't trust security blindly
  - Does own safety checklist
  - Verifies flight plan independently
  - Checks weight/balance independently
  - Only then takes off

Both use same source of truth:
  - Passenger manifest (like manifests in flash)
  - FAA regulations (like fuse policy)
  
But pilot doesn't say "security checked, so I won't"
```

### The Critical Insight:

```
CSME validates: "These manifests are AVAILABLE and SIGNED"
              â†’ Prepares platform
              â†’ Provides manifest LOCATION to ACM

ACM validates:  "I will INDEPENDENTLY VERIFY these manifests"
              â†’ Re-does all crypto checks
              â†’ Uses same fuses, same algorithms
              â†’ Doesn't trust CSME's judgment
              â†’ Only executes IBB if validation succeeds
```

**CSME and ACM are COOPERATIVE but NOT TRUSTING:**
- CSME: "Here's where the manifests are"
- ACM: "Thanks, but I'll verify them myself before executing anything"

---

## Summary

### Question 1: SBL Applicability
âœ… **YES** - Boot Guard is platform-level, applies identically to SBL, UEFI, or any bootloader

### Question 2: Why KM Instead of Direct IBBM?
âœ… **Flexibility** - Allows key revocation, product variants, and security updates without re-fusing hardware

### Question 3: CPU Execution Sequence
âœ… **Order:**
```
Reset Vector (0xFFFFFFF0)
  â†’ CPU microcode reads FIT
  â†’ Load microcode
  â†’ Load ACM
  â†’ Verify ACM (Intel key in CPU fuse)
  â†’ Execute ACM
  â†’ ACM validates KM/IBBM/IBB
  â†’ ACM jumps to IBB (Stage1A/SEC)
```

### Question 4: ACM Independent Validation
âœ… **ACM re-validates everything:**
- CSME provides manifest **LOCATION**
- ACM uses **SAME FUSES** to re-validate
- ACM doesn't trust CSME's validation **RESULTS**
- Both do identical crypto, independently
- Defense in depth / zero trust

---

> [!TIP]
> **Mental Model:** Think of Boot Guard as a relay race where each runner (CSME, ACM) independently verifies the baton is genuine before running their leg, but they all use the same rulebook (fuses).
