# Copyright 2020 ETH Zurich and University of Bologna.
# Solderpad Hardware License, Version 0.51, see LICENSE for details.
# SPDX-License-Identifier: SHL-0.51
#
# Nils Wistoff <nwistoff@iis.ee.ethz.ch>
#
# Block design generation script generated by Vivado.

################################################################
# This is a generated script based on design: occamy_vcu128
#
# Though there are limitations about the generated script,
# the main purpose of this utility is to make learning
# IP Integrator Tcl commands easier.
################################################################

namespace eval _tcl {
proc get_script_folder {} {
   set script_path [file normalize [info script]]
   set script_folder [file dirname $script_path]
   return $script_folder
}
}
variable script_folder
set script_folder [_tcl::get_script_folder]

################################################################
# Check if script is running in correct Vivado version.
################################################################
set scripts_vivado_version 2020.2
set current_vivado_version [version -short]

if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
   puts ""
   catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}

   return 1
}

################################################################
# START
################################################################

# To test this script, run the following commands from Vivado Tcl console:
# source occamy_vcu128_script.tcl

# If there is no project opened, this script will create a
# project, but make sure you do not have an existing project
# <./myproj/project_1.xpr> in the current working folder.

set list_projs [get_projects -quiet]
if { $list_projs eq "" } {
   create_project project_1 myproj -part xcvu37p-fsvh2892-2L-e
   set_property BOARD_PART xilinx.com:vcu128:part0:1.0 [current_project]
}


# CHANGE DESIGN NAME HERE
variable design_name
set design_name occamy_vcu128

# If you do not already have an existing IP Integrator design open,
# you can create a design using the following command:
create_bd_design $design_name

# Creating design if needed
set errMsg ""
set nRet 0

set cur_design [current_bd_design -quiet]
set list_cells [get_bd_cells -quiet]

if { ${design_name} eq "" } {
   # USE CASES:
   #    1) Design_name not set

   set errMsg "Please set the variable <design_name> to a non-empty value."
   set nRet 1

} elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
   # USE CASES:
   #    2): Current design opened AND is empty AND names same.
   #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
   #    4): Current design opened AND is empty AND names diff; design_name exists in project.

   if { $cur_design ne $design_name } {
      common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
      set design_name [get_property NAME $cur_design]
   }
   common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."

} elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
   # USE CASES:
   #    5) Current design opened AND has components AND same names.

   set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
   set nRet 1
} elseif { [get_files -quiet ${design_name}.bd] ne "" } {
   # USE CASES: 
   #    6) Current opened design, has components, but diff names, design_name exists in project.
   #    7) No opened design, design_name exists in project.

   set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
   set nRet 2

} else {
   # USE CASES:
   #    8) No opened design, design_name not in project.
   #    9) Current opened design, has components, but diff names, design_name not in project.

   common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

   create_bd_design $design_name

   common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
   current_bd_design $design_name

}

common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."

if { $nRet != 0 } {
   catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
   return $nRet
}

set bCheckIPsPassed 1
##################################################################
# CHECK IPs
##################################################################
set bCheckIPs 1
if { $bCheckIPs == 1 } {
   set list_check_ips "\ 
xilinx.com:ip:axi_apb_bridge:3.0\
xilinx.com:ip:axi_uart16550:2.0\
xilinx.com:ip:clk_wiz:6.0\
xilinx.com:ip:hbm:1.0\
xilinx.com:ip:util_vector_logic:2.0\
ethz.ch:user:occamy_xilinx:1.0\
xilinx.com:ip:smartconnect:1.0\
"

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

}

if { $bCheckIPsPassed != 1 } {
  common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
  return 3
}

##################################################################
# DESIGN PROCs
##################################################################



# Procedure to create entire design; Provide argument to make
# procedure reusable. If parentCell is "", will use root.
proc create_root_design { parentCell } {

  variable script_folder
  variable design_name

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set rs232_uart_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 rs232_uart_0 ]


  # Create ports
  set clk_100MHz_n [ create_bd_port -dir I -type clk -freq_hz 100000000 clk_100MHz_n ]
  set clk_100MHz_p [ create_bd_port -dir I -type clk -freq_hz 100000000 clk_100MHz_p ]
  set reset [ create_bd_port -dir I -type rst reset ]
  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_HIGH} \
 ] $reset

  # Create instance: axi_apb_bridge_0, and set properties
  set axi_apb_bridge_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_apb_bridge:3.0 axi_apb_bridge_0 ]
  set_property -dict [ list \
   CONFIG.C_APB_NUM_SLAVES {2} \
 ] $axi_apb_bridge_0

  # Create instance: axi_uart16550_0, and set properties
  set axi_uart16550_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uart16550:2.0 axi_uart16550_0 ]
  set_property -dict [ list \
   CONFIG.UART_BOARD_INTERFACE {rs232_uart_0} \
   CONFIG.USE_BOARD_FLOW {true} \
 ] $axi_uart16550_0

  # Create instance: clk_wiz, and set properties
  set clk_wiz [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz ]
  set_property -dict [ list \
   CONFIG.CLKOUT1_JITTER {115.831} \
   CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} \
   CONFIG.CLKOUT2_JITTER {132.683} \
   CONFIG.CLKOUT2_PHASE_ERROR {87.180} \
   CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50} \
   CONFIG.CLKOUT2_USED {true} \
   CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.000} \
   CONFIG.MMCM_CLKOUT1_DIVIDE {24} \
   CONFIG.NUM_OUT_CLKS {2} \
   CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} \
   CONFIG.RESET_BOARD_INTERFACE {reset} \
   CONFIG.USE_BOARD_FLOW {true} \
 ] $clk_wiz

  # Create instance: hbm_0, and set properties
  set hbm_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:hbm:1.0 hbm_0 ]
  set_property -dict [ list \
   CONFIG.USER_APB_PCLK_0 {50} \
   CONFIG.USER_APB_PCLK_1 {50} \
   CONFIG.USER_APB_PCLK_PERIOD_0 {20.0} \
   CONFIG.USER_APB_PCLK_PERIOD_1 {20.0} \
   CONFIG.USER_CLK_SEL_LIST0 {AXI_04_ACLK} \
   CONFIG.USER_CLK_SEL_LIST1 {AXI_16_ACLK} \
   CONFIG.USER_HBM_CP_1 {6} \
   CONFIG.USER_HBM_DENSITY {8GB} \
   CONFIG.USER_HBM_FBDIV_1 {36} \
   CONFIG.USER_HBM_HEX_CP_RES_1 {0x0000A600} \
   CONFIG.USER_HBM_HEX_FBDIV_CLKOUTDIV_1 {0x00000902} \
   CONFIG.USER_HBM_HEX_LOCK_FB_REF_DLY_1 {0x00001f1f} \
   CONFIG.USER_HBM_LOCK_FB_DLY_1 {31} \
   CONFIG.USER_HBM_LOCK_REF_DLY_1 {31} \
   CONFIG.USER_HBM_RES_1 {10} \
   CONFIG.USER_HBM_STACK {2} \
   CONFIG.USER_MC_ENABLE_08 {TRUE} \
   CONFIG.USER_MC_ENABLE_09 {TRUE} \
   CONFIG.USER_MC_ENABLE_10 {TRUE} \
   CONFIG.USER_MC_ENABLE_11 {TRUE} \
   CONFIG.USER_MC_ENABLE_12 {TRUE} \
   CONFIG.USER_MC_ENABLE_13 {TRUE} \
   CONFIG.USER_MC_ENABLE_14 {TRUE} \
   CONFIG.USER_MC_ENABLE_15 {TRUE} \
   CONFIG.USER_MC_ENABLE_APB_01 {TRUE} \
   CONFIG.USER_MEMORY_DISPLAY {8192} \
   CONFIG.USER_PHY_ENABLE_08 {TRUE} \
   CONFIG.USER_PHY_ENABLE_09 {TRUE} \
   CONFIG.USER_PHY_ENABLE_10 {TRUE} \
   CONFIG.USER_PHY_ENABLE_11 {TRUE} \
   CONFIG.USER_PHY_ENABLE_12 {TRUE} \
   CONFIG.USER_PHY_ENABLE_13 {TRUE} \
   CONFIG.USER_PHY_ENABLE_14 {TRUE} \
   CONFIG.USER_PHY_ENABLE_15 {TRUE} \
   CONFIG.USER_SAXI_01 {true} \
   CONFIG.USER_SAXI_02 {false} \
   CONFIG.USER_SAXI_03 {false} \
   CONFIG.USER_SAXI_04 {true} \
   CONFIG.USER_SAXI_05 {true} \
   CONFIG.USER_SAXI_06 {false} \
   CONFIG.USER_SAXI_07 {false} \
   CONFIG.USER_SAXI_08 {true} \
   CONFIG.USER_SAXI_09 {false} \
   CONFIG.USER_SAXI_10 {false} \
   CONFIG.USER_SAXI_11 {false} \
   CONFIG.USER_SAXI_12 {true} \
   CONFIG.USER_SAXI_13 {false} \
   CONFIG.USER_SAXI_14 {false} \
   CONFIG.USER_SAXI_15 {false} \
   CONFIG.USER_SAXI_17 {false} \
   CONFIG.USER_SAXI_18 {false} \
   CONFIG.USER_SAXI_19 {false} \
   CONFIG.USER_SAXI_20 {true} \
   CONFIG.USER_SAXI_21 {false} \
   CONFIG.USER_SAXI_22 {false} \
   CONFIG.USER_SAXI_23 {false} \
   CONFIG.USER_SAXI_24 {true} \
   CONFIG.USER_SAXI_25 {false} \
   CONFIG.USER_SAXI_26 {false} \
   CONFIG.USER_SAXI_27 {false} \
   CONFIG.USER_SAXI_28 {true} \
   CONFIG.USER_SAXI_29 {false} \
   CONFIG.USER_SAXI_30 {false} \
   CONFIG.USER_SAXI_31 {false} \
   CONFIG.USER_SWITCH_ENABLE_01 {TRUE} \
   CONFIG.USER_TEMP_POLL_CNT_0 {50000} \
   CONFIG.USER_TEMP_POLL_CNT_1 {50000} \
 ] $hbm_0

  # Create instance: inv, and set properties
  set inv [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 inv ]
  set_property -dict [ list \
   CONFIG.C_OPERATION {not} \
   CONFIG.C_SIZE {1} \
   CONFIG.LOGO_FILE {data/sym_notgate.png} \
 ] $inv

  # Create instance: occamy_xilinx_0, and set properties
  set occamy_xilinx_0 [ create_bd_cell -type ip -vlnv ethz.ch:user:occamy_xilinx:1.0 occamy_xilinx_0 ]

  # Create instance: smartconnect_0, and set properties
  set smartconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0 ]
  set_property -dict [ list \
   CONFIG.ADVANCED_PROPERTIES {  __view__ { } } \
   CONFIG.NUM_CLKS {2} \
   CONFIG.NUM_MI {12} \
   CONFIG.NUM_SI {9} \
 ] $smartconnect_0

  # [Manual Edit] Occamy AXI interface frequency
  set_property CONFIG.FREQ_HZ [get_property CONFIG.FREQ_HZ [get_bd_pins /clk_wiz/clk_out2]] [get_bd_intf_pins /occamy_xilinx_0/m_axi_hbm_0]
  set_property CONFIG.FREQ_HZ [get_property CONFIG.FREQ_HZ [get_bd_pins /clk_wiz/clk_out2]] [get_bd_intf_pins /occamy_xilinx_0/m_axi_hbm_1]
  set_property CONFIG.FREQ_HZ [get_property CONFIG.FREQ_HZ [get_bd_pins /clk_wiz/clk_out2]] [get_bd_intf_pins /occamy_xilinx_0/m_axi_hbm_2]
  set_property CONFIG.FREQ_HZ [get_property CONFIG.FREQ_HZ [get_bd_pins /clk_wiz/clk_out2]] [get_bd_intf_pins /occamy_xilinx_0/m_axi_hbm_3]
  set_property CONFIG.FREQ_HZ [get_property CONFIG.FREQ_HZ [get_bd_pins /clk_wiz/clk_out2]] [get_bd_intf_pins /occamy_xilinx_0/m_axi_hbm_4]
  set_property CONFIG.FREQ_HZ [get_property CONFIG.FREQ_HZ [get_bd_pins /clk_wiz/clk_out2]] [get_bd_intf_pins /occamy_xilinx_0/m_axi_hbm_5]
  set_property CONFIG.FREQ_HZ [get_property CONFIG.FREQ_HZ [get_bd_pins /clk_wiz/clk_out2]] [get_bd_intf_pins /occamy_xilinx_0/m_axi_hbm_6]
  set_property CONFIG.FREQ_HZ [get_property CONFIG.FREQ_HZ [get_bd_pins /clk_wiz/clk_out2]] [get_bd_intf_pins /occamy_xilinx_0/m_axi_hbm_7]
  set_property CONFIG.FREQ_HZ [get_property CONFIG.FREQ_HZ [get_bd_pins /clk_wiz/clk_out2]] [get_bd_intf_pins /occamy_xilinx_0/m_axi_pcie]

  # Create interface connections
  connect_bd_intf_net -intf_net axi_apb_bridge_0_APB_M [get_bd_intf_pins axi_apb_bridge_0/APB_M] [get_bd_intf_pins hbm_0/SAPB_0]
  connect_bd_intf_net -intf_net axi_apb_bridge_0_APB_M2 [get_bd_intf_pins axi_apb_bridge_0/APB_M2] [get_bd_intf_pins hbm_0/SAPB_1]
  connect_bd_intf_net -intf_net axi_uart16550_0_UART [get_bd_intf_ports rs232_uart_0] [get_bd_intf_pins axi_uart16550_0/UART]
  connect_bd_intf_net -intf_net occamy_xilinx_0_m_axi_hbm_0 [get_bd_intf_pins occamy_xilinx_0/m_axi_hbm_0] [get_bd_intf_pins smartconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net occamy_xilinx_0_m_axi_hbm_1 [get_bd_intf_pins occamy_xilinx_0/m_axi_hbm_1] [get_bd_intf_pins smartconnect_0/S01_AXI]
  connect_bd_intf_net -intf_net occamy_xilinx_0_m_axi_hbm_2 [get_bd_intf_pins occamy_xilinx_0/m_axi_hbm_2] [get_bd_intf_pins smartconnect_0/S02_AXI]
  connect_bd_intf_net -intf_net occamy_xilinx_0_m_axi_hbm_3 [get_bd_intf_pins occamy_xilinx_0/m_axi_hbm_3] [get_bd_intf_pins smartconnect_0/S03_AXI]
  connect_bd_intf_net -intf_net occamy_xilinx_0_m_axi_hbm_4 [get_bd_intf_pins occamy_xilinx_0/m_axi_hbm_4] [get_bd_intf_pins smartconnect_0/S04_AXI]
  connect_bd_intf_net -intf_net occamy_xilinx_0_m_axi_hbm_5 [get_bd_intf_pins occamy_xilinx_0/m_axi_hbm_5] [get_bd_intf_pins smartconnect_0/S05_AXI]
  connect_bd_intf_net -intf_net occamy_xilinx_0_m_axi_hbm_6 [get_bd_intf_pins occamy_xilinx_0/m_axi_hbm_6] [get_bd_intf_pins smartconnect_0/S06_AXI]
  connect_bd_intf_net -intf_net occamy_xilinx_0_m_axi_hbm_7 [get_bd_intf_pins occamy_xilinx_0/m_axi_hbm_7] [get_bd_intf_pins smartconnect_0/S07_AXI]
  connect_bd_intf_net -intf_net occamy_xilinx_0_m_axi_pcie [get_bd_intf_pins occamy_xilinx_0/m_axi_pcie] [get_bd_intf_pins smartconnect_0/S08_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M00_AXI [get_bd_intf_pins hbm_0/SAXI_00] [get_bd_intf_pins smartconnect_0/M00_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M01_AXI [get_bd_intf_pins hbm_0/SAXI_01] [get_bd_intf_pins smartconnect_0/M01_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M02_AXI [get_bd_intf_pins hbm_0/SAXI_04] [get_bd_intf_pins smartconnect_0/M02_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M03_AXI [get_bd_intf_pins hbm_0/SAXI_05] [get_bd_intf_pins smartconnect_0/M03_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M04_AXI [get_bd_intf_pins hbm_0/SAXI_08] [get_bd_intf_pins smartconnect_0/M04_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M05_AXI [get_bd_intf_pins hbm_0/SAXI_12] [get_bd_intf_pins smartconnect_0/M05_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M06_AXI [get_bd_intf_pins hbm_0/SAXI_16] [get_bd_intf_pins smartconnect_0/M06_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M07_AXI [get_bd_intf_pins hbm_0/SAXI_20] [get_bd_intf_pins smartconnect_0/M07_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M08_AXI [get_bd_intf_pins hbm_0/SAXI_24] [get_bd_intf_pins smartconnect_0/M08_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M09_AXI [get_bd_intf_pins hbm_0/SAXI_28] [get_bd_intf_pins smartconnect_0/M09_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M10_AXI [get_bd_intf_pins axi_apb_bridge_0/AXI4_LITE] [get_bd_intf_pins smartconnect_0/M10_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M11_AXI [get_bd_intf_pins axi_uart16550_0/S_AXI] [get_bd_intf_pins smartconnect_0/M11_AXI]

  # Create port connections
  connect_bd_net -net clk_100MHz_n_1 [get_bd_ports clk_100MHz_n] [get_bd_pins clk_wiz/clk_in1_n]
  connect_bd_net -net clk_100MHz_p_1 [get_bd_ports clk_100MHz_p] [get_bd_pins clk_wiz/clk_in1_p]
  connect_bd_net -net clk_wiz_clk_out1 [get_bd_pins clk_wiz/clk_out1] [get_bd_pins hbm_0/AXI_00_ACLK] [get_bd_pins hbm_0/AXI_00_WDATA_PARITY] [get_bd_pins hbm_0/AXI_01_ACLK] [get_bd_pins hbm_0/AXI_04_ACLK] [get_bd_pins hbm_0/AXI_05_ACLK] [get_bd_pins hbm_0/AXI_08_ACLK] [get_bd_pins hbm_0/AXI_12_ACLK] [get_bd_pins hbm_0/AXI_16_ACLK] [get_bd_pins hbm_0/AXI_20_ACLK] [get_bd_pins hbm_0/AXI_24_ACLK] [get_bd_pins hbm_0/AXI_28_ACLK] [get_bd_pins hbm_0/HBM_REF_CLK_0] [get_bd_pins hbm_0/HBM_REF_CLK_1] [get_bd_pins smartconnect_0/aclk1]
  connect_bd_net -net clk_wiz_clk_out2 [get_bd_pins axi_apb_bridge_0/s_axi_aclk] [get_bd_pins axi_uart16550_0/s_axi_aclk] [get_bd_pins clk_wiz/clk_out2] [get_bd_pins hbm_0/APB_0_PCLK] [get_bd_pins hbm_0/APB_1_PCLK] [get_bd_pins occamy_xilinx_0/clk_i] [get_bd_pins occamy_xilinx_0/clk_periph_i] [get_bd_pins occamy_xilinx_0/rtc_i] [get_bd_pins smartconnect_0/aclk]
  connect_bd_net -net inv_Res [get_bd_pins axi_apb_bridge_0/s_axi_aresetn] [get_bd_pins axi_uart16550_0/s_axi_aresetn] [get_bd_pins hbm_0/APB_0_PRESET_N] [get_bd_pins hbm_0/APB_1_PRESET_N] [get_bd_pins hbm_0/AXI_00_ARESET_N] [get_bd_pins hbm_0/AXI_01_ARESET_N] [get_bd_pins hbm_0/AXI_04_ARESET_N] [get_bd_pins hbm_0/AXI_05_ARESET_N] [get_bd_pins hbm_0/AXI_08_ARESET_N] [get_bd_pins hbm_0/AXI_12_ARESET_N] [get_bd_pins hbm_0/AXI_16_ARESET_N] [get_bd_pins hbm_0/AXI_20_ARESET_N] [get_bd_pins hbm_0/AXI_24_ARESET_N] [get_bd_pins hbm_0/AXI_28_ARESET_N] [get_bd_pins inv/Res] [get_bd_pins occamy_xilinx_0/rst_ni] [get_bd_pins occamy_xilinx_0/rst_periph_ni] [get_bd_pins smartconnect_0/aresetn]
  connect_bd_net -net reset_1 [get_bd_ports reset] [get_bd_pins clk_wiz/reset] [get_bd_pins inv/Op1]

  # Create address segments
  assign_bd_address -offset 0x70000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_pcie] [get_bd_addr_segs axi_uart16550_0/S_AXI/Reg] -force
  assign_bd_address -offset 0x001000000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_0] [get_bd_addr_segs hbm_0/SAXI_00/HBM_MEM00] -force
  assign_bd_address -offset 0x80000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_0] [get_bd_addr_segs hbm_0/SAXI_01/HBM_MEM00] -force
  assign_bd_address -offset 0x001010000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_0] [get_bd_addr_segs hbm_0/SAXI_00/HBM_MEM01] -force
  assign_bd_address -offset 0x90000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_0] [get_bd_addr_segs hbm_0/SAXI_01/HBM_MEM01] -force
  assign_bd_address -offset 0x001020000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_0] [get_bd_addr_segs hbm_0/SAXI_00/HBM_MEM02] -force
  assign_bd_address -offset 0xA0000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_0] [get_bd_addr_segs hbm_0/SAXI_01/HBM_MEM02] -force
  assign_bd_address -offset 0x001030000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_0] [get_bd_addr_segs hbm_0/SAXI_00/HBM_MEM03] -force
  assign_bd_address -offset 0xB0000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_0] [get_bd_addr_segs hbm_0/SAXI_01/HBM_MEM03] -force
  assign_bd_address -offset 0x001040000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_1] [get_bd_addr_segs hbm_0/SAXI_04/HBM_MEM04] -force
  assign_bd_address -offset 0xC0000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_1] [get_bd_addr_segs hbm_0/SAXI_05/HBM_MEM04] -force
  assign_bd_address -offset 0x001050000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_1] [get_bd_addr_segs hbm_0/SAXI_04/HBM_MEM05] -force
  assign_bd_address -offset 0xD0000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_1] [get_bd_addr_segs hbm_0/SAXI_05/HBM_MEM05] -force
  assign_bd_address -offset 0x001060000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_1] [get_bd_addr_segs hbm_0/SAXI_04/HBM_MEM06] -force
  assign_bd_address -offset 0xE0000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_1] [get_bd_addr_segs hbm_0/SAXI_05/HBM_MEM06] -force
  assign_bd_address -offset 0x001070000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_1] [get_bd_addr_segs hbm_0/SAXI_04/HBM_MEM07] -force
  assign_bd_address -offset 0xF0000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_1] [get_bd_addr_segs hbm_0/SAXI_05/HBM_MEM07] -force
  assign_bd_address -offset 0x001080000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_2] [get_bd_addr_segs hbm_0/SAXI_08/HBM_MEM08] -force
  assign_bd_address -offset 0x001090000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_2] [get_bd_addr_segs hbm_0/SAXI_08/HBM_MEM09] -force
  assign_bd_address -offset 0x0010A0000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_2] [get_bd_addr_segs hbm_0/SAXI_08/HBM_MEM10] -force
  assign_bd_address -offset 0x0010B0000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_2] [get_bd_addr_segs hbm_0/SAXI_08/HBM_MEM11] -force
  assign_bd_address -offset 0x0010C0000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_3] [get_bd_addr_segs hbm_0/SAXI_12/HBM_MEM12] -force
  assign_bd_address -offset 0x0010D0000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_3] [get_bd_addr_segs hbm_0/SAXI_12/HBM_MEM13] -force
  assign_bd_address -offset 0x0010E0000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_3] [get_bd_addr_segs hbm_0/SAXI_12/HBM_MEM14] -force
  assign_bd_address -offset 0x0010F0000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_3] [get_bd_addr_segs hbm_0/SAXI_12/HBM_MEM15] -force
  assign_bd_address -offset 0x001100000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_4] [get_bd_addr_segs hbm_0/SAXI_16/HBM_MEM16] -force
  assign_bd_address -offset 0x001110000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_4] [get_bd_addr_segs hbm_0/SAXI_16/HBM_MEM17] -force
  assign_bd_address -offset 0x001120000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_4] [get_bd_addr_segs hbm_0/SAXI_16/HBM_MEM18] -force
  assign_bd_address -offset 0x001130000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_4] [get_bd_addr_segs hbm_0/SAXI_16/HBM_MEM19] -force
  assign_bd_address -offset 0x001140000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_5] [get_bd_addr_segs hbm_0/SAXI_20/HBM_MEM20] -force
  assign_bd_address -offset 0x001150000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_5] [get_bd_addr_segs hbm_0/SAXI_20/HBM_MEM21] -force
  assign_bd_address -offset 0x001160000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_5] [get_bd_addr_segs hbm_0/SAXI_20/HBM_MEM22] -force
  assign_bd_address -offset 0x001170000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_5] [get_bd_addr_segs hbm_0/SAXI_20/HBM_MEM23] -force
  assign_bd_address -offset 0x001180000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_6] [get_bd_addr_segs hbm_0/SAXI_24/HBM_MEM24] -force
  assign_bd_address -offset 0x001190000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_6] [get_bd_addr_segs hbm_0/SAXI_24/HBM_MEM25] -force
  assign_bd_address -offset 0x0011A0000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_6] [get_bd_addr_segs hbm_0/SAXI_24/HBM_MEM26] -force
  assign_bd_address -offset 0x0011B0000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_6] [get_bd_addr_segs hbm_0/SAXI_24/HBM_MEM27] -force
  assign_bd_address -offset 0x0011C0000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_7] [get_bd_addr_segs hbm_0/SAXI_28/HBM_MEM28] -force
  assign_bd_address -offset 0x0011D0000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_7] [get_bd_addr_segs hbm_0/SAXI_28/HBM_MEM29] -force
  assign_bd_address -offset 0x0011E0000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_7] [get_bd_addr_segs hbm_0/SAXI_28/HBM_MEM30] -force
  assign_bd_address -offset 0x0011F0000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_hbm_7] [get_bd_addr_segs hbm_0/SAXI_28/HBM_MEM31] -force
  assign_bd_address -offset 0x70400000 -range 0x00400000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_pcie] [get_bd_addr_segs hbm_0/SAPB_0/Reg] -force
  assign_bd_address -offset 0x70800000 -range 0x00400000 -target_address_space [get_bd_addr_spaces occamy_xilinx_0/m_axi_pcie] [get_bd_addr_segs hbm_0/SAPB_1/Reg] -force


  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
}
# End of create_root_design()


##################################################################
# MAIN FLOW
##################################################################

create_root_design ""


