From c3bcc7a39796468395a3032ba33794a1e240ba39 Mon Sep 17 00:00:00 2001
From: Sugar Zhang <sugar.zhang@rock-chips.com>
Date: Fri, 21 Feb 2020 14:32:37 +0800
Subject: [PATCH] ARM: dts: rv1126: Add i2s/pdm node

Change-Id: I4ea8a60e7b627b300d90c8ae6afbb3bd7aca118c
Signed-off-by: Sugar Zhang <sugar.zhang@rock-chips.com>
---
 arch/arm/boot/dts/rv1126.dtsi | 74 +++++++++++++++++++++++++++++++++++
 1 file changed, 74 insertions(+)

diff --git a/arch/arm/boot/dts/rv1126.dtsi b/arch/arm/boot/dts/rv1126.dtsi
index 0bf8b712f438..d96814735888 100644
--- a/arch/arm/boot/dts/rv1126.dtsi
+++ b/arch/arm/boot/dts/rv1126.dtsi
@@ -907,6 +907,80 @@
 		status = "disabled";
 	};
 
+	i2s0_8ch: i2s@ff800000 {
+		compatible = "rockchip,rv1126-i2s-tdm";
+		reg = <0xff800000 0x1000>;
+		interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&cru MCLK_I2S8CH_TX>, <&cru MCLK_I2S8CH_RX>, <&cru HCLK_I2S8CH>;
+		clock-names = "mclk_tx", "mclk_rx", "hclk";
+		dmas = <&dmac 20>, <&dmac 19>;
+		dma-names = "tx", "rx";
+		resets = <&cru SRST_I2S8CH_TX_M>, <&cru SRST_I2S8CH_RX_M>;
+		reset-names = "tx-m", "rx-m";
+		rockchip,cru = <&cru>;
+		rockchip,grf = <&grf>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&i2s0m0_sclk_tx
+			     &i2s0m0_sclk_rx
+			     &i2s0m0_lrck_tx
+			     &i2s0m0_lrck_rx
+			     &i2s0m0_sdi0
+			     &i2s0m0_sdo0
+			     &i2s0m0_sdo1_sdi3
+			     &i2s0m0_sdo2_sdi2
+			     &i2s0m0_sdo3_sdi1>;
+		status = "disabled";
+	};
+
+	i2s1_2ch: i2s@ff810000 {
+		compatible = "rockchip,rv1126-i2s", "rockchip,rk3066-i2s";
+		reg = <0xff810000 0x1000>;
+		interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&cru MCLK_I2S2CH0>, <&cru HCLK_I2S2CH0>;
+		clock-names = "i2s_clk", "i2s_hclk";
+		dmas = <&dmac 22>, <&dmac 21>;
+		dma-names = "tx", "rx";
+		pinctrl-names = "default";
+		pinctrl-0 = <&i2s1m0_sclk
+			     &i2s1m0_lrck
+			     &i2s1m0_sdi
+			     &i2s1m0_sdo>;
+		status = "disabled";
+	};
+
+	i2s2_2ch: i2s@ff820000 {
+		compatible = "rockchip,rv1126-i2s", "rockchip,rk3066-i2s";
+		reg = <0xff820000 0x1000>;
+		interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&cru MCLK_I2S2CH1>, <&cru HCLK_I2S2CH1>;
+		clock-names = "i2s_clk", "i2s_hclk";
+		dmas = <&dmac 24>, <&dmac 23>;
+		dma-names = "tx", "rx";
+		pinctrl-names = "default";
+		pinctrl-0 = <&i2s2m0_sclk
+			     &i2s2m0_lrck
+			     &i2s2m0_sdi
+			     &i2s2m0_sdo>;
+		status = "disabled";
+	};
+
+	pdm: pdm@ff830000 {
+		compatible = "rockchip,rv1126-pdm", "rockchip,pdm";
+		reg = <0xff830000 0x1000>;
+		clocks = <&cru MCLK_PDM>, <&cru HCLK_PDM>;
+		clock-names = "pdm_clk", "pdm_hclk";
+		dmas = <&dmac 25>;
+		dma-names = "rx";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pdmm0_clk
+			     &pdmm0_clk1
+			     &pdmm0_sdi0
+			     &pdmm0_sdi1
+			     &pdmm0_sdi2
+			     &pdmm0_sdi3>;
+		status = "disabled";
+	};
+
 	dfi: dfi@ff9c0000 {
 		reg = <0xff9c0000 0x400>;
 		compatible = "rockchip,rv1126-dfi";
-- 
2.35.3

