Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Wed Jun 22 01:37:34 2022
| Host              : buyatti running 64-bit Ubuntu 20.04.4 LTS
| Command           : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
| Design State      : Routed
---------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Device Cell Placement Summary for Global Clock g2
11. Device Cell Placement Summary for Global Clock g3
12. Device Cell Placement Summary for Global Clock g4
13. Device Cell Placement Summary for Global Clock g5
14. Device Cell Placement Summary for Global Clock g6
15. Clock Region Cell Placement per Global Clock: Region X0Y0
16. Clock Region Cell Placement per Global Clock: Region X1Y0
17. Clock Region Cell Placement per Global Clock: Region X2Y0
18. Clock Region Cell Placement per Global Clock: Region X0Y1
19. Clock Region Cell Placement per Global Clock: Region X1Y1
20. Clock Region Cell Placement per Global Clock: Region X2Y1
21. Clock Region Cell Placement per Global Clock: Region X0Y2
22. Clock Region Cell Placement per Global Clock: Region X1Y2
23. Clock Region Cell Placement per Global Clock: Region X2Y2
24. Clock Region Cell Placement per Global Clock: Region X0Y3
25. Clock Region Cell Placement per Global Clock: Region X1Y3
26. Clock Region Cell Placement per Global Clock: Region X2Y3

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    6 |       112 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        16 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        32 |   0 |            0 |      0 |
| BUFG_GT    |    0 |        96 |   0 |            0 |      0 |
| MMCM       |    0 |         4 |   0 |            0 |      0 |
| PLL        |    0 |         8 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock    | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Net                                                                                                                                                                                                                                                                                                                                                                                                                                          |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFG_PS/O       | None       | BUFG_PS_X0Y80 | X0Y3         | X1Y1 |                   |                12 |       49393 |               0 |       10.000 | clk_pl_0 | design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                                                                                    |
| g1        | src1      | BUFGCE/O        | None       | BUFGCE_X0Y72  | X1Y3         | X1Y3 | n/a               |                 8 |           0 |            1267 |          n/a | n/a      | design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O                                                                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                            |
| g2        | src2      | BUFGCE/O        | None       | BUFGCE_X0Y51  | X1Y2         | X1Y2 | n/a               |                 4 |           0 |            1293 |          n/a | n/a      | design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/flow_control_loop_pipe_sequential_init_U/v2_8_fu_846[0]_i_1_bufg_place/O                                                            | design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/flow_control_loop_pipe_sequential_init_U/SR[0]                                  |
| g3        | src3      | BUFGCE/O        | None       | BUFGCE_X0Y50  | X1Y2         | X1Y2 | n/a               |                 7 |           0 |            2953 |          n/a | n/a      | design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/stereolbm_accel_sdiv_23ns_15s_10_27_1_divider_u/or_ln535_24_reg_45026_pp0_iter11_reg[0]_i_1_bufg_place/O | design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/stereolbm_accel_sdiv_23ns_15s_10_27_1_divider_u/E[0] |
| g4        | src4      | BUFGCE/O        | None       | BUFGCE_X0Y44  | X1Y1         | X1Y1 | n/a               |                 4 |           0 |            1130 |          n/a | n/a      | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/ce_r_reg_bufg_place/O                                                                                                                                                                                                                                                                                                  | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/ce_r                                                                                                                                                                                                                                                               |
| g5        | src5      | BUFGCE/O        | None       | BUFGCE_X0Y38  | X1Y1         | X1Y1 | n/a               |                10 |           0 |            2065 |          n/a | n/a      | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/ap_ce_reg_i_1_bufg_place/O                                                                                                                                                                                                                                                                                             | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/p_2_in                                                                                                                                                                                                                                                             |
| g6        | src6      | BUFGCE/O        | None       | BUFGCE_X0Y73  | X1Y3         | X1Y3 | n/a               |                 3 |           0 |            1250 |          n/a | n/a      | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/ce_r_reg_bufg_place/O                                                                                                                                                                                                                                                                                                  | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/ce_r                                                                                                                                                                                                                                                               |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+-------------+-----------------+---------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site          | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------+-----------------+---------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | PS8/PLCLK[0]    | None       | PS8_X0Y0      | X0Y1         |           1 |               0 |              10.000 | clk_pl_0     | design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]                                                                                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                                                                                                                                                                                                                                                                                                                                                                                  |
| src1      | g1        | FDRE/Q          | None       | SLICE_X0Y213  | X0Y3         |           1 |               0 |                     |              | design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q                                                                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place                                                                                                                                                                                                                                                                                                                                                                                            |
| src2      | g2        | LUT3/O          | None       | SLICE_X14Y133 | X0Y2         |           1 |               3 |                     |              | design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/flow_control_loop_pipe_sequential_init_U/v2_8_fu_846[0]_i_1/O                                                            | design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/flow_control_loop_pipe_sequential_init_U/SR[0]_bufg_place                                  |
| src3      | g3        | LUT6/O          | None       | SLICE_X16Y130 | X0Y2         |           1 |             570 |                     |              | design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/stereolbm_accel_sdiv_23ns_15s_10_27_1_divider_u/or_ln535_24_reg_45026_pp0_iter11_reg[0]_i_1/O | design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/stereolbm_accel_sdiv_23ns_15s_10_27_1_divider_u/E[0]_bufg_place |
| src4      | g4        | FDRE/Q          | None       | SLICE_X33Y62  | X1Y1         |           1 |               0 |                     |              | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/ce_r_reg/Q                                                                                                                                                                                                                                                                                                  | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/ce_r_bufg_place                                                                                                                                                                                                                                                               |
| src5      | g5        | LUT3/O          | None       | SLICE_X37Y54  | X1Y0         |           1 |             672 |                     |              | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/ap_ce_reg_i_1/O                                                                                                                                                                                                                                                                                             | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/p_2_in_bufg_place                                                                                                                                                                                                                                                             |
| src6      | g6        | FDRE/Q          | None       | SLICE_X52Y187 | X2Y3         |           1 |               0 |                     |              | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/ce_r_reg/Q                                                                                                                                                                                                                                                                                                  | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/ce_r_bufg_place                                                                                                                                                                                                                                                               |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------+-----------------+---------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     3 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y0              |     4 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X2Y0              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y1              |     3 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y1              |     5 |    24 |     2 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X2Y1              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y2              |     4 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y2              |     7 |    24 |     2 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X2Y2              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y3              |     3 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y3              |     5 |    24 |     2 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X2Y3              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      3 |      24 |   7494 |   22080 |    269 |    6240 |      0 |       0 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X1Y0              |      4 |      24 |   3496 |   17280 |    154 |    5280 |      5 |      24 |      0 |       0 |     22 |     144 |      0 |       0 |      0 |       0 |
| X2Y0              |      2 |      24 |   1236 |   19200 |     83 |    2880 |      0 |      48 |      0 |      16 |      4 |      24 |      0 |       4 |      0 |       1 |
| X0Y1              |      3 |      24 |   5672 |   22080 |    332 |    6240 |      0 |       0 |      0 |       0 |      6 |     144 |      0 |       0 |      0 |       0 |
| X1Y1              |      5 |      24 |   2771 |   17280 |    176 |    5280 |      5 |      24 |      0 |       0 |     17 |     144 |      0 |       0 |      0 |       0 |
| X2Y1              |      5 |      24 |   2165 |   19200 |    139 |    2880 |      0 |      48 |      0 |      16 |     13 |      24 |      0 |       4 |      0 |       1 |
| X0Y2              |      4 |      24 |   3908 |   22080 |    364 |    6240 |      0 |       0 |      0 |       0 |      1 |     144 |      0 |       0 |      0 |       0 |
| X1Y2              |      7 |      24 |   2594 |   17280 |    137 |    5280 |     14 |      24 |      0 |       0 |      2 |     144 |      0 |       0 |      0 |       0 |
| X2Y2              |      6 |      24 |   4434 |   19200 |     57 |    2880 |      0 |      48 |      0 |      16 |      9 |      24 |      0 |       4 |      0 |       0 |
| X0Y3              |      3 |      24 |   4646 |   22080 |    606 |    6240 |      0 |       0 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X1Y3              |      5 |      24 |   4178 |   17280 |    140 |    5280 |      0 |      24 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y3              |      3 |      24 |   4113 |   19200 |    107 |    2880 |      0 |      48 |      0 |      16 |      0 |      24 |      0 |       4 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+----+
|    | X0 | X1 | X2 |
+----+----+----+----+
| Y3 |  3 |  6 |  3 |
| Y2 |  4 |  7 |  6 |
| Y1 |  3 |  5 |  5 |
| Y0 |  3 |  4 |  2 |
+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X2Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    1 |    24 |  4.17 |    5 |    24 | 20.83 |
| X2Y1              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    1 |    24 |  4.17 |    6 |    24 | 25.00 |
| X2Y2              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    2 |    24 |  8.33 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    2 |    24 |  8.33 |    5 |    24 | 20.83 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X2Y3              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                       |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| g0        | BUFG_PS/O       | X0Y3              | clk_pl_0 |      10.000 | {0.000 5.000} | X1Y1     |       49368 |        0 |              0 |        0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----------+----------+-------+-----------------------+
|    | X0        | X1       | X2    | HORIZONTAL PROG DELAY |
+----+-----------+----------+-------+-----------------------+
| Y3 |  (D) 5252 |     4318 |  4220 |                     0 |
| Y2 |      4273 |     2747 |  4500 |                     1 |
| Y1 |      6011 | (R) 2969 |  2317 |                     1 |
| Y0 |      7763 |     3675 |  1323 |                     0 |
+----+-----------+----------+-------+-----------------------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                               |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
| g1        | BUFGCE/O        | X1Y3              |       |             |               | X1Y3     |        1267 |        0 |              0 |        0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+-----------+------+-----------------------+
|    | X0   | X1        | X2   | HORIZONTAL PROG DELAY |
+----+------+-----------+------+-----------------------+
| Y3 |    0 | (R) (D) 0 |    0 |                     - |
| Y2 |  453 |         6 |   10 |                     0 |
| Y1 |  652 |        22 |  116 |                     0 |
| Y0 |    6 |         2 |    0 |                     0 |
+----+------+-----------+------+-----------------------+


10. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                         |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g2        | BUFGCE/O        | X1Y2              |       |             |               | X1Y2     |        1293 |        0 |              0 |        0 | design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/flow_control_loop_pipe_sequential_init_U/SR[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+------------+----+-----------------------+
|    | X0   | X1         | X2 | HORIZONTAL PROG DELAY |
+----+------+------------+----+-----------------------+
| Y3 |  742 |        333 |  0 |                     0 |
| Y2 |  141 | (R) (D) 77 |  0 |                     0 |
| Y1 |    0 |          0 |  0 |                     - |
| Y0 |    0 |          0 |  0 |                     - |
+----+------+------------+----+-----------------------+


11. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                                          |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g3        | BUFGCE/O        | X1Y2              |       |             |               | X1Y2     |        2953 |        0 |              0 |        0 | design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/stereolbm_accel_sdiv_23ns_15s_10_27_1_divider_u/E[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+-------------+------+-----------------------+
|    | X0    | X1          | X2   | HORIZONTAL PROG DELAY |
+----+-------+-------------+------+-----------------------+
| Y3 |  1446 |         343 |    0 |                     0 |
| Y2 |   331 | (R) (D) 453 |  185 |                     0 |
| Y1 |     0 |         122 |   73 |                     0 |
| Y0 |     0 |           0 |    0 |                     - |
+----+-------+-------------+------+-----------------------+


12. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                            |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | BUFGCE/O        | X1Y1              |       |             |               | X1Y1     |        1124 |        0 |              0 |        0 | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/ce_r |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-------------+------+-----------------------+
|    | X0 | X1          | X2   | HORIZONTAL PROG DELAY |
+----+----+-------------+------+-----------------------+
| Y3 |  0 |           0 |    0 |                     - |
| Y2 |  0 |           0 |  414 |                     0 |
| Y1 |  0 | (R) (D) 357 |   70 |                     0 |
| Y0 |  0 |         283 |    0 |                     0 |
+----+----+-------------+------+-----------------------+


13. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g5        | BUFGCE/O        | X1Y1              |       |             |               | X1Y1     |        2065 |        0 |              0 |        0 | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/p_2_in |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+-------------+------+-----------------------+
|    | X0   | X1          | X2   | HORIZONTAL PROG DELAY |
+----+------+-------------+------+-----------------------+
| Y3 |    0 |          94 |  185 |                     0 |
| Y2 |    0 |          32 |  306 |                     0 |
| Y1 |  194 | (R) (D) 458 |  249 |                     0 |
| Y0 |   22 |         284 |  241 |                     0 |
+----+------+-------------+------+-----------------------+


14. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                            |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g6        | BUFGCE/O        | X1Y3              |       |             |               | X1Y3     |        1250 |        0 |              0 |        0 | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/ce_r |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-------------+------+-----------------------+
|    | X0 | X1          | X2   | HORIZONTAL PROG DELAY |
+----+----+-------------+------+-----------------------+
| Y3 |  0 | (R) (D) 287 |  880 |                     0 |
| Y2 |  0 |           0 |   83 |                     0 |
| Y1 |  0 |           0 |    0 |                     - |
| Y0 |  0 |           0 |    0 |                     - |
+----+----+-------------+------+-----------------------+


15. Clock Region Cell Placement per Global Clock: Region X0Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFG_PS/O       | None       |        7763 |               0 | 7494 |         269 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                        |
| g1        | 0     | BUFGCE/O        | None       |           0 |               6 |    6 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                |
| g5        | 14    | BUFGCE/O        | None       |           0 |              22 |   22 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/p_2_in |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


16. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFG_PS/O       | None       |        3675 |               0 | 3496 |         154 |    3 |    0 |  22 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                        |
| g1        | 0     | BUFGCE/O        | None       |           0 |               2 |    2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                |
| g4        | 20    | BUFGCE/O        | None       |           0 |             283 |  283 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/ce_r   |
| g5        | 14    | BUFGCE/O        | None       |           0 |             284 |  284 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/p_2_in |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


17. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFG_PS/O       | None       |        1323 |               0 | 1236 |          83 |    0 |    0 |   4 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                        |
| g5        | 14    | BUFGCE/O        | None       |           0 |             241 |  241 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/p_2_in |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


18. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFG_PS/O       | None       |        6011 |               0 | 5672 |         332 |    0 |    0 |   6 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                        |
| g1        | 0     | BUFGCE/O        | None       |           0 |             652 |  652 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                |
| g5        | 14    | BUFGCE/O        | None       |           0 |             194 |  194 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/p_2_in |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


19. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFG_PS/O       | None       |        2969 |               0 | 2771 |         176 |    5 |    0 |  17 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                                                                                    |
| g1        | 0     | BUFGCE/O        | None       |           0 |              22 |   22 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                            |
| g3        | 2     | BUFGCE/O        | None       |           0 |             122 |  122 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/stereolbm_accel_sdiv_23ns_15s_10_27_1_divider_u/E[0] |
| g4        | 20    | BUFGCE/O        | None       |           0 |             357 |  357 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/ce_r                                                                                                                                                                                                                                                               |
| g5        | 14    | BUFGCE/O        | None       |           0 |             458 |  458 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/p_2_in                                                                                                                                                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


20. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFG_PS/O       | None       |        2317 |               0 | 2165 |         139 |    0 |    0 |  13 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                                                                                    |
| g1        | 0     | BUFGCE/O        | None       |           0 |             116 |  116 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                            |
| g3        | 2     | BUFGCE/O        | None       |           0 |              73 |   73 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/stereolbm_accel_sdiv_23ns_15s_10_27_1_divider_u/E[0] |
| g4        | 20    | BUFGCE/O        | None       |           0 |              70 |   65 |           0 |    0 |    0 |   5 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/ce_r                                                                                                                                                                                                                                                               |
| g5        | 14    | BUFGCE/O        | None       |           0 |             249 |  249 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/p_2_in                                                                                                                                                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


21. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFG_PS/O       | None       |        4273 |               0 | 3908 |         364 |    0 |    0 |   1 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                                                                                    |
| g1        | 0     | BUFGCE/O        | None       |           0 |             453 |  453 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                            |
| g2        | 3     | BUFGCE/O        | None       |           0 |             141 |  141 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/flow_control_loop_pipe_sequential_init_U/SR[0]                                  |
| g3        | 2     | BUFGCE/O        | None       |           0 |             331 |  331 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/stereolbm_accel_sdiv_23ns_15s_10_27_1_divider_u/E[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


22. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFG_PS/O       | None       |        2747 |               0 | 2594 |         137 |   14 |    0 |   2 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                                                                                    |
| g1        | 0     | BUFGCE/O        | None       |           0 |               6 |    6 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                            |
| g2        | 3     | BUFGCE/O        | None       |           0 |              77 |   77 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/flow_control_loop_pipe_sequential_init_U/SR[0]                                  |
| g3        | 2     | BUFGCE/O        | None       |           0 |             453 |  453 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/stereolbm_accel_sdiv_23ns_15s_10_27_1_divider_u/E[0] |
| g4+       | 20    | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/ce_r                                                                                                                                                                                                                                                               |
| g5        | 14    | BUFGCE/O        | None       |           0 |              32 |   32 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/p_2_in                                                                                                                                                                                                                                                             |
| g6+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/ce_r                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


23. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFG_PS/O       | None       |        4500 |               0 | 4434 |          57 |    0 |    0 |   9 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                                                                                    |
| g1        | 0     | BUFGCE/O        | None       |           0 |              10 |   10 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                            |
| g3        | 2     | BUFGCE/O        | None       |           0 |             185 |  185 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/stereolbm_accel_sdiv_23ns_15s_10_27_1_divider_u/E[0] |
| g4        | 20    | BUFGCE/O        | None       |           0 |             414 |  410 |           0 |    0 |    0 |   4 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/ce_r                                                                                                                                                                                                                                                               |
| g5        | 14    | BUFGCE/O        | None       |           0 |             306 |  306 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/p_2_in                                                                                                                                                                                                                                                             |
| g6        | 1     | BUFGCE/O        | None       |           0 |              83 |   83 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/ce_r                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


24. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFG_PS/O       | None       |        5252 |               0 | 4646 |         606 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                                                                                    |
| g2        | 3     | BUFGCE/O        | None       |           0 |             742 |  742 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/flow_control_loop_pipe_sequential_init_U/SR[0]                                  |
| g3        | 2     | BUFGCE/O        | None       |           0 |            1446 | 1446 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/stereolbm_accel_sdiv_23ns_15s_10_27_1_divider_u/E[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


25. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFG_PS/O       | None       |        4318 |               0 | 4178 |         140 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                                                                                    |
| g1+       | 0     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                            |
| g2        | 3     | BUFGCE/O        | None       |           0 |             333 |  333 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/flow_control_loop_pipe_sequential_init_U/SR[0]                                  |
| g3        | 2     | BUFGCE/O        | None       |           0 |             343 |  343 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/stereolbm_accel_sdiv_23ns_15s_10_27_1_divider_u/E[0] |
| g5        | 14    | BUFGCE/O        | None       |           0 |              94 |   94 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/p_2_in                                                                                                                                                                                                                                                             |
| g6        | 1     | BUFGCE/O        | None       |           0 |             287 |  287 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/ce_r                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


26. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFG_PS/O       | None       |        4220 |               0 | 4113 |         107 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                        |
| g5        | 14    | BUFGCE/O        | None       |           0 |             185 |  185 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/p_2_in |
| g6        | 1     | BUFGCE/O        | None       |           0 |             880 |  880 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/ce_r   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


