Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/User/Documents/ISE_Project/Examples_2/VAM16_tb_isim_beh.exe -prj C:/Users/User/Documents/ISE_Project/Examples_2/VAM16_tb_beh.prj work.VAM16_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/User/Documents/ISE_Project/Examples_2/HA.vhd" into library work
Parsing VHDL file "C:/Users/User/Documents/ISE_Project/Examples_2/FA.vhd" into library work
Parsing VHDL file "C:/Users/User/Documents/ISE_Project/Examples_2/Register_16Bit.vhd" into library work
Parsing VHDL file "C:/Users/User/Documents/ISE_Project/Examples_2/Multiplier.vhd" into library work
Parsing VHDL file "C:/Users/User/Documents/ISE_Project/Examples_2/Detect_1.vhd" into library work
Parsing VHDL file "C:/Users/User/Documents/ISE_Project/Examples_2/CAT_Reg.vhd" into library work
Parsing VHDL file "C:/Users/User/Documents/ISE_Project/Examples_2/Adder.vhd" into library work
Parsing VHDL file "C:/Users/User/Documents/ISE_Project/Examples_2/DataPath.vhd" into library work
Parsing VHDL file "C:/Users/User/Documents/ISE_Project/Examples_2/Controller.vhd" into library work
Parsing VHDL file "C:/Users/User/Documents/ISE_Project/Examples_2/VAM16.vhd" into library work
Parsing VHDL file "C:/Users/User/Documents/ISE_Project/Examples_2/VAM16_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity Reg [\Reg(16)\]
Compiling architecture behavioral of entity Detect_1 [detect_1_default]
Compiling architecture behavioral of entity HA [ha_default]
Compiling architecture behavioral of entity FA [fa_default]
Compiling architecture behavioral of entity Multiplier [multiplier_default]
Compiling architecture behavioral of entity Adder [adder_default]
Compiling architecture behavioral of entity CAT_Reg [cat_reg_default]
Compiling architecture behavioral of entity DataPath [datapath_default]
Compiling architecture behavioral of entity Controller [controller_default]
Compiling architecture behavioral of entity VAM16 [vam16_default]
Compiling architecture behavior of entity vam16_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 24 VHDL Units
Built simulation executable C:/Users/User/Documents/ISE_Project/Examples_2/VAM16_tb_isim_beh.exe
Fuse Memory Usage: 37124 KB
Fuse CPU Usage: 656 ms
