# CPU-without-Interlocked-Pipeline

There are multiple stages to this project and lab reports were written detailing each step taken to modify the original MIPS.

Here is a link to the report done for the extending the MIPS with additional instructions.

https://docs.google.com/document/d/1JDLibUuitJ6cwiiQJjGGsOdtG4SKpVOXuQ79DwAAmGk/edit?usp=sharing

Here is a link to the report done for the extending the MIPS with a factorial accelerator.

https://docs.google.com/document/d/1eBaeae4heoEjyI74ulsXLJB3VLpYDoPxEJ1oys7P4h0/edit?usp=sharing