// Seed: 2188281708
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6, id_7;
  assign module_2.type_11 = 0;
  assign id_7 = id_4;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1
    , id_5,
    input supply1 id_2,
    input uwire id_3
);
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_5,
      id_6
  );
endmodule
module module_2 (
    input wand id_0,
    input logic id_1,
    input tri0 id_2,
    input tri0 id_3,
    input supply0 id_4
);
  reg id_6;
  `define pp_7 0
  assign `pp_7 = 1;
  always @(posedge id_1) begin : LABEL_0
    id_6 <= id_1;
  end
  assign id_6 = id_3 < id_6;
  wire id_8;
  assign `pp_7 = 1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  wire id_9;
  always @(`pp_7 && 1) id_9 = |id_6;
endmodule
