# RISC-V-based-MYTH
THREE DAY WORKSHOP ON RISC-V PROCESSOR
RISC-V based MYTH Workshop - Building a RISC-V Core using TL-Verilog
![image](https://user-images.githubusercontent.com/104430712/170867350-62e1029b-0a14-4444-98f5-6ec57499664a.png)

Introduction to RISC-V ISA
 
![image](https://user-images.githubusercontent.com/104430712/170867595-a6327358-9276-40c8-94ad-b4afd27afc08.png)
![image](https://user-images.githubusercontent.com/104430712/170867602-48cd0f1b-70cf-413b-8347-53a695aee4db.png)
 DAY-1 LABORATORY
![image](https://user-images.githubusercontent.com/104430712/170867618-102a02c0-ea6c-459f-a94b-538563215d8a.png)
![image](https://user-images.githubusercontent.com/104430712/170867623-2b089067-9ce4-4329-9d3b-aa858008e35d.png)
![image](https://user-images.githubusercontent.com/104430712/170867628-6de8173c-3c15-4bef-abde-0a27e4c5daf5.png)
![image](https://user-images.githubusercontent.com/104430712/170867639-236b3314-15ef-4d2e-811b-98951f069801.png)
![image](https://user-images.githubusercontent.com/104430712/170867644-d4e0328d-3625-4a33-9807-26fd18c08d3c.png)
![image](https://user-images.githubusercontent.com/104430712/170867651-42825daf-644a-4652-9188-1100f4150d2f.png)

DAY-2 
![image](https://user-images.githubusercontent.com/104430712/170867675-75d6626d-cdf6-48ae-93f4-ae2920d9650b.png)
![image](https://user-images.githubusercontent.com/104430712/170867680-1891ec74-7056-41f7-ade8-e00d601148ee.png)
![image](https://user-images.githubusercontent.com/104430712/170867687-a0c4389c-6397-4895-b928-85c9b3419e28.png)
![image](https://user-images.githubusercontent.com/104430712/170867691-197e3664-b607-470d-a18e-5c064e9220ab.png)
![image](https://user-images.githubusercontent.com/104430712/170867698-8f56c837-64ee-40b9-ba9b-5149b6844b79.png)
![image](https://user-images.githubusercontent.com/104430712/170867702-165f7118-4042-4dd2-bb4b-8ca87233e2ea.png)
![image](https://user-images.githubusercontent.com/104430712/170867706-ed04ba99-6e1e-4f29-beb6-eb8ce6626fb3.png)
![image](https://user-images.githubusercontent.com/104430712/170867714-e43812fd-8d94-40e8-86ac-fb2cd692ad43.png)
![image](https://user-images.githubusercontent.com/104430712/170867718-115e3c52-1fb3-485c-9b0a-fb3f9f9bdb15.png)
![image](https://user-images.githubusercontent.com/104430712/170867725-be831cdc-7d65-4432-a556-b67cb51f9de3.png)
![image](https://user-images.githubusercontent.com/104430712/170867731-46219f50-b576-4181-a0cc-9842b79f94ce.png)
![image](https://user-images.githubusercontent.com/104430712/170867737-a2fdb1d3-c39b-455a-8127-31103b3970a5.png)
![image](https://user-images.githubusercontent.com/104430712/170867743-acc2ee16-6065-46aa-9cd9-f5ed739efa04.png)
![image](https://user-images.githubusercontent.com/104430712/170867750-fdb9e07e-39e6-4ff4-b524-c47ebe56c4c1.png)
![image](https://user-images.githubusercontent.com/104430712/170867762-227cae23-007c-4a8b-a3e9-ad2f8e071a4d.png)

DAY-3 MAKER CHIP IMPLEMENTATION
![image](https://user-images.githubusercontent.com/104430712/170867873-c4c46faa-edf0-4884-8e69-1dd470126065.png)

![image](https://user-images.githubusercontent.com/104430712/170867891-55a12926-f07e-4379-ad9b-95ff83767d18.png)

![FULL_ADDER-removebg-preview](https://user-images.githubusercontent.com/104430712/170867895-37f2745e-095d-4403-9b8e-3df6ae59d31e.png)

inverter implementation
![image](https://user-images.githubusercontent.com/104430712/170868011-262953b3-217a-4e0e-aec1-54e007d49f8f.png)
and gate 

![image](https://user-images.githubusercontent.com/104430712/170868150-a6bc5dcb-ce53-4ef7-943a-9abc261a1f9e.png)


combinational calculator 
![image](https://user-images.githubusercontent.com/104430712/170868208-6ce3b22b-8133-4367-83a9-266c100832e4.png)

2 cycle calculator with validity
![image](https://user-images.githubusercontent.com/104430712/170868277-32073f2a-9a4f-4919-a82b-ec6eb013ba91.png)

sequential caculator
![image](https://user-images.githubusercontent.com/104430712/170868352-3eaaae5c-d691-4a08-9003-540b0a277bbd.png)
counter and calculator in pipeline

![image](https://user-images.githubusercontent.com/104430712/170868404-49945cbb-6e9f-45a9-b68e-40ac551b62dc.png)

day-4 Basic RISC-V CPU micro-architecture
Program Counter (PC): Holds the address of next Instruction
![image](https://user-images.githubusercontent.com/104430712/170868533-c5e422be-c247-498b-b63e-11a6a51fe8c1.png)

![image](https://user-images.githubusercontent.com/104430712/170868590-0d00d4ea-3d6f-4ba1-ac2b-6385e43a4da6.png)
instruction decode 
![image](https://user-images.githubusercontent.com/104430712/170868644-94705e83-d290-457c-8c43-8f2412331931.png)



Read_Data1 - Data from Read_Address1
Read_Data2 - Data from Read_Address2
Below is snapshot from Makerchip IDE after performing the Register File Read followed by Register File Write.

![image](https://user-images.githubusercontent.com/104430712/170868712-c3b7ab16-9b66-4b52-bbcc-802a2b9da698.png)
![image](https://user-images.githubusercontent.com/104430712/170868772-30b5250b-755e-4433-8125-7c0cff53a759.png)
testbench
![image](https://user-images.githubusercontent.com/104430712/170868837-eb9a9986-c3fb-4c41-b72f-e16edfbb323b.png)

day-5 Completing the RISC-V CPU
![image](https://user-images.githubusercontent.com/104430712/170868912-13dece9f-c8ff-4f66-86db-1e01b991e801.png)
![image](https://user-images.githubusercontent.com/104430712/170868933-77443382-023d-412c-a002-bdb8a44f3def.png)
![image](https://user-images.githubusercontent.com/104430712/170868954-b99578de-72fa-489c-b2e6-22f027bfa193.png)


Conclusion
This project was done as a part of the RISC-V based MYTH (Microprocessor for You in Thirty Hours) workshop conducted by Kunal Ghosh and Steve Hoover.
Acknowledgments
[Kunal Ghosh](https://github.com/kunalg123), Co-founder, VSD Corp. Pvt. Ltd.
[Steve Hoover](https://github.com/stevehoover), Founder, Redwood EDA


