===============================================

VHDL / FPGA Project Ignore File

===============================================

This file excludes common temporary files, simulation outputs,

and synthesis artifacts generated by tools like Vivado, Quartus,

ModelSim, and others.

===============================================

1. Generic Temporary Files

############################
*.log
*.jou
*.lck
*.bak
*.orig
*.swp
*.tmp
*.bin
*.out
*.exe
*.o
*.obj
*.lib
*.so
*.a

2. ModelSim / QuestaSim (Simulation)

######################################

Simulation outputs and workspace files

vsim.wlf
transcript
wave.do
work/             # Default simulation library directory
_temp/            # Temporary directories sometimes created
_debug/
vpi_user.c

3. Xilinx / Vivado / XSIM

###########################

Vivado project management files

*.xpr.lock
.Xil/             # Hidden Vivado working directory
.cproject
.project
.settings/

Output and build directories

runs/
xsim.dir/         # XSIM simulation directories
cache/
ipcache/
hw/
sdk/
project.data/
project.ip_user_files/

Specific Xilinx log and database files

*.db
*.html.json
*.html.bak

4. Intel FPGA / Quartus

#########################

Quartus Database directories (contain large generated files)

db/
incremental_db/

Output files directory

output_files/

Workspace and temporary files

*.qws
*.qpf.bak
*.qsf.bak
*.cdf
*.qip.generated
*.sft
*.sopcinfo
*.done

5. Lattice / Diamond

######################
*.ldc
*.udc
*.par

6. Altera/Intel IP and Megafunctions

######################################

Generated HDL netlists and example projects

ip/
ip_compiler/
fft_example_synth/
_hdl_netlist/
_bsp/