// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dut_HH_
#define _dut_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "attention.h"
#include "dut_input_0_V.h"
#include "apply_rotary_pos_hbi.h"

namespace ap_rtl {

struct dut : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > strm_in_V_V_dout;
    sc_in< sc_logic > strm_in_V_V_empty_n;
    sc_out< sc_logic > strm_in_V_V_read;
    sc_out< sc_lv<32> > strm_out_V_V_din;
    sc_in< sc_logic > strm_out_V_V_full_n;
    sc_out< sc_logic > strm_out_V_V_write;


    // Module declarations
    dut(sc_module_name name);
    SC_HAS_PROCESS(dut);

    ~dut();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    dut_input_0_V* input_0_V_U;
    apply_rotary_pos_hbi* output_0_U;
    attention* grp_attention_fu_269;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > strm_in_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln19_fu_427_p2;
    sc_signal< sc_logic > strm_out_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<9> > add_ln19_fu_433_p2;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<9> > add_ln51_fu_463_p2;
    sc_signal< sc_lv<9> > add_ln51_reg_496;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > icmp_ln51_fu_457_p2;
    sc_signal< sc_lv<9> > input_0_V_address0;
    sc_signal< sc_logic > input_0_V_ce0;
    sc_signal< sc_logic > input_0_V_we0;
    sc_signal< sc_lv<38> > input_0_V_d0;
    sc_signal< sc_lv<38> > input_0_V_q0;
    sc_signal< sc_logic > input_0_V_ce1;
    sc_signal< sc_lv<38> > input_0_V_q1;
    sc_signal< sc_lv<9> > output_0_address0;
    sc_signal< sc_logic > output_0_ce0;
    sc_signal< sc_logic > output_0_we0;
    sc_signal< sc_lv<38> > output_0_q0;
    sc_signal< sc_logic > grp_attention_fu_269_ap_start;
    sc_signal< sc_logic > grp_attention_fu_269_ap_done;
    sc_signal< sc_logic > grp_attention_fu_269_ap_idle;
    sc_signal< sc_logic > grp_attention_fu_269_ap_ready;
    sc_signal< sc_lv<9> > grp_attention_fu_269_hidden_states_0_V_address0;
    sc_signal< sc_logic > grp_attention_fu_269_hidden_states_0_V_ce0;
    sc_signal< sc_logic > grp_attention_fu_269_hidden_states_0_V_we0;
    sc_signal< sc_lv<38> > grp_attention_fu_269_hidden_states_0_V_d0;
    sc_signal< sc_lv<9> > grp_attention_fu_269_hidden_states_0_V_address1;
    sc_signal< sc_logic > grp_attention_fu_269_hidden_states_0_V_ce1;
    sc_signal< sc_lv<9> > grp_attention_fu_269_final_output_0_V_address0;
    sc_signal< sc_logic > grp_attention_fu_269_final_output_0_V_ce0;
    sc_signal< sc_logic > grp_attention_fu_269_final_output_0_V_we0;
    sc_signal< sc_lv<38> > grp_attention_fu_269_final_output_0_V_d0;
    sc_signal< sc_lv<9> > j_0_0_reg_247;
    sc_signal< sc_lv<9> > j9_0_0_reg_258;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > grp_attention_fu_269_ap_start_reg;
    sc_signal< bool > ap_block_state2_ignore_call0;
    sc_signal< sc_lv<64> > zext_ln20_fu_439_p1;
    sc_signal< sc_lv<64> > zext_ln52_fu_469_p1;
    sc_signal< sc_lv<38> > sext_ln728_fu_452_p1;
    sc_signal< sc_lv<34> > shl_ln_fu_444_p3;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_state2;
    static const sc_lv<5> ap_ST_fsm_state3;
    static const sc_lv<5> ap_ST_fsm_state4;
    static const sc_lv<5> ap_ST_fsm_state5;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<9> ap_const_lv9_180;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_21;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln19_fu_433_p2();
    void thread_add_ln51_fu_463_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_state2();
    void thread_ap_block_state2_ignore_call0();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_grp_attention_fu_269_ap_start();
    void thread_icmp_ln19_fu_427_p2();
    void thread_icmp_ln51_fu_457_p2();
    void thread_input_0_V_address0();
    void thread_input_0_V_ce0();
    void thread_input_0_V_ce1();
    void thread_input_0_V_d0();
    void thread_input_0_V_we0();
    void thread_output_0_address0();
    void thread_output_0_ce0();
    void thread_output_0_we0();
    void thread_sext_ln728_fu_452_p1();
    void thread_shl_ln_fu_444_p3();
    void thread_strm_in_V_V_blk_n();
    void thread_strm_in_V_V_read();
    void thread_strm_out_V_V_blk_n();
    void thread_strm_out_V_V_din();
    void thread_strm_out_V_V_write();
    void thread_zext_ln20_fu_439_p1();
    void thread_zext_ln52_fu_469_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
