
Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '5.15.0-75-generic' is not supported.
  Supported versions are 2.4* or 2.6*.

Command: vcs -f filelist.f -full64 -R +vc +v2k -sverilog -debug_all -timescale=1ns/10ps \
-l com.log -o testbench.simv -fsdb +define+FSDB
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Sat Jul  8 05:58:58 2023
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Parsing design file './src.v'
Parsing design file './tb.v'
Top Level Modules:
       reg_both_pip_unit_my
       testbench
TimeScale is 1 ns / 10 ps
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
3 modules and 0 UDP read.
recompiling module reg_both_pip_unit
recompiling module reg_both_pip_unit_my
recompiling module testbench
All of 3 modules done
make[1]: Entering directory '/home/hhj/codes/MIT_Lab/Tutorials/ExLab01/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../testbench.simv ]; then chmod -x ../testbench.simv; fi
g++  -o ../testbench.simv -no-pie  -Wl,--no-as-needed    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/testbench.simv.daidir/ \
-Wl,-rpath=./testbench.simv.daidir/ -Wl,-rpath='$ORIGIN'/testbench.simv.daidir//scsim.db.dir \
-L/usr/lib/x86_64-linux-gnu -L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic \
-Wl,-rpath=/usr/eda/vcs-mx2018/vcs-mx/O-2018.09-SP2/linux64/lib -L/usr/eda/vcs-mx2018/vcs-mx/O-2018.09-SP2/linux64/lib \
objs/amcQw_d.o   _38122_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o \
rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lnuma -lzerosoft_rt_stubs -lvirsim \
-lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /usr/eda/vcs-mx2018/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/eda/vcs-mx2018/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
/usr/eda/verdi/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm \
-lpthread -ldl 
../testbench.simv up to date
make[1]: Leaving directory '/home/hhj/codes/MIT_Lab/Tutorials/ExLab01/csrc'
Command: /home/hhj/codes/MIT_Lab/Tutorials/ExLab01/./testbench.simv +vc +v2k -a com.log +define+FSDB
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Jul  8 05:58 2023
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* : Create FSDB file 'testbench.fsdb'
*Verdi* : Begin traversing the MDAs under scope (testbench), layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
*Verdi* : Begin traversing the scope (testbench), layer (0).
*Verdi* : End of traversing.
VCD+ Writer O-2018.09-SP2_Full64 Copyright (c) 1991-2018 by Synopsys Inc.
dump success
$finish called from file "./tb.v", line 167.
$finish at simulation time               266500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2665000 ps
CPU Time:      0.160 seconds;       Data structure size:   0.0Mb
Sat Jul  8 05:58:59 2023
CPU time: .183 seconds to compile + .158 seconds to elab + .133 seconds to link + .175 seconds in simulation
