{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572403691080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572403691088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 11:48:10 2019 " "Processing started: Wed Oct 30 11:48:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572403691088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1572403691088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uart_encode -c uart_encode " "Command: quartus_sta uart_encode -c uart_encode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1572403691088 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1572403691279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1572403692554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1572403692554 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572403692614 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572403692614 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "87 " "The Timing Analyzer is analyzing 87 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1572403693376 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_encode.sdc " "Synopsys Design Constraints File file not found: 'uart_encode.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1572403693413 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1572403693413 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572403693417 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name enable enable " "create_clock -period 1.000 -name enable enable" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572403693417 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name addr\[10\] addr\[10\] " "create_clock -period 1.000 -name addr\[10\] addr\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572403693417 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " "create_clock -period 1.000 -name uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572403693417 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572403693417 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572403693417 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor3~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403693422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor3~0  from: datae  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor3~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403693422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor3~1  from: dataf  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor3~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403693422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr3~1  from: dataf  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr3~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403693422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: datad  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403693422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: dataa  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403693422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: dataa  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403693422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataf  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403693422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: datac  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403693422 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572403693422 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1572403693424 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572403693425 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1572403693427 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572403693535 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572403693640 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572403693640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.121 " "Worst-case setup slack is -15.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.121            -168.272 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "  -15.121            -168.272 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.484             -92.065 enable  " "   -9.484             -92.065 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.204             -75.226 rst  " "   -9.204             -75.226 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.399            -276.317 clk  " "   -6.399            -276.317 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.714              -6.451 addr\[10\]  " "   -2.714              -6.451 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572403693640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.890 " "Worst-case hold slack is -6.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.890             -70.205 enable  " "   -6.890             -70.205 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.746             -67.225 rst  " "   -6.746             -67.225 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.647             -38.555 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -4.647             -38.555 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.561              -8.297 clk  " "   -1.561              -8.297 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.557              -3.628 addr\[10\]  " "   -1.557              -3.628 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572403693656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.642 " "Worst-case recovery slack is -0.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.642              -3.930 enable  " "   -0.642              -3.930 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572403693664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.486 " "Worst-case removal slack is -1.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.486              -9.325 enable  " "   -1.486              -9.325 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572403693668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.161 " "Worst-case minimum pulse width slack is -3.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.161            -138.989 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -3.161            -138.989 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.611             -55.984 enable  " "   -1.611             -55.984 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.189             -48.842 rst  " "   -1.189             -48.842 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -25.152 clk  " "   -0.394             -25.152 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 addr\[10\]  " "    0.282               0.000 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403693668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572403693668 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572403693696 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572403693740 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572403695272 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor3~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403695384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor3~0  from: datae  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor3~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403695384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor3~1  from: dataf  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor3~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403695384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr3~1  from: dataf  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr3~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403695384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: datad  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403695384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: dataa  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403695384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: dataa  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403695384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataf  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403695384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: datac  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403695384 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572403695384 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572403695388 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572403695416 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572403695416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.900 " "Worst-case setup slack is -14.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.900            -166.433 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "  -14.900            -166.433 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.410             -93.238 enable  " "   -9.410             -93.238 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.072             -75.858 rst  " "   -9.072             -75.858 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.280            -269.962 clk  " "   -6.280            -269.962 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.616              -6.470 addr\[10\]  " "   -2.616              -6.470 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572403695416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.829 " "Worst-case hold slack is -6.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.829             -68.947 enable  " "   -6.829             -68.947 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.671             -66.772 rst  " "   -6.671             -66.772 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.536             -38.935 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -4.536             -38.935 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.626             -13.813 clk  " "   -1.626             -13.813 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.522              -3.627 addr\[10\]  " "   -1.522              -3.627 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572403695436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.750 " "Worst-case recovery slack is -0.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.750              -4.517 enable  " "   -0.750              -4.517 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572403695440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.488 " "Worst-case removal slack is -1.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.488              -8.928 enable  " "   -1.488              -8.928 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572403695448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.094 " "Worst-case minimum pulse width slack is -3.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.094            -139.008 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -3.094            -139.008 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.665             -56.508 enable  " "   -1.665             -56.508 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.262             -48.239 rst  " "   -1.262             -48.239 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -27.285 clk  " "   -0.394             -27.285 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 addr\[10\]  " "    0.234               0.000 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403695448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572403695448 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572403695472 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572403695696 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572403697283 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor3~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403697387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor3~0  from: datae  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor3~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403697387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor3~1  from: dataf  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor3~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403697387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr3~1  from: dataf  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr3~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403697387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: datad  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403697387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: dataa  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403697387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: dataa  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403697387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataf  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403697387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: datac  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403697387 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572403697387 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572403697387 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572403697407 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572403697407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.591 " "Worst-case setup slack is -8.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.591             -83.774 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -8.591             -83.774 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.547             -44.427 enable  " "   -5.547             -44.427 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.431             -40.582 rst  " "   -5.431             -40.582 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.749            -165.117 clk  " "   -3.749            -165.117 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.630              -3.857 addr\[10\]  " "   -1.630              -3.857 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572403697411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.278 " "Worst-case hold slack is -4.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.278             -44.808 enable  " "   -4.278             -44.808 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.820             -36.967 rst  " "   -3.820             -36.967 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.658             -21.858 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -2.658             -21.858 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.952              -2.217 addr\[10\]  " "   -0.952              -2.217 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.828              -5.252 clk  " "   -0.828              -5.252 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572403697427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.246 " "Worst-case recovery slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 enable  " "    0.246               0.000 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572403697435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.846 " "Worst-case removal slack is -0.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.846              -5.554 enable  " "   -0.846              -5.554 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572403697443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.730 " "Worst-case minimum pulse width slack is -1.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.730             -59.000 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -1.730             -59.000 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.084             -41.695 enable  " "   -1.084             -41.695 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.778             -23.137 rst  " "   -0.778             -23.137 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080              -3.783 clk  " "   -0.080              -3.783 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 addr\[10\]  " "    0.059               0.000 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572403697443 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572403697475 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor3~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403697727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor3~0  from: datae  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor3~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403697727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor3~1  from: dataf  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor3~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403697727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr3~1  from: dataf  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr3~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403697727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: datad  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403697727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: dataa  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403697727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: dataa  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403697727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataf  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403697727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: datac  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572403697727 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572403697727 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572403697727 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572403697747 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572403697747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.811 " "Worst-case setup slack is -7.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.811             -76.974 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -7.811             -76.974 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.041             -39.929 enable  " "   -5.041             -39.929 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.914             -37.418 rst  " "   -4.914             -37.418 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.421            -150.258 clk  " "   -3.421            -150.258 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.467              -3.580 addr\[10\]  " "   -1.467              -3.580 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572403697751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.038 " "Worst-case hold slack is -4.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.038             -43.105 enable  " "   -4.038             -43.105 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.581             -35.359 rst  " "   -3.581             -35.359 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.392             -19.875 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -2.392             -19.875 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.920              -2.164 addr\[10\]  " "   -0.920              -2.164 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.883              -7.317 clk  " "   -0.883              -7.317 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572403697771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.243 " "Worst-case recovery slack is 0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 enable  " "    0.243               0.000 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572403697779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.806 " "Worst-case removal slack is -0.806" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.806              -5.201 enable  " "   -0.806              -5.201 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572403697787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.475 " "Worst-case minimum pulse width slack is -1.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.475             -50.651 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -1.475             -50.651 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.988             -35.308 enable  " "   -0.988             -35.308 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.710             -20.028 rst  " "   -0.710             -20.028 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -3.886 clk  " "   -0.083              -3.886 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 addr\[10\]  " "    0.051               0.000 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572403697791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572403697791 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572403700496 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572403700496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5187 " "Peak virtual memory: 5187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572403700596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 11:48:20 2019 " "Processing ended: Wed Oct 30 11:48:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572403700596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572403700596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572403700596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1572403700596 ""}
