Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto eb1b6db777824d429f8d9590ebdf74d3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot whole_design_TB_behav xil_defaultlib.whole_design_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'oQ' [/home/sims0702/DDC_project/lab3.srcs/sources_1/new/VGA_timings.v:47]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'oQ' [/home/sims0702/DDC_project/lab3.srcs/sources_1/new/VGA_timings.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_default
Compiling module xil_defaultlib.timer_1s(CLOCK_FREQ=15)
Compiling module xil_defaultlib.FSM_VGA(CLOCK_FREQ=15)
Compiling module xil_defaultlib.FSM_VGA_all(CLOCK_FREQ=15)
Compiling module xil_defaultlib.counter(LIMIT=800)
Compiling module xil_defaultlib.counter(LIMIT=525)
Compiling module xil_defaultlib.VGA_timings_default
Compiling module xil_defaultlib.VGA_pattern_default
Compiling module xil_defaultlib.whole_design_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot whole_design_TB_behav
