{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703147805551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703147805552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 17:36:45 2023 " "Processing started: Thu Dec 21 17:36:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703147805552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147805552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_calculator -c top_calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_calculator -c top_calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147805552 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703147806173 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703147806173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file top_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_calculator " "Found entity 1: top_calculator" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703147819073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fnd_d fnd_D segment_driver.v(6) " "Verilog HDL Declaration information at segment_driver.v(6): object \"fnd_d\" differs only in case from object \"fnd_D\" in the same scope" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703147819076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fnd_n fnd_N segment_driver.v(32) " "Verilog HDL Declaration information at segment_driver.v(32): object \"fnd_n\" differs only in case from object \"fnd_N\" in the same scope" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703147819077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fnd_h fnd_H segment_driver.v(31) " "Verilog HDL Declaration information at segment_driver.v(31): object \"fnd_h\" differs only in case from object \"fnd_H\" in the same scope" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703147819077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_driver " "Found entity 1: segment_driver" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703147819077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_driver " "Found entity 1: keypad_driver" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703147819080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819080 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "interface interface.v(1) " "Verilog HDL Declaration warning at interface.v(1): \"interface\" is SystemVerilog-2005 keyword" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1703147819082 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "interface.v(89) " "Verilog HDL information at interface.v(89): always construct contains both blocking and non-blocking assignments" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 89 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1703147819083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.v 1 1 " "Found 1 design units, including 1 entities, in source file interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface " "Found entity 1: interface" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703147819083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Verilog/FPGA_project/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703147819087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculate.v 1 1 " "Found 1 design units, including 1 entities, in source file calculate.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculate " "Found entity 1: calculate" {  } { { "calculate.v" "" { Text "C:/Verilog/FPGA_project/calculate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703147819089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819089 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_calculator " "Elaborating entity \"top_calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703147819223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:CLK " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:CLK\"" {  } { { "top_calculator.v" "CLK" { Text "C:/Verilog/FPGA_project/top_calculator.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703147819225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_driver segment_driver:SDI " "Elaborating entity \"segment_driver\" for hierarchy \"segment_driver:SDI\"" {  } { { "top_calculator.v" "SDI" { Text "C:/Verilog/FPGA_project/top_calculator.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703147819227 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 segment_driver.v(276) " "Verilog HDL assignment warning at segment_driver.v(276): truncated value with size 32 to match size of target (3)" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703147819229 "|top_calculator|segment_driver:SDI"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "segment_driver.v(56) " "Verilog HDL Case Statement warning at segment_driver.v(56): can't check case statement for completeness because the case expression has too many possible states" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 56 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1703147819229 "|top_calculator|segment_driver:SDI"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "signBit set_segment segment_driver.v(51) " "Verilog HDL warning at segment_driver.v(51): variable signBit in static task or function set_segment may have unintended latch behavior" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 51 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1703147819229 "|top_calculator|segment_driver:SDI"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "data set_segment segment_driver.v(49) " "Verilog HDL warning at segment_driver.v(49): variable data in static task or function set_segment may have unintended latch behavior" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 49 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1703147819230 "|top_calculator|segment_driver:SDI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 segment_driver.v(288) " "Verilog HDL assignment warning at segment_driver.v(288): truncated value with size 32 to match size of target (3)" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703147819230 "|top_calculator|segment_driver:SDI"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "set_segment.segment 0 segment_driver.v(50) " "Net \"set_segment.segment\" at segment_driver.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1703147819230 "|top_calculator|segment_driver:SDI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_segment.segment\[0\]\[0\] segment_driver.v(243) " "Inferred latch for \"set_segment.segment\[0\]\[0\]\" at segment_driver.v(243)" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819230 "|top_calculator|segment_driver:SDI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_driver keypad_driver:KDI " "Elaborating entity \"keypad_driver\" for hierarchy \"keypad_driver:KDI\"" {  } { { "top_calculator.v" "KDI" { Text "C:/Verilog/FPGA_project/top_calculator.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703147819230 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pb_1st keypad_driver.v(15) " "Verilog HDL or VHDL warning at keypad_driver.v(15): object \"pb_1st\" assigned a value but never read" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1703147819231 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pb_2nd keypad_driver.v(16) " "Verilog HDL or VHDL warning at keypad_driver.v(16): object \"pb_2nd\" assigned a value but never read" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1703147819231 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sw_toggle keypad_driver.v(17) " "Verilog HDL or VHDL warning at keypad_driver.v(17): object \"sw_toggle\" assigned a value but never read" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1703147819231 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(29) " "Verilog HDL Case Statement warning at keypad_driver.v(29): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 29 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703147819231 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(32) " "Verilog HDL Case Statement warning at keypad_driver.v(32): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 32 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703147819231 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(35) " "Verilog HDL Case Statement warning at keypad_driver.v(35): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 35 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703147819231 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(38) " "Verilog HDL Case Statement warning at keypad_driver.v(38): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 38 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703147819231 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(41) " "Verilog HDL Case Statement warning at keypad_driver.v(41): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 41 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703147819231 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(44) " "Verilog HDL Case Statement warning at keypad_driver.v(44): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 44 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703147819232 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(47) " "Verilog HDL Case Statement warning at keypad_driver.v(47): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 47 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703147819232 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(50) " "Verilog HDL Case Statement warning at keypad_driver.v(50): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 50 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703147819232 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(53) " "Verilog HDL Case Statement warning at keypad_driver.v(53): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 53 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703147819232 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(56) " "Verilog HDL Case Statement warning at keypad_driver.v(56): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 56 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703147819232 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(59) " "Verilog HDL Case Statement warning at keypad_driver.v(59): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 59 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703147819232 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(62) " "Verilog HDL Case Statement warning at keypad_driver.v(62): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 62 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703147819232 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(69) " "Verilog HDL Case Statement warning at keypad_driver.v(69): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 69 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703147819232 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(72) " "Verilog HDL Case Statement warning at keypad_driver.v(72): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 72 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703147819232 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(75) " "Verilog HDL Case Statement warning at keypad_driver.v(75): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 75 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703147819232 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "keypad_driver.v(28) " "Verilog HDL Case Statement warning at keypad_driver.v(28): can't check case statement for completeness because the case expression has too many possible states" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 28 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1703147819232 "|top_calculator|keypad_driver:KDI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculate calculate:CAL " "Elaborating entity \"calculate\" for hierarchy \"calculate:CAL\"" {  } { { "top_calculator.v" "CAL" { Text "C:/Verilog/FPGA_project/top_calculator.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703147819233 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 calculate.v(41) " "Verilog HDL assignment warning at calculate.v(41): truncated value with size 64 to match size of target (32)" {  } { { "calculate.v" "" { Text "C:/Verilog/FPGA_project/calculate.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703147819235 "|top_calculator|calculate:CAL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface interface:UI " "Elaborating entity \"interface\" for hierarchy \"interface:UI\"" {  } { { "top_calculator.v" "UI" { Text "C:/Verilog/FPGA_project/top_calculator.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703147819237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(84) " "Verilog HDL assignment warning at interface.v(84): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703147819239 "|top_calculator|interface:UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(135) " "Verilog HDL assignment warning at interface.v(135): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703147819240 "|top_calculator|interface:UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(154) " "Verilog HDL assignment warning at interface.v(154): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703147819240 "|top_calculator|interface:UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(155) " "Verilog HDL assignment warning at interface.v(155): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703147819240 "|top_calculator|interface:UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(170) " "Verilog HDL assignment warning at interface.v(170): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703147819242 "|top_calculator|interface:UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(172) " "Verilog HDL assignment warning at interface.v(172): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703147819242 "|top_calculator|interface:UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(191) " "Verilog HDL assignment warning at interface.v(191): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703147819243 "|top_calculator|interface:UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(196) " "Verilog HDL assignment warning at interface.v(196): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703147819243 "|top_calculator|interface:UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(201) " "Verilog HDL assignment warning at interface.v(201): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703147819243 "|top_calculator|interface:UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(209) " "Verilog HDL assignment warning at interface.v(209): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703147819243 "|top_calculator|interface:UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(214) " "Verilog HDL assignment warning at interface.v(214): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703147819244 "|top_calculator|interface:UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(235) " "Verilog HDL assignment warning at interface.v(235): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703147819244 "|top_calculator|interface:UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(254) " "Verilog HDL assignment warning at interface.v(254): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703147819245 "|top_calculator|interface:UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(255) " "Verilog HDL assignment warning at interface.v(255): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703147819245 "|top_calculator|interface:UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(269) " "Verilog HDL assignment warning at interface.v(269): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703147819246 "|top_calculator|interface:UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(271) " "Verilog HDL assignment warning at interface.v(271): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703147819246 "|top_calculator|interface:UI"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "buffer\[27\] interface.v(89) " "Can't resolve multiple constant drivers for net \"buffer\[27\]\" at interface.v(89)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 89 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819288 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "interface.v(61) " "Constant driver at interface.v(61)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 61 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819288 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "buffer\[26\] interface.v(89) " "Can't resolve multiple constant drivers for net \"buffer\[26\]\" at interface.v(89)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 89 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819288 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "buffer\[25\] interface.v(89) " "Can't resolve multiple constant drivers for net \"buffer\[25\]\" at interface.v(89)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 89 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819288 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "buffer\[24\] interface.v(89) " "Can't resolve multiple constant drivers for net \"buffer\[24\]\" at interface.v(89)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 89 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819288 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "buffer\[23\] interface.v(89) " "Can't resolve multiple constant drivers for net \"buffer\[23\]\" at interface.v(89)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 89 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819288 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "buffer\[22\] interface.v(89) " "Can't resolve multiple constant drivers for net \"buffer\[22\]\" at interface.v(89)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 89 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819288 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "buffer\[21\] interface.v(89) " "Can't resolve multiple constant drivers for net \"buffer\[21\]\" at interface.v(89)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 89 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819289 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "buffer\[20\] interface.v(89) " "Can't resolve multiple constant drivers for net \"buffer\[20\]\" at interface.v(89)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 89 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819289 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "buffer\[19\] interface.v(89) " "Can't resolve multiple constant drivers for net \"buffer\[19\]\" at interface.v(89)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 89 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819289 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "buffer\[18\] interface.v(89) " "Can't resolve multiple constant drivers for net \"buffer\[18\]\" at interface.v(89)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 89 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819289 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "buffer\[17\] interface.v(89) " "Can't resolve multiple constant drivers for net \"buffer\[17\]\" at interface.v(89)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 89 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819289 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "buffer\[16\] interface.v(89) " "Can't resolve multiple constant drivers for net \"buffer\[16\]\" at interface.v(89)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 89 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819289 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "buffer\[15\] interface.v(89) " "Can't resolve multiple constant drivers for net \"buffer\[15\]\" at interface.v(89)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 89 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819289 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "buffer\[14\] interface.v(89) " "Can't resolve multiple constant drivers for net \"buffer\[14\]\" at interface.v(89)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 89 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819289 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "buffer\[13\] interface.v(89) " "Can't resolve multiple constant drivers for net \"buffer\[13\]\" at interface.v(89)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 89 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819289 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "buffer\[12\] interface.v(89) " "Can't resolve multiple constant drivers for net \"buffer\[12\]\" at interface.v(89)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 89 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819289 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "buffer\[11\] interface.v(89) " "Can't resolve multiple constant drivers for net \"buffer\[11\]\" at interface.v(89)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 89 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819289 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "buffer\[10\] interface.v(89) " "Can't resolve multiple constant drivers for net \"buffer\[10\]\" at interface.v(89)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 89 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819289 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "interface:UI " "Can't elaborate user hierarchy \"interface:UI\"" {  } { { "top_calculator.v" "UI" { Text "C:/Verilog/FPGA_project/top_calculator.v" 44 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703147819292 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Verilog/FPGA_project/output_files/top_calculator.map.smsg " "Generated suppressed messages file C:/Verilog/FPGA_project/output_files/top_calculator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819337 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 44 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703147819400 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 21 17:36:59 2023 " "Processing ended: Thu Dec 21 17:36:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703147819400 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703147819400 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703147819400 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147819400 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 44 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 44 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703147820075 ""}
