dc_shell-t -f syn.tcl

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version U-2022.12 for linux64 - Nov 22, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
set DESIGN CHIP
CHIP
set src [list \
    Src/CHIP.v \
    Src/dcache.v \
    Src/icache_dm.v \
    Src/decoder.v \
    Src/alu.v \
    Src/Forwarding_Unit.v \
    Src/HAZARD_DETECTION.v \
    Src/register_file.v \
    Src/RISCV_Pipeline.v \
    Src/RISCV_IF.v \
    Src/RISCV_ID.v \
    Src/RISCV_EX.v \
    Src/RISCV_MEM.v \
    Src/realigner.v \
    Src/decompressor.v \
    Src/dcache_wrapper.v \
    Src/icache_wrapper.v \
    Src/dum_mul.v \
    Src/prefetch_controller.v \
]
Src/CHIP.v Src/dcache.v Src/icache_dm.v Src/decoder.v Src/alu.v Src/Forwarding_Unit.v Src/HAZARD_DETECTION.v Src/register_file.v Src/RISCV_Pipeline.v Src/RISCV_IF.v Src/RISCV_ID.v Src/RISCV_EX.v Src/RISCV_MEM.v Src/realigner.v Src/decompressor.v Src/dcache_wrapper.v Src/icache_wrapper.v Src/dum_mul.v Src/prefetch_controller.v
sh mkdir -p Work
sh mkdir -p Report
sh mkdir -p Syn
define_design_lib WORK -path Work
1
analyze -format verilog $src
Running PRESTO HDLC
Compiling source file ./Src/CHIP.v
Compiling source file ./Src/dcache.v
Compiling source file ./Src/icache_dm.v
Compiling source file ./Src/decoder.v
Opening include file ./Src/riscv_define.vh
Compiling source file ./Src/alu.v
Compiling source file ./Src/Forwarding_Unit.v
Compiling source file ./Src/HAZARD_DETECTION.v
Compiling source file ./Src/register_file.v
Compiling source file ./Src/RISCV_Pipeline.v
Compiling source file ./Src/RISCV_IF.v
Compiling source file ./Src/RISCV_ID.v
Compiling source file ./Src/RISCV_EX.v
Compiling source file ./Src/RISCV_MEM.v
Compiling source file ./Src/realigner.v
Compiling source file ./Src/decompressor.v
Opening include file ./Src/riscv_define.vh
Compiling source file ./Src/dcache_wrapper.v
Compiling source file ./Src/icache_wrapper.v
Compiling source file ./Src/dum_mul.v
Compiling source file ./Src/prefetch_controller.v
Presto compilation completed successfully.
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/fast.db'
1
elaborate $DESIGN
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'typical'
  Loading link library 'slow'
  Loading link library 'fast'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (CHIP)
Elaborated 1 design.
Current design is now 'CHIP'.
Information: Building the design 'RISCV_Pipeline'. (HDL-193)

Inferred memory devices in process
	in routine RISCV_Pipeline line 372 in file
		'./Src/RISCV_Pipeline.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mem_wb_valid_r_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (RISCV_Pipeline)
Information: Building the design 'dcache_wrapper'. (HDL-193)

Inferred memory devices in process
	in routine dcache_wrapper line 103 in file
		'./Src/dcache_wrapper.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   mem_rdata_r_reg   | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|   mem_wdata_r_reg   | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|   mem_ready_r_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mem_read_r_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mem_write_r_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mem_addr_r_reg    | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dcache_wrapper)
Information: Building the design 'icache_wrapper'. (HDL-193)
Presto compilation completed successfully. (icache_wrapper)
Information: Building the design 'Forwarding_Unit'. (HDL-193)
Presto compilation completed successfully. (Forwarding_Unit)
Information: Building the design 'dum_mul'. (HDL-193)

Inferred memory devices in process
	in routine dum_mul line 21 in file
		'./Src/dum_mul.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   b_stage1_r_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    result_r_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   a_stage1_r_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dum_mul)
Information: Building the design 'HAZARD_DETECTION'. (HDL-193)
Presto compilation completed successfully. (HAZARD_DETECTION)
Information: Building the design 'register_file'. (HDL-193)
Warning:  ./Src/register_file.v:29: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine register_file line 32 in file
		'./Src/register_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   reg_data_r_reg    | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| register_file/24 |   32   |   32    |      5       |
| register_file/25 |   32   |   32    |      5       |
======================================================
Presto compilation completed successfully. (register_file)
Information: Building the design 'RISCV_IF'. (HDL-193)
Warning:  ./Src/RISCV_IF.v:78: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine RISCV_IF line 172 in file
		'./Src/RISCV_IF.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|    inst_ppl_r_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| compressed_ppl_r_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       pc_r_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     pc_ppl_r_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (RISCV_IF)
Information: Building the design 'RISCV_ID'. (HDL-193)

Inferred memory devices in process
	in routine RISCV_ID line 148 in file
		'./Src/RISCV_ID.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|     branch_r_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      mul_r_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       rd_r_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|      rs1_r_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|      rs2_r_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    alu_src_r_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     alu_op_r_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|      jal_r_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      jalr_r_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mem_to_reg_r_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    mem_wen_r_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    mem_ren_r_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    reg_wen_r_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   rs1_rdata_r_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   rs2_rdata_r_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      imm_r_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     pc_out_r_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| compressed_ppl_r_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      bne_r_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (RISCV_ID)
Information: Building the design 'EX_STAGE'. (HDL-193)
Warning:  ./Src/RISCV_EX.v:150: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine EX_STAGE line 160 in file
		'./Src/RISCV_EX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     jump_r_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      mul_r_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  alu_result_r_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   mem_wdata_r_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      rd_r_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    PC_step_r_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     memrd_r_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     memwr_r_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    mem2reg_r_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     regwr_r_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (EX_STAGE)
Information: Building the design 'MEM_STAGE'. (HDL-193)

Inferred memory devices in process
	in routine MEM_STAGE line 87 in file
		'./Src/RISCV_MEM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     jump_r_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      mul_r_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  alu_result_r_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    mem_dat_r_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    PC_step_r_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      rd_r_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    mem2reg_r_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     regwr_r_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (MEM_STAGE)
Information: Building the design 'dcache'. (HDL-193)
Warning:  ./Src/dcache.v:172: signed to unsigned conversion occurs. (VER-318)
Warning:  ./Src/dcache.v:173: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 92 in file
	'./Src/dcache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           101            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine dcache line 178 in file
		'./Src/dcache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_r_reg      | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
|   lru_lines_r_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     state_r_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    dcache/165    |   4    |    1    |      2       |
======================================================
Presto compilation completed successfully. (dcache)
Information: Building the design 'icache_dm'. (HDL-193)

Statistics for case statements in always block at line 66 in file
	'./Src/icache_dm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine icache_dm line 105 in file
		'./Src/icache_dm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     state_r_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_r_reg      | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (icache_dm)
Information: Building the design 'prefetch_controller'. (HDL-193)

Statistics for case statements in always block at line 55 in file
	'./Src/prefetch_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            67            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine prefetch_controller line 126 in file
		'./Src/prefetch_controller.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| cache_mem_ready_r_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| cache_mem_rdata_r_reg | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|    mem_read_r_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    mem_addr_r_reg     | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
|      state_r_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    prefetch_r_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    buf_addr_r_reg     | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
|    buf_data_r_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|    buf_valid_r_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully. (prefetch_controller)
Information: Building the design 'realigner'. (HDL-193)

Inferred memory devices in process
	in routine realigner line 72 in file
		'./Src/realigner.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  stored_inst_r_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       b_r_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (realigner)
Information: Building the design 'decompressor'. (HDL-193)
Warning:  ./Src/decompressor.v:67: Case statement is not a full case. (ELAB-909)
Warning:  ./Src/decompressor.v:33: Case statement is not a full case. (ELAB-909)
Warning:  ./Src/decompressor.v:33: Case statement is not a full case. (ELAB-909)
Warning:  ./Src/decompressor.v:67: Case statement is not a full case. (ELAB-909)

Statistics for case statements in always block at line 31 in file
	'./Src/decompressor.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    user/user     |
|            67            |    user/user     |
|            95            |     no/auto      |
|           161            |    user/user     |
===============================================
Presto compilation completed successfully. (decompressor)
Information: Building the design 'decoder'. (HDL-193)
Warning:  ./Src/decoder.v:105: Case statement is not a full case. (ELAB-909)

Statistics for case statements in always block at line 92 in file
	'./Src/decoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           105            |    user/user     |
|           109            |     no/auto      |
|           145            |     no/auto      |
===============================================

Statistics for case statements in always block at line 215 in file
	'./Src/decoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           217            |    auto/auto     |
===============================================
Presto compilation completed successfully. (decoder)
Information: Building the design 'alu'. (HDL-193)
Warning:  ./Src/alu.v:51: signed to unsigned assignment occurs. (VER-318)
Warning:  ./Src/alu.v:55: signed to unsigned assignment occurs. (VER-318)
Warning:  ./Src/alu.v:70: Case statement is not a full case. (ELAB-909)
Warning:  ./Src/alu.v:70: Case statement is not a full case. (ELAB-909)

Statistics for case statements in always block at line 67 in file
	'./Src/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            70            |    user/user     |
===============================================
Presto compilation completed successfully. (alu)
Information: Building the design 'set'. (HDL-193)
Warning:  ./Src/dcache.v:280: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 278 in file
	'./Src/dcache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           288            |    auto/auto     |
===============================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     set/247      |   4    |    2    |      2       |
|     set/249      |   4    |   128   |      2       |
|     set/250      |   4    |   26    |      2       |
======================================================
Presto compilation completed successfully. (set)
Information: Building the design 'iset'. (HDL-193)
Warning:  ./Src/icache_dm.v:191: signed to unsigned conversion occurs. (VER-318)
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     iset/162     |   8    |    1    |      3       |
|     iset/163     |   8    |   128   |      3       |
|     iset/164     |   8    |   25    |      3       |
======================================================
Presto compilation completed successfully. (iset)
Information: Building the design 'line'. (HDL-193)

Inferred memory devices in process
	in routine line line 350 in file
		'./Src/dcache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      tag_r_reg      | Flip-flop |  26   |  Y  | N  | N  | N  | N  | N  | N  |
|     data_r_reg      | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|     valid_r_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     dirty_r_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (line)
Information: Building the design 'iline'. (HDL-193)

Inferred memory devices in process
	in routine iline line 244 in file
		'./Src/icache_dm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      tag_r_reg      | Flip-flop |  25   |  Y  | N  | N  | N  | N  | N  | N  |
|     data_r_reg      | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|     valid_r_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (iline)
1
current_design $DESIGN
Current design is 'CHIP'.
{CHIP}
link

  Linking design 'CHIP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb
  typical (library)           /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db
  slow (library)              /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db
  fast (library)              /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/fast.db

1
source -echo -verbose CHIP_syn.sdc 
#You may modified the clock constraints 
#or add more constraints for your design
####################################################
set cycle  2.5
2.5
####################################################
#The following are design spec. for synthesis
#You can NOT modify this seciton 
#####################################################
create_clock -name CLK -period $cycle [get_ports clk]
1
set_fix_hold                          [get_clocks CLK]
1
set_dont_touch_network                [get_clocks CLK]
1
set_ideal_network                     [get_ports clk]
1
set_clock_uncertainty            0.1  [get_clocks CLK] 
1
set_clock_latency                0.5  [get_clocks CLK] 
1
set_max_fanout 6 [all_inputs] 
1
set_operating_conditions -min_library fast -min fast -max_library slow -max slow
Using operating conditions 'slow' found in library 'slow'.
Using operating conditions 'fast' found in library 'fast'.
1
set_wire_load_model -name tsmc13_wl10 -library slow  
1
set_drive        1     [all_inputs]
1
set_load         1     [all_outputs]
1
set t_in   0.1
0.1
set t_out  0.1
0.1
set_input_delay  $t_in  -clock CLK [remove_from_collection [all_inputs] [get_ports clk]]
1
set_output_delay $t_out -clock CLK [all_outputs]
1
#####################################################
set half_cycle [expr $cycle / 2.0]
1.25
set_input_delay $half_cycle -clock CLK [remove_from_collection [all_inputs] [get_ports clk]]
1
1
# TODO: please check if this works with our chip
# set_ungroup   [get_designs  mul_unit]  false
# set_optimize_registers true -design mul_unit
# set_dont_retime [get_cells c_64_r_reg*]
# get_attribute [get_cells c_64_r_reg*] dont_retime
set_ungroup   [get_designs  dum_mul]  false
1
set_optimize_registers true -design dum_mul
1
set_dont_retime [get_cells i_RISCV/mul_inst/result_r_reg*]
1
get_attribute [get_cells i_RISCV/mul_inst/result_r_reg*] dont_retime
true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true true
set_critical_range  0.3  [current_design]
Current design is 'CHIP'.
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: Setting attribute 'fix_multiple_port_nets' on design 'CHIP'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.0 |     *     |
| Licensed DW Building Blocks        | U-2022.12-DWBB_202212.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand Line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 6986                                   |
| Number of User Hierarchies                              | 37                                     |
| Sequential Cell Count                                   | 4759                                   |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 716                                    |
| Number of Dont Touch Nets                               | 33                                     |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 571 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'set'. (OPT-1056)
Information: Uniquified 8 instances of design 'line'. (OPT-1056)
Information: Uniquified 8 instances of design 'iline'. (OPT-1056)
  Simplifying Design 'CHIP'

  Loading target library 'slow'
  Loading target library 'fast'
Loaded alib file './alib-52/typical.db.alib'
Loaded alib file './alib-52/slow.db.alib'
Loaded alib file './alib-52/fast.db.alib'
Warning: Operating condition slow set on design CHIP has different process,
voltage and temperatures parameters than the parameters at which target library 
typical is characterized. Delays may be inaccurate as a result. (OPT-998)
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy i_RISCV before Pass 1 (OPT-776)
Information: Ungrouping hierarchy D_cache before Pass 1 (OPT-776)
Information: Ungrouping hierarchy I_cache before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_RISCV/Forward_Unit before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_RISCV/hazard_unit before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_RISCV/IF before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_RISCV/ID before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_RISCV/EX before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_RISCV/MEM before Pass 1 (OPT-776)
Information: Ungrouping hierarchy D_cache/u_cache before Pass 1 (OPT-776)
Information: Ungrouping hierarchy I_cache/u_cache before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_RISCV/IF/u0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_RISCV/ID/u_decompressor before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_RISCV/ID/u0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_RISCV/EX/alu_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy D_cache/u_cache/gen_blk1[0].u0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy I_cache/u_cache/iset_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy D_cache/u_cache/gen_blk1[1].u0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy D_cache/u_cache/gen_blk1[0].u0/gen_blk2[0].l before Pass 1 (OPT-776)
Information: Ungrouping hierarchy I_cache/u_cache/iset_0/gen_blk2[0].l before Pass 1 (OPT-776)
Information: Ungrouping hierarchy D_cache/u_cache/gen_blk1[1].u0/gen_blk2[3].l before Pass 1 (OPT-776)
Information: Ungrouping hierarchy D_cache/u_cache/gen_blk1[1].u0/gen_blk2[2].l before Pass 1 (OPT-776)
Information: Ungrouping hierarchy D_cache/u_cache/gen_blk1[1].u0/gen_blk2[1].l before Pass 1 (OPT-776)
Information: Ungrouping hierarchy D_cache/u_cache/gen_blk1[1].u0/gen_blk2[0].l before Pass 1 (OPT-776)
Information: Ungrouping hierarchy D_cache/u_cache/gen_blk1[0].u0/gen_blk2[3].l before Pass 1 (OPT-776)
Information: Ungrouping hierarchy D_cache/u_cache/gen_blk1[0].u0/gen_blk2[2].l before Pass 1 (OPT-776)
Information: Ungrouping hierarchy D_cache/u_cache/gen_blk1[0].u0/gen_blk2[1].l before Pass 1 (OPT-776)
Information: Ungrouping hierarchy I_cache/u_cache/iset_0/gen_blk2[7].l before Pass 1 (OPT-776)
Information: Ungrouping hierarchy I_cache/u_cache/iset_0/gen_blk2[6].l before Pass 1 (OPT-776)
Information: Ungrouping hierarchy I_cache/u_cache/iset_0/gen_blk2[5].l before Pass 1 (OPT-776)
Information: Ungrouping hierarchy I_cache/u_cache/iset_0/gen_blk2[4].l before Pass 1 (OPT-776)
Information: Ungrouping hierarchy I_cache/u_cache/iset_0/gen_blk2[3].l before Pass 1 (OPT-776)
Information: Ungrouping hierarchy I_cache/u_cache/iset_0/gen_blk2[2].l before Pass 1 (OPT-776)
Information: Ungrouping hierarchy I_cache/u_cache/iset_0/gen_blk2[1].l before Pass 1 (OPT-776)
Information: Ungrouping 34 of 38 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CHIP'
Information: Added key list 'DesignWare' to design 'CHIP'. (DDB-72)
Information: The register 'I_cache/u_cache/state_r_reg[0]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'CHIP'.
  Processing 'register_file'
Information: Added key list 'DesignWare' to design 'register_file'. (DDB-72)
Information: The register 'reg_data_r_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_data_r_reg[0][31]' is a constant and will be removed. (OPT-1206)
  Processing 'prefetch_controller'
Information: Added key list 'DesignWare' to design 'prefetch_controller'. (DDB-72)
Information: The register 'state_r_reg[2]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'prefetch_controller'.
  Processing 'dum_mul'
 Implement Synthetic for 'dum_mul'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1' in the library 'typical' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Complementing port 'mem_addr[27]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[27]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[26]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[26]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[25]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[25]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[24]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[24]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[23]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[23]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[22]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[22]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[21]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[21]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[20]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[20]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[19]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[19]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[18]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[18]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[17]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[17]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[16]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[16]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[15]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[15]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[14]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[14]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[13]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[13]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[12]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[12]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[11]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[11]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[10]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[10]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[9]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[9]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[8]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[8]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[7]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[7]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[6]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[6]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[5]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[5]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[4]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[4]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[3]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[3]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[2]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[2]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[1]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[1]_BAR'. (OPT-319)
Information: Complementing port 'mem_addr[0]' in design 'prefetch_controller'.
	 The new name of the port is 'mem_addr[0]_BAR'. (OPT-319)
Information: Complementing port 'stall' in design 'dum_mul'.
	 The new name of the port is 'stall_BAR'. (OPT-319)
Information: Complementing port 'cache_mem_read' in design 'prefetch_controller'.
	 The new name of the port is 'cache_mem_read_BAR'. (OPT-319)
Information: Complementing port 'rst' in design 'prefetch_controller'.
	 The new name of the port is 'rst_BAR'. (OPT-319)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Ungrouping hierarchy I_cache/u_prefetch_controller 'prefetch_controller' #insts = 1070. (OPT-777)
Information: Checking pipeline property of cell i_RISCV/mul_inst (design dum_mul). (RTDC-137)
Information: cell i_RISCV/mul_inst (design dum_mul) is not a pipeline. (RTDC-139)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
Information: Checkpoint guidance is generated in the .svf file. (INFO-122)
  Retiming dum_mul (i_RISCV/mul_inst)
  Preferred flip-flop is DFFSX4 with setup = 0.06


  Retiming base-clock CLK, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.34
  Critical path length = 2.34
  Clock correction = 0.42 (clock-to-Q delay = 0.26, setup = 0.06, uncertainty = 0.10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:06:13  633705.6      0.55    1762.8  161833.7 I_cache/u_prefetch_controller/mem_addr_r_reg[14]/D 110065504.0000      0.00  
    0:06:13  633705.6      0.55    1762.8  161833.7 I_cache/u_prefetch_controller/mem_addr_r_reg[14]/D 110065504.0000      0.00  
    0:06:28  630529.8      0.23     502.1  150524.6 i_RISCV/EX/alu_result_r_reg[0]/D 109257144.0000      0.00  
    0:06:33  629149.8      0.17     395.6  150524.6 i_RISCV/EX/alu_result_r_reg[0]/D 109249720.0000      0.00  
    0:06:37  628450.5      0.13     339.3  150534.9 i_RISCV/IF/pc_r_reg[0]/D  109128744.0000      0.00  
    0:06:40  628202.6      0.12     301.8  150526.2 i_RISCV/IF/pc_r_reg[0]/D  109075304.0000      0.00  
    0:06:43  627761.3      0.11     272.5  150530.4 i_RISCV/IF/pc_r_reg[0]/D  108923296.0000      0.00  
    0:06:46  627606.9      0.10     262.2  150562.0 I_cache/u_prefetch_controller/mem_addr_r_reg[10]/D 108902472.0000      0.00  
    0:06:49  627065.4      0.10     262.4  150469.3 i_RISCV/IF/pc_r_reg[0]/D  108804296.0000      0.00  
    0:06:51  626832.8      0.09     223.5  150469.3                           108738560.0000      0.00  
    0:06:56  625755.0      0.83     451.0  150502.6                           108419272.0000      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:06:57  626148.8      0.75     448.4  150502.6                           108501896.0000      0.00  
    0:07:01  625556.4      0.89     461.8  150502.6                           108305768.0000      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
Information: Added key list 'DesignWare' to design 'dum_mul'. (DDB-72)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:07:26  348021.3      0.85    1376.8  188383.9                           54460428.0000      0.00  
    0:07:38  357175.4      0.33     704.3  182282.6                           56756900.0000      0.00  
    0:07:38  357175.4      0.33     704.3  182282.6                           56756900.0000      0.00  
    0:07:41  354814.3      0.33     704.7  182282.6                           56974704.0000      0.00  
    0:07:46  354741.3      0.33     704.7  182282.6                           56958992.0000      0.00  
    0:07:49  354658.1      0.55     775.5  182282.6                           56936736.0000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:08:01  351114.0      0.54     802.7  182193.2                           56380244.0000      0.00  
    0:08:02  350041.2      0.54     798.6  181528.2                           56201376.0000      0.00  
    0:08:10  353149.2      0.34     560.5  181534.4                           56520352.0000      0.00  
    0:08:15  354860.1      0.34     496.3  182072.4                           56838400.0000      0.00  
    0:08:20  356778.2      0.34     450.9  182239.7                           57243304.0000      0.00  
    0:08:24  359589.1      0.34     414.1  170082.4                           57911468.0000      0.00  
    0:08:28  362041.8      0.34     384.7  170166.1                           58076012.0000      0.00  
    0:08:33  364518.3      0.34     352.4  170574.6                           58306828.0000      0.00  
    0:08:38  367039.0      0.34     335.2  163480.8                           58632388.0000      0.00  
    0:08:38  367039.0      0.34     335.2  163480.8                           58632388.0000      0.00  
    0:08:43  365711.6      0.34     383.2  160433.8                           58566744.0000      0.00  
    0:08:43  365711.6      0.34     383.2  160433.8                           58566744.0000      0.00  
    0:09:18  372803.4      0.23     334.2  160437.1                           59298960.0000      0.00  
    0:09:18  372803.4      0.23     334.2  160437.1                           59298960.0000      0.00  
    0:09:19  373888.0      0.20     298.3  160433.1                           59471440.0000      0.00  
    0:09:19  373888.0      0.20     298.3  160433.1                           59471440.0000      0.00  
    0:09:28  375655.0      0.19     273.8  160442.4                           59598848.0000      0.00  
    0:09:28  375655.0      0.19     273.8  160442.4                           59598848.0000      0.00  
    0:10:20  386834.1      0.00       0.0  156031.0                           62045260.0000      0.00  
    0:10:20  386834.1      0.00       0.0  156031.0                           62045260.0000      0.00  
    0:10:36  386834.1      0.00       0.0  156031.0                           62045260.0000      0.00  
    0:10:36  386834.1      0.00       0.0  156031.0                           62045260.0000      0.00  
    0:10:41  386834.1      0.00       0.0  156031.0                           62045260.0000      0.00  
    0:10:41  386834.1      0.00       0.0  156031.0                           62045260.0000      0.00  
    0:10:57  386834.1      0.00       0.0  156031.0                           62045260.0000      0.00  
    0:10:57  386834.1      0.00       0.0  156031.0                           62045260.0000      0.00  
    0:11:02  386834.1      0.00       0.0  156031.0                           62045260.0000      0.00  
    0:11:03  386834.1      0.00       0.0  156031.0                           62045260.0000      0.00  
    0:11:19  386834.1      0.00       0.0  156031.0                           62045260.0000      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:11:19  386834.1      0.00       0.0  156031.0                           62045260.0000      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:11:21  387489.3      0.00       0.0       0.0                           61969252.0000      0.00  
    0:11:21  387489.3      0.00       0.0       0.0                           61969252.0000      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:11:21  387489.3      0.00       0.0       0.0                           61969252.0000      0.00  
    0:11:22  387489.3      0.00       0.0       0.0                           61969252.0000      0.00  
    0:11:22  387489.3      0.00       0.0       0.0                           61969252.0000      0.00  
    0:11:22  387489.3      0.00       0.0       0.0                           61969252.0000      0.00  
    0:11:28  372231.3      0.00       0.0       0.0                           60229992.0000      0.00  
    0:11:28  372231.3      0.00       0.0       0.0                           60229992.0000      0.00  
    0:11:30  372250.0      0.00       0.0       0.0                           60231988.0000      0.00  
    0:11:30  372250.0      0.00       0.0       0.0                           60231988.0000      0.00  
    0:11:30  372250.0      0.00       0.0       0.0                           60231988.0000      0.00  
    0:11:30  372250.0      0.00       0.0       0.0                           60231988.0000      0.00  
    0:11:30  372250.0      0.00       0.0       0.0                           60231988.0000      0.00  
    0:11:30  372250.0      0.00       0.0       0.0                           60231988.0000      0.00  
    0:11:30  372250.0      0.00       0.0       0.0                           60231988.0000      0.00  
    0:11:30  372250.0      0.00       0.0       0.0                           60231988.0000      0.00  
    0:11:30  372250.0      0.00       0.0       0.0                           60231988.0000      0.00  
    0:11:30  372250.0      0.00       0.0       0.0                           60231988.0000      0.00  
    0:11:30  372250.0      0.00       0.0       0.0                           60231988.0000      0.00  
    0:11:30  372250.0      0.00       0.0       0.0                           60231988.0000      0.00  
    0:11:30  372250.0      0.00       0.0       0.0                           60231988.0000      0.00  
    0:11:30  372250.0      0.00       0.0       0.0                           60231988.0000      0.00  
    0:11:30  372250.0      0.00       0.0       0.0                           60231988.0000      0.00  
    0:11:30  372250.0      0.00       0.0       0.0                           60231988.0000      0.00  
    0:11:30  372250.0      0.00       0.0       0.0                           60231988.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:11:32  372250.0      0.00       0.0       0.0                           60231988.0000      0.00  
    0:11:37  370822.5      0.00       0.0       0.0                           59981756.0000      0.00  
    0:11:37  370824.2      0.00       0.0       0.0                           59981948.0000      0.00  
    0:11:37  370824.2      0.00       0.0       0.0                           59981948.0000      0.00  
    0:11:41  368549.7      0.00       0.0       0.0                           59761044.0000      0.00  

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:11:44  368549.7      0.00       0.0       0.0                           59761044.0000      0.00  
    0:11:44  368549.7      0.00       0.0       0.0                           59761044.0000      0.00  
    0:11:44  368549.7      0.00       0.0       0.0                           59761044.0000      0.00  
    0:11:44  368549.7      0.00       0.0       0.0                           59761044.0000      0.00  
    0:11:48  368549.7      0.00       0.0       0.0                           59761044.0000      0.00  
    0:11:48  368549.7      0.00       0.0       0.0                           59761044.0000      0.00  
    0:11:48  368549.7      0.00       0.0       0.0                           59761044.0000      0.00  
    0:11:48  368549.7      0.00       0.0       0.0                           59761044.0000      0.00  
    0:11:56  367263.0      0.00       0.0       0.0                           59491784.0000      0.00  
    0:11:59  366192.0      0.00       0.0       0.0                           59061152.0000      0.00  
    0:11:59  366192.0      0.00       0.0       0.0                           59061152.0000      0.00  
    0:11:59  366192.0      0.00       0.0       0.0                           59061152.0000      0.00  
    0:11:59  366192.0      0.00       0.0       0.0                           59061152.0000      0.00  
    0:12:00  366192.0      0.00       0.0       0.0                           59061152.0000      0.00  
    0:12:00  366192.0      0.00       0.0       0.0                           59061152.0000      0.00  
    0:12:15  353593.9      0.00       0.0       0.0                           56534256.0000      0.00  
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/fast.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'CHIP' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'i_RISCV/mul_inst/clk': 4744 load(s), 1 driver(s)
  Loading target library 'slow'
  Loading target library 'fast'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
write_sdf -version 2.1  -context verilog -load_delay cell "Syn/${DESIGN}_syn.sdf"
Information: Writing timing information to file '/home/raid7_2/userb10/b10193/DSD_Final/Syn/CHIP_syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'CHIP' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
write -format verilog -hierarchy -output "Syn/${DESIGN}_syn.v"
Writing verilog file '/home/raid7_2/userb10/b10193/DSD_Final/Syn/CHIP_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write -format ddc -hierarchy -output "Syn/${DESIGN}_syn.ddc"
Writing ddc file 'Syn/CHIP_syn.ddc'.
1
report_area -hierarchy > "Report/$DESIGN.area"
report_timing > "Report/$DESIGN.timing"
check_design
 
****************************************
check_design summary:
Version:     U-2022.12
Date:        Sun Jun 16 02:04:17 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    129
    Constant outputs (LINT-52)                                    129
--------------------------------------------------------------------------------

Warning: In design 'CHIP', output port 'mem_write_I' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[127]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[126]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[125]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[124]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[123]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[122]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[121]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[120]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[119]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[118]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[117]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[116]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[115]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[114]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[113]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[112]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[111]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[110]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[109]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[108]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[107]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[106]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[105]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[104]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[103]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[102]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[101]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[100]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[99]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[98]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[97]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[96]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[95]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[94]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[93]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[92]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[91]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[90]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[89]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[88]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[87]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[86]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[85]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[84]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[83]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[82]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[81]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[80]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[79]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[78]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[77]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[76]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[75]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[74]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[73]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[72]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[71]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[70]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[69]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[68]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[67]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[66]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[65]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[64]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CHIP', output port 'mem_wdata_I[0]' is connected directly to 'logic 0'. (LINT-52)
1
1
dc_shell> report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CHIP
Version: U-2022.12
Date   : Sun Jun 16 02:06:06 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: i_RISCV/IF/inst_ppl_r_reg[13]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: i_RISCV/ID/rs2_rdata_r_reg[14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CHIP               tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  i_RISCV/IF/inst_ppl_r_reg[13]/CK (DFFQX4)               0.00 #     0.50 r
  i_RISCV/IF/inst_ppl_r_reg[13]/Q (DFFQX4)                0.15       0.65 f
  U17222/Y (BUFX12)                                       0.11       0.76 f
  U17210/Y (NOR2X8)                                       0.07       0.83 r
  U14408/Y (INVX6)                                        0.04       0.87 f
  U16741/Y (NOR2X8)                                       0.10       0.97 r
  U16672/Y (NAND3X8)                                      0.08       1.04 f
  U16671/Y (NAND2X8)                                      0.10       1.15 r
  U17241/Y (OR2X8)                                        0.10       1.25 r
  U12222/Y (NAND2X6)                                      0.04       1.29 f
  U17246/Y (NAND3X8)                                      0.13       1.43 r
  i_RISCV/regfile/rs2[3] (register_file)                  0.00       1.43 r
  i_RISCV/regfile/U1189/Y (XOR2X4)                        0.13       1.56 f
  i_RISCV/regfile/U1191/Y (NOR3X4)                        0.08       1.64 r
  i_RISCV/regfile/U520/Y (AND4X8)                         0.13       1.77 r
  i_RISCV/regfile/U519/Y (INVX20)                         0.05       1.82 f
  i_RISCV/regfile/U238/Y (NAND2X6)                        0.08       1.90 r
  i_RISCV/regfile/U1213/Y (NOR2X6)                        0.09       1.99 f
  i_RISCV/regfile/U314/Y (BUFX16)                         0.15       2.14 f
  i_RISCV/regfile/U1274/Y (AO22X1)                        0.24       2.37 f
  i_RISCV/regfile/U85/Y (NOR4X2)                          0.19       2.57 r
  i_RISCV/regfile/U1284/Y (NAND4X1)                       0.12       2.69 f
  i_RISCV/regfile/rddata2[14] (register_file)             0.00       2.69 f
  U14314/Y (OAI2BB1X4)                                    0.12       2.81 f
  i_RISCV/ID/rs2_rdata_r_reg[14]/D (DFFHQX4)              0.00       2.81 f
  data arrival time                                                  2.81

  clock CLK (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.50       3.00
  clock uncertainty                                      -0.10       2.90
  i_RISCV/ID/rs2_rdata_r_reg[14]/CK (DFFHQX4)             0.00       2.90 r
  library setup time                                     -0.09       2.81
  data required time                                                 2.81
  --------------------------------------------------------------------------
  data required time                                                 2.81
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
dc_shell> report_area
 
****************************************
Report : area
Design : CHIP
Version: U-2022.12
Date   : Sun Jun 16 02:06:12 2024
****************************************

Library(s) Used:

    typical (File: /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db)

Number of ports:                          884
Number of nets:                         25967
Number of cells:                        24953
Number of combinational cells:          20073
Number of sequential cells:              4744
Number of macros/black boxes:               0
Number of buf/inv:                       4850
Number of references:                     158

Combinational area:             218083.648932
Buf/Inv area:                    38846.696689
Noncombinational area:          135510.230356
Macro/Black Box area:                0.000000
Net Interconnect area:         2858814.578613

Total cell area:                353593.879288
Total area:                    3212408.457902
1
dc_shell> exit

Memory usage for this session 478 Mbytes.
Memory usage for this session including child processes 534 Mbytes.
CPU usage for this session 752 seconds ( 0.21 hours ).
Elapsed time for this session 882 seconds ( 0.25 hours ).

Thank you...
