#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jan 21 11:20:31 2020
# Process ID: 32554
# Current directory: /home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.runs/design_1_HLS_sort_0_0_synth_1
# Command line: vivado -log design_1_HLS_sort_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_HLS_sort_0_0.tcl
# Log file: /home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.runs/design_1_HLS_sort_0_0_synth_1/design_1_HLS_sort_0_0.vds
# Journal file: /home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.runs/design_1_HLS_sort_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_HLS_sort_0_0.tcl -notrace
Command: synth_design -top design_1_HLS_sort_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32612 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1265.105 ; gain = 83.793 ; free physical = 1502 ; free virtual = 6338
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_HLS_sort_0_0' [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ip/design_1_HLS_sort_0_0/synth/design_1_HLS_sort_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'HLS_sort' [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/HLS_sort.v:12]
	Parameter ap_ST_fsm_state1 bound to: 22'b0000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 22'b0000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 22'b0000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 22'b0000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 22'b0000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 22'b0000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 22'b0000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 22'b0000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 22'b0000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 22'b0000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 22'b0000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 22'b0000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 22'b0000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 22'b0000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 22'b0000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 22'b0000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 22'b0000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 22'b0000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 22'b0001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 22'b0010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 22'b0100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 22'b1000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/HLS_sort.v:263]
INFO: [Synth 8-6157] synthesizing module 'HLS_sort_array2' [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/HLS_sort_array2.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 65536 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HLS_sort_array2_ram' [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/HLS_sort_array2.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter MEM_SIZE bound to: 65536 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/HLS_sort_array2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'HLS_sort_array2_ram' (1#1) [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/HLS_sort_array2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HLS_sort_array2' (2#1) [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/HLS_sort_array2.v:46]
INFO: [Synth 8-6157] synthesizing module 'HLS_sort_count_1' [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/HLS_sort_count_1.v:66]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HLS_sort_count_1_ram' [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/HLS_sort_count_1.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/HLS_sort_count_1.v:27]
INFO: [Synth 8-6155] done synthesizing module 'HLS_sort_count_1_ram' (3#1) [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/HLS_sort_count_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HLS_sort_count_1' (4#1) [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/HLS_sort_count_1.v:66]
INFO: [Synth 8-6157] synthesizing module 'count_occ_v2' [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 21'b000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 21'b000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 21'b000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 21'b000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 21'b000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 21'b000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 21'b000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 21'b000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 21'b000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 21'b000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 21'b000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 21'b000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 21'b000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 21'b000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 21'b000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 21'b000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 21'b000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 21'b000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 21'b001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 21'b010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 21'b100000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:172]
INFO: [Synth 8-6155] done synthesizing module 'count_occ_v2' (5#1) [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:10]
INFO: [Synth 8-6157] synthesizing module 'sort_occ_v2' [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/sort_occ_v2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/sort_occ_v2.v:69]
INFO: [Synth 8-6155] done synthesizing module 'sort_occ_v2' (6#1) [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/sort_occ_v2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'HLS_sort' (7#1) [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/HLS_sort.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_HLS_sort_0_0' (8#1) [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ip/design_1_HLS_sort_0_0/synth/design_1_HLS_sort_0_0.v:58]
WARNING: [Synth 8-3331] design HLS_sort_array2 has unconnected port reset
WARNING: [Synth 8-3331] design HLS_sort_count_1 has unconnected port reset
WARNING: [Synth 8-3331] design HLS_sort has unconnected port S_AXIS_TLAST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1350.730 ; gain = 169.418 ; free physical = 1498 ; free virtual = 6335
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1350.730 ; gain = 169.418 ; free physical = 1501 ; free virtual = 6338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1350.730 ; gain = 169.418 ; free physical = 1501 ; free virtual = 6338
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ip/design_1_HLS_sort_0_0/constraints/HLS_sort_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ip/design_1_HLS_sort_0_0/constraints/HLS_sort_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.runs/design_1_HLS_sort_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.runs/design_1_HLS_sort_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1702.715 ; gain = 0.000 ; free physical = 1095 ; free virtual = 5934
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 1702.715 ; gain = 521.402 ; free physical = 1184 ; free virtual = 6023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 1702.715 ; gain = 521.402 ; free physical = 1184 ; free virtual = 6023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.runs/design_1_HLS_sort_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 1702.715 ; gain = 521.402 ; free physical = 1185 ; free virtual = 6024
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'c2_addr_1_reg_960_reg[7:0]' into 'c1_addr_1_reg_950_reg[7:0]' [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:351]
INFO: [Synth 8-4471] merging register 'c3_addr_1_reg_970_reg[7:0]' into 'c1_addr_1_reg_950_reg[7:0]' [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:352]
INFO: [Synth 8-4471] merging register 'c4_addr_1_reg_980_reg[7:0]' into 'c1_addr_1_reg_950_reg[7:0]' [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:353]
INFO: [Synth 8-4471] merging register 'c2_addr_2_reg_1014_reg[7:0]' into 'c1_addr_2_reg_1009_reg[7:0]' [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:361]
INFO: [Synth 8-4471] merging register 'c2_addr_3_reg_1034_reg[7:0]' into 'c1_addr_3_reg_1029_reg[7:0]' [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:362]
INFO: [Synth 8-4471] merging register 'c3_addr_2_reg_1019_reg[7:0]' into 'c1_addr_2_reg_1009_reg[7:0]' [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:363]
INFO: [Synth 8-4471] merging register 'c3_addr_3_reg_1039_reg[7:0]' into 'c1_addr_3_reg_1029_reg[7:0]' [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:364]
INFO: [Synth 8-4471] merging register 'c4_addr_2_reg_1024_reg[7:0]' into 'c1_addr_2_reg_1009_reg[7:0]' [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:365]
INFO: [Synth 8-4471] merging register 'c4_addr_3_reg_1044_reg[7:0]' into 'c1_addr_3_reg_1029_reg[7:0]' [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:366]
INFO: [Synth 8-4471] merging register 'c2_addr_8_reg_1111_reg[7:0]' into 'c1_addr_8_reg_1106_reg[7:0]' [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:413]
INFO: [Synth 8-4471] merging register 'c3_addr_8_reg_1116_reg[7:0]' into 'c1_addr_8_reg_1106_reg[7:0]' [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:414]
INFO: [Synth 8-4471] merging register 'c4_addr_8_reg_1121_reg[7:0]' into 'c1_addr_8_reg_1106_reg[7:0]' [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:415]
WARNING: [Synth 8-6014] Unused sequential element c2_addr_1_reg_960_reg was removed.  [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:351]
WARNING: [Synth 8-6014] Unused sequential element c3_addr_1_reg_970_reg was removed.  [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:352]
WARNING: [Synth 8-6014] Unused sequential element c4_addr_1_reg_980_reg was removed.  [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:353]
WARNING: [Synth 8-6014] Unused sequential element c2_addr_2_reg_1014_reg was removed.  [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:361]
WARNING: [Synth 8-6014] Unused sequential element c2_addr_3_reg_1034_reg was removed.  [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:362]
WARNING: [Synth 8-6014] Unused sequential element c3_addr_2_reg_1019_reg was removed.  [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:363]
WARNING: [Synth 8-6014] Unused sequential element c3_addr_3_reg_1039_reg was removed.  [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:364]
WARNING: [Synth 8-6014] Unused sequential element c4_addr_2_reg_1024_reg was removed.  [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:365]
WARNING: [Synth 8-6014] Unused sequential element c4_addr_3_reg_1044_reg was removed.  [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:366]
WARNING: [Synth 8-6014] Unused sequential element c2_addr_8_reg_1111_reg was removed.  [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:413]
WARNING: [Synth 8-6014] Unused sequential element c3_addr_8_reg_1116_reg was removed.  [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:414]
WARNING: [Synth 8-6014] Unused sequential element c4_addr_8_reg_1121_reg was removed.  [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:415]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_3_2_reg_1093_reg' and it is trimmed from '9' to '8' bits. [/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ipshared/4760/hdl/verilog/count_occ_v2.v:428]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_516_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_516_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_94_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_398_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_404_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_16_fu_482_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_i_fu_499_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_i_fu_516_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_i_fu_533_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_539_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_556_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_398_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_404_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_16_fu_482_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_i_fu_499_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_i_fu_516_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_i_fu_533_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_539_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_556_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "M_AXIS_V_data_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_AXIS_V_data_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_AXIS_V_dest_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_AXIS_V_dest_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_AXIS_V_id_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_AXIS_V_id_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_AXIS_V_keep_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_AXIS_V_keep_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_AXIS_V_last_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_AXIS_V_last_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_AXIS_V_strb_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_AXIS_V_strb_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_AXIS_V_user_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_AXIS_V_user_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXIS_V_data_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXIS_V_data_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXIS_V_dest_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXIS_V_dest_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXIS_V_id_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXIS_V_id_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXIS_V_keep_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXIS_V_keep_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXIS_V_strb_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXIS_V_strb_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXIS_V_user_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXIS_V_user_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_sort_occ_v2_fu_375_shift" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1702.715 ; gain = 521.402 ; free physical = 1176 ; free virtual = 6015
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 21    
	   2 Input     17 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 36    
	               26 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 29    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 47    
+---RAMs : 
	            2048K Bit         RAMs := 2     
	               8K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 28    
	   2 Input     22 Bit        Muxes := 2     
	  22 Input     21 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 15    
	   4 Input      2 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 53    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HLS_sort_array2_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	            2048K Bit         RAMs := 1     
Module HLS_sort_count_1_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module count_occ_v2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 20    
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 20    
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	  22 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sort_occ_v2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module HLS_sort 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 47    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 51    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "exitcond1_fu_516_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sort_occ_v2_fu_375/tmp_fu_94_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_398_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_404_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_16_fu_482_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_i_fu_499_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_i_fu_516_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_i_fu_533_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_539_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_556_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design HLS_sort has unconnected port S_AXIS_TLAST[0]
INFO: [Synth 8-3971] The signal count_1_U/HLS_sort_count_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal count_2_U/HLS_sort_count_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal count_3_U/HLS_sort_count_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal count_4_U/HLS_sort_count_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[31]' (FD) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[30]' (FD) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[29]' (FD) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[28]' (FD) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[27]' (FD) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[26]' (FD) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[25]' (FD) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[24]' (FD) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[23]' (FD) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[22]' (FD) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[21]' (FD) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[20]' (FD) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[19]' (FD) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[18]' (FD) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[17]' (FD) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[16]' (FD) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[15]' (FD) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[14]' (FD) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[13]' (FD) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[12]' (FD) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[11]' (FD) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[10]' (FD) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[9]' (FD) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[8]' (FD) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[7]' (FD) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[5]' (FDE) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[2]' (FDE) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[1]' (FDE) to 'inst/grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_sort_occ_v2_fu_375/shift_cast_reg_129_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_count_occ_v2_fu_366/i_2_3_reg_845_reg[0]' (FDE) to 'inst/grp_count_occ_v2_fu_366/tmp_20_reg_838_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 1702.715 ; gain = 521.402 ; free physical = 1143 ; free virtual = 5986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|HLS_sort_array2_ram:  | ram_reg    | 64 K x 32(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 64     | 
|HLS_sort_count_1_ram: | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R | 256 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|HLS_sort_count_1_ram: | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R | 256 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|HLS_sort_count_1_ram: | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R | 256 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|HLS_sort_count_1_ram: | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R | 256 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|HLS_sort_array2_ram:  | ram_reg    | 64 K x 32(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 64     | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/array2_U/HLS_sort_array2_ram_U/ram_reg_1_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_4/count_1_U/HLS_sort_count_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_4/count_1_U/HLS_sort_count_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_6/count_2_U/HLS_sort_count_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_6/count_2_U/HLS_sort_count_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_7/count_3_U/HLS_sort_count_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_7/count_3_U/HLS_sort_count_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_10/count_4_U/HLS_sort_count_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_10/count_4_U/HLS_sort_count_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/tab_U/HLS_sort_array2_ram_U/ram_reg_1_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:01:03 . Memory (MB): peak = 1702.715 ; gain = 521.402 ; free physical = 1058 ; free virtual = 5913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:09 . Memory (MB): peak = 1728.730 ; gain = 547.418 ; free physical = 971 ; free virtual = 5828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|HLS_sort_array2_ram:  | ram_reg    | 64 K x 32(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 64     | 
|HLS_sort_count_1_ram: | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R | 256 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|HLS_sort_count_1_ram: | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R | 256 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|HLS_sort_count_1_ram: | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R | 256 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|HLS_sort_count_1_ram: | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R | 256 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|HLS_sort_array2_ram:  | ram_reg    | 64 K x 32(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 64     | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (grp_count_occ_v2_fu_366/i_reg_419_reg[0]) is unused and will be removed from module HLS_sort.
WARNING: [Synth 8-3332] Sequential element (grp_count_occ_v2_fu_366/i_3_3_reg_1101_reg[1]) is unused and will be removed from module HLS_sort.
WARNING: [Synth 8-3332] Sequential element (grp_count_occ_v2_fu_366/i_1_reg_430_reg[1]) is unused and will be removed from module HLS_sort.
WARNING: [Synth 8-3332] Sequential element (grp_count_occ_v2_fu_366/c1_addr_1_reg_950_reg[1]) is unused and will be removed from module HLS_sort.
WARNING: [Synth 8-3332] Sequential element (grp_count_occ_v2_fu_366/tmp_20_reg_838_reg[0]) is unused and will be removed from module HLS_sort.
INFO: [Synth 8-3886] merging instance 'inst/grp_count_occ_v2_fu_366/c1_addr_2_reg_1009_reg[2]' (FDE) to 'inst/grp_count_occ_v2_fu_366/c1_addr_3_reg_1029_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_count_occ_v2_fu_366/c1_addr_2_reg_1009_reg[3]' (FDE) to 'inst/grp_count_occ_v2_fu_366/c1_addr_3_reg_1029_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_count_occ_v2_fu_366/c1_addr_2_reg_1009_reg[4]' (FDE) to 'inst/grp_count_occ_v2_fu_366/c1_addr_3_reg_1029_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_count_occ_v2_fu_366/c1_addr_2_reg_1009_reg[5]' (FDE) to 'inst/grp_count_occ_v2_fu_366/c1_addr_3_reg_1029_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_count_occ_v2_fu_366/c1_addr_2_reg_1009_reg[6]' (FDE) to 'inst/grp_count_occ_v2_fu_366/c1_addr_3_reg_1029_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_count_occ_v2_fu_366/c1_addr_2_reg_1009_reg[7]' (FDE) to 'inst/grp_count_occ_v2_fu_366/c1_addr_3_reg_1029_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_count_occ_v2_fu_366/c1_addr_3_reg_1029_reg[1] )
WARNING: [Synth 8-3332] Sequential element (grp_count_occ_v2_fu_366/c1_addr_3_reg_1029_reg[1]) is unused and will be removed from module HLS_sort.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/array2_U/HLS_sort_array2_ram_U/ram_reg_1_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:11 . Memory (MB): peak = 1728.730 ; gain = 547.418 ; free physical = 953 ; free virtual = 5809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop grp_sort_occ_v2_fu_375/count_load_reg_162_reg[31] is being inverted and renamed to grp_sort_occ_v2_fu_375/count_load_reg_162_reg[31]_inv.
INFO: [Synth 8-6064] Net tab_we0 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_1527 is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_1526 is driving 47 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_1525 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_1524 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_1523 is driving 33 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_1568 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_1567 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_1566 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_1565 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_1564 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_1563 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_1562 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net array2_we0 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:01:13 . Memory (MB): peak = 1728.730 ; gain = 547.418 ; free physical = 955 ; free virtual = 5808
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:13 . Memory (MB): peak = 1728.730 ; gain = 547.418 ; free physical = 955 ; free virtual = 5808
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:13 . Memory (MB): peak = 1728.730 ; gain = 547.418 ; free physical = 955 ; free virtual = 5808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:13 . Memory (MB): peak = 1728.730 ; gain = 547.418 ; free physical = 955 ; free virtual = 5808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:13 . Memory (MB): peak = 1728.730 ; gain = 547.418 ; free physical = 955 ; free virtual = 5808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:01:13 . Memory (MB): peak = 1728.730 ; gain = 547.418 ; free physical = 955 ; free virtual = 5808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   188|
|2     |LUT1       |    59|
|3     |LUT2       |   533|
|4     |LUT3       |   196|
|5     |LUT4       |   139|
|6     |LUT5       |   336|
|7     |LUT6       |   410|
|8     |MUXF7      |     8|
|9     |RAMB36E1   |    64|
|10    |RAMB36E1_1 |    64|
|11    |RAMB36E1_2 |     4|
|12    |FDRE       |  1378|
|13    |FDSE       |     5|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------+-----------------------+------+
|      |Instance                     |Module                 |Cells |
+------+-----------------------------+-----------------------+------+
|1     |top                          |                       |  3384|
|2     |  inst                       |HLS_sort               |  3384|
|3     |    array2_U                 |HLS_sort_array2        |    64|
|4     |      HLS_sort_array2_ram_U  |HLS_sort_array2_ram_7  |    64|
|5     |    count_1_U                |HLS_sort_count_1       |   121|
|6     |      HLS_sort_count_1_ram_U |HLS_sort_count_1_ram_6 |   121|
|7     |    count_2_U                |HLS_sort_count_1_0     |   121|
|8     |      HLS_sort_count_1_ram_U |HLS_sort_count_1_ram_5 |   121|
|9     |    count_3_U                |HLS_sort_count_1_1     |   153|
|10    |      HLS_sort_count_1_ram_U |HLS_sort_count_1_ram_4 |   153|
|11    |    count_4_U                |HLS_sort_count_1_2     |   153|
|12    |      HLS_sort_count_1_ram_U |HLS_sort_count_1_ram   |   153|
|13    |    grp_count_occ_v2_fu_366  |count_occ_v2           |  1600|
|14    |    grp_sort_occ_v2_fu_375   |sort_occ_v2            |   430|
|15    |    tab_U                    |HLS_sort_array2_3      |   138|
|16    |      HLS_sort_array2_ram_U  |HLS_sort_array2_ram    |   138|
+------+-----------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:13 . Memory (MB): peak = 1728.730 ; gain = 547.418 ; free physical = 955 ; free virtual = 5808
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 1728.730 ; gain = 195.434 ; free physical = 1016 ; free virtual = 5869
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:01:14 . Memory (MB): peak = 1728.738 ; gain = 547.418 ; free physical = 1016 ; free virtual = 5869
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 328 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
280 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:16 . Memory (MB): peak = 1760.746 ; gain = 591.094 ; free physical = 1028 ; free virtual = 5881
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.runs/design_1_HLS_sort_0_0_synth_1/design_1_HLS_sort_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.srcs/sources_1/bd/design_1/ip/design_1_HLS_sort_0_0/design_1_HLS_sort_0_0.xci
INFO: [Coretcl 2-1174] Renamed 15 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/rbeaubois/Documents/ENSEIRB/Sorting-algorithms/vivado/pynq/pynq.runs/design_1_HLS_sort_0_0_synth_1/design_1_HLS_sort_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_HLS_sort_0_0_utilization_synth.rpt -pb design_1_HLS_sort_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1784.758 ; gain = 0.000 ; free physical = 1023 ; free virtual = 5881
INFO: [Common 17-206] Exiting Vivado at Tue Jan 21 11:22:04 2020...
