Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Jun 15 19:36:19 2024
| Host         : Vinci running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file page_debug_top_timing_summary_routed.rpt -pb page_debug_top_timing_summary_routed.pb -rpx page_debug_top_timing_summary_routed.rpx -warn_on_violation
| Design       : page_debug_top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           245         
TIMING-18  Warning           Missing input or output delay                         3           
XDCC-4     Warning           User Clock constraint overwritten with the same name  1           
XDCC-8     Warning           User Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (245)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (405)
5. checking no_input_delay (7)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (245)
--------------------------
 There are 130 register/latch pins with no clock driven by root clock pin: clkdiv_inst/div_res_reg[10]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: clkdiv_inst/div_res_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (405)
--------------------------------------------------
 There are 405 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.619        0.000                      0                   57        0.101        0.000                      0                   57        4.600        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.619        0.000                      0                   57        0.101        0.000                      0                   57        4.600        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.845ns (19.313%)  route 3.530ns (80.687%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.026 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=60, routed)          1.480     8.240    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.550 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.603 r  clkdiv_inst/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    clkdiv_inst/div_res_reg[4]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.769 r  clkdiv_inst/div_res_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.769    clkdiv_inst/div_res_reg[8]_i_1_n_6
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.251    14.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[9]/C
                         clock pessimism              0.348    14.374    
                         clock uncertainty           -0.035    14.339    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)        0.049    14.388    clkdiv_inst/div_res_reg[9]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.792ns (18.323%)  route 3.530ns (81.677%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 14.024 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=60, routed)          1.480     8.240    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.550 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.716 r  clkdiv_inst/div_res_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.716    clkdiv_inst/div_res_reg[4]_i_1_n_6
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.249    14.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[5]/C
                         clock pessimism              0.348    14.372    
                         clock uncertainty           -0.035    14.337    
    SLICE_X56Y78         FDCE (Setup_fdce_C_D)        0.049    14.386    clkdiv_inst/div_res_reg[5]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.790ns (18.286%)  route 3.530ns (81.714%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.026 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=60, routed)          1.480     8.240    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.550 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.603 r  clkdiv_inst/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    clkdiv_inst/div_res_reg[4]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.714 r  clkdiv_inst/div_res_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.714    clkdiv_inst/div_res_reg[8]_i_1_n_5
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.251    14.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[10]/C
                         clock pessimism              0.348    14.374    
                         clock uncertainty           -0.035    14.339    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)        0.049    14.388    clkdiv_inst/div_res_reg[10]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.790ns (18.286%)  route 3.530ns (81.714%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.026 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=60, routed)          1.480     8.240    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.550 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.603 r  clkdiv_inst/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    clkdiv_inst/div_res_reg[4]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.714 r  clkdiv_inst/div_res_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.714    clkdiv_inst/div_res_reg[8]_i_1_n_7
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.251    14.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[8]/C
                         clock pessimism              0.348    14.374    
                         clock uncertainty           -0.035    14.339    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)        0.049    14.388    clkdiv_inst/div_res_reg[8]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.775ns (18.001%)  route 3.530ns (81.999%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 14.024 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=60, routed)          1.480     8.240    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.550 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.699 r  clkdiv_inst/div_res_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.699    clkdiv_inst/div_res_reg[4]_i_1_n_4
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.249    14.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[7]/C
                         clock pessimism              0.348    14.372    
                         clock uncertainty           -0.035    14.337    
    SLICE_X56Y78         FDCE (Setup_fdce_C_D)        0.049    14.386    clkdiv_inst/div_res_reg[7]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.737ns (17.271%)  route 3.530ns (82.729%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 14.024 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=60, routed)          1.480     8.240    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.550 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.661 r  clkdiv_inst/div_res_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.661    clkdiv_inst/div_res_reg[4]_i_1_n_7
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.249    14.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[4]/C
                         clock pessimism              0.348    14.372    
                         clock uncertainty           -0.035    14.337    
    SLICE_X56Y78         FDCE (Setup_fdce_C_D)        0.049    14.386    clkdiv_inst/div_res_reg[4]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.737ns (17.271%)  route 3.530ns (82.729%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 14.024 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=60, routed)          1.480     8.240    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.550 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.661 r  clkdiv_inst/div_res_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.661    clkdiv_inst/div_res_reg[4]_i_1_n_5
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.249    14.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[6]/C
                         clock pessimism              0.348    14.372    
                         clock uncertainty           -0.035    14.337    
    SLICE_X56Y78         FDCE (Setup_fdce_C_D)        0.049    14.386    clkdiv_inst/div_res_reg[6]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.671ns (15.971%)  route 3.530ns (84.029%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns = ( 14.023 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=60, routed)          1.480     8.240    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.355     8.595 r  clkdiv_inst/div_res_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.595    clkdiv_inst/div_res_reg[0]_i_1_n_4
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.248    14.023    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[3]/C
                         clock pessimism              0.370    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X56Y77         FDCE (Setup_fdce_C_D)        0.049    14.407    clkdiv_inst/div_res_reg[3]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.641ns (15.367%)  route 3.530ns (84.633%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns = ( 14.023 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=60, routed)          1.480     8.240    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.325     8.565 r  clkdiv_inst/div_res_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.565    clkdiv_inst/div_res_reg[0]_i_1_n_5
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.248    14.023    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[2]/C
                         clock pessimism              0.370    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X56Y77         FDCE (Setup_fdce_C_D)        0.049    14.407    clkdiv_inst/div_res_reg[2]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.468ns (11.705%)  route 3.530ns (88.295%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns = ( 14.023 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=60, routed)          1.480     8.240    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.152     8.392 r  clkdiv_inst/div_res_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.392    clkdiv_inst/div_res_reg[0]_i_1_n_6
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.248    14.023    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
                         clock pessimism              0.370    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X56Y77         FDCE (Setup_fdce_C_D)        0.049    14.407    clkdiv_inst/div_res_reg[1]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  6.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 PS2_inst/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/up_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.207%)  route 0.071ns (35.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.663     1.909    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X3Y61          FDRE                                         r  PS2_inst/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.100     2.009 r  PS2_inst/data_reg[1]/Q
                         net (fo=5, routed)           0.071     2.080    PS2_inst/data_reg_n_0_[1]
    SLICE_X2Y61          LUT6 (Prop_lut6_I3_O)        0.028     2.108 r  PS2_inst/up_i_1/O
                         net (fo=1, routed)           0.000     2.108    PS2_inst/up_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  PS2_inst/up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.883     2.368    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  PS2_inst/up_reg/C
                         clock pessimism             -0.448     1.920    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.087     2.007    PS2_inst/up_reg
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 PS2_inst/temp_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.610%)  route 0.115ns (53.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.663     1.909    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  PS2_inst/temp_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.100     2.009 r  PS2_inst/temp_data_reg[7]/Q
                         net (fo=2, routed)           0.115     2.123    PS2_inst/temp_data[7]
    SLICE_X3Y60          FDRE                                         r  PS2_inst/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.883     2.368    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  PS2_inst/data_reg[7]/C
                         clock pessimism             -0.427     1.941    
    SLICE_X3Y60          FDRE (Hold_fdre_C_D)         0.040     1.981    PS2_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 PS2_inst/temp_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.146%)  route 0.099ns (49.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.663     1.909    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X7Y59          FDRE                                         r  PS2_inst/temp_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.100     2.009 r  PS2_inst/temp_data_reg[4]/Q
                         net (fo=3, routed)           0.099     2.108    PS2_inst/temp_data[4]
    SLICE_X5Y60          FDRE                                         r  PS2_inst/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.882     2.367    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X5Y60          FDRE                                         r  PS2_inst/data_reg[4]/C
                         clock pessimism             -0.445     1.922    
    SLICE_X5Y60          FDRE (Hold_fdre_C_D)         0.040     1.962    PS2_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 PS2_inst/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/down_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.149%)  route 0.156ns (54.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.662     1.908    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X5Y60          FDRE                                         r  PS2_inst/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.100     2.008 f  PS2_inst/data_reg[8]/Q
                         net (fo=5, routed)           0.156     2.163    PS2_inst/data_reg_n_0_[8]
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.028     2.191 r  PS2_inst/down_i_1/O
                         net (fo=1, routed)           0.000     2.191    PS2_inst/down_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  PS2_inst/down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.883     2.368    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  PS2_inst/down_reg/C
                         clock pessimism             -0.427     1.941    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.087     2.028    PS2_inst/down_reg
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/left_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.900%)  route 0.101ns (44.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.662     1.908    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.100     2.008 r  PS2_inst/left_reg/Q
                         net (fo=2, routed)           0.101     2.109    PS2_inst/keys[1]
    SLICE_X3Y62          LUT6 (Prop_lut6_I5_O)        0.028     2.137 r  PS2_inst/left_i_1/O
                         net (fo=1, routed)           0.000     2.137    PS2_inst/left_i_1_n_0
    SLICE_X3Y62          FDRE                                         r  PS2_inst/left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.881     2.366    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  PS2_inst/left_reg/C
                         clock pessimism             -0.458     1.908    
    SLICE_X3Y62          FDRE (Hold_fdre_C_D)         0.060     1.968    PS2_inst/left_reg
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 PS2_inst/data_break_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_break_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.826%)  route 0.101ns (44.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.663     1.909    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  PS2_inst/data_break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.100     2.009 r  PS2_inst/data_break_reg/Q
                         net (fo=2, routed)           0.101     2.110    PS2_inst/data_break_reg_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.028     2.138 r  PS2_inst/data_break_i_1/O
                         net (fo=1, routed)           0.000     2.138    PS2_inst/data_break_i_1_n_0
    SLICE_X5Y59          FDRE                                         r  PS2_inst/data_break_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.883     2.368    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  PS2_inst/data_break_reg/C
                         clock pessimism             -0.459     1.909    
    SLICE_X5Y59          FDRE (Hold_fdre_C_D)         0.060     1.969    PS2_inst/data_break_reg
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 PS2_inst/data_expand_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_expand_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.436%)  route 0.112ns (46.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.663     1.909    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  PS2_inst/data_expand_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.100     2.009 r  PS2_inst/data_expand_reg/Q
                         net (fo=2, routed)           0.112     2.120    PS2_inst/data_expand_reg_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.028     2.148 r  PS2_inst/data_expand_i_1/O
                         net (fo=1, routed)           0.000     2.148    PS2_inst/data_expand_i_1_n_0
    SLICE_X5Y59          FDRE                                         r  PS2_inst/data_expand_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.883     2.368    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  PS2_inst/data_expand_reg/C
                         clock pessimism             -0.459     1.909    
    SLICE_X5Y59          FDRE (Hold_fdre_C_D)         0.060     1.969    PS2_inst/data_expand_reg
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 PS2_inst/temp_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.330%)  route 0.148ns (55.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.662     1.908    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  PS2_inst/temp_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.118     2.026 r  PS2_inst/temp_data_reg[5]/Q
                         net (fo=2, routed)           0.148     2.174    PS2_inst/temp_data[5]
    SLICE_X3Y61          FDRE                                         r  PS2_inst/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.883     2.368    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X3Y61          FDRE                                         r  PS2_inst/data_reg[5]/C
                         clock pessimism             -0.427     1.941    
    SLICE_X3Y61          FDRE (Hold_fdre_C_D)         0.044     1.985    PS2_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 PS2_inst/temp_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.438%)  route 0.148ns (55.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.662     1.908    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X6Y60          FDRE                                         r  PS2_inst/temp_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.118     2.026 r  PS2_inst/temp_data_reg[0]/Q
                         net (fo=2, routed)           0.148     2.173    PS2_inst/temp_data[0]
    SLICE_X3Y61          FDRE                                         r  PS2_inst/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.883     2.368    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X3Y61          FDRE                                         r  PS2_inst/data_reg[0]/C
                         clock pessimism             -0.427     1.941    
    SLICE_X3Y61          FDRE (Hold_fdre_C_D)         0.040     1.981    PS2_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 PS2_inst/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.145ns (49.806%)  route 0.146ns (50.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.663     1.909    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  PS2_inst/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.118     2.027 r  PS2_inst/num_reg[2]/Q
                         net (fo=14, routed)          0.146     2.173    PS2_inst/num[2]
    SLICE_X6Y58          LUT4 (Prop_lut4_I2_O)        0.027     2.200 r  PS2_inst/num[3]_i_2/O
                         net (fo=1, routed)           0.000     2.200    PS2_inst/p_1_in[3]
    SLICE_X6Y58          FDRE                                         r  PS2_inst/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.883     2.368    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  PS2_inst/num_reg[3]/C
                         clock pessimism             -0.459     1.909    
    SLICE_X6Y58          FDRE (Hold_fdre_C_D)         0.096     2.005    PS2_inst/num_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X3Y61    PS2_inst/data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X6Y58    PS2_inst/num_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X7Y58    PS2_inst/ps2_clk_falg0_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X5Y59    PS2_inst/data_break_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X5Y59    PS2_inst/data_expand_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y61    PS2_inst/data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y61    PS2_inst/data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y61    PS2_inst/data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y61    PS2_inst/data_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X3Y61    PS2_inst/data_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X3Y61    PS2_inst/data_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X6Y58    PS2_inst/num_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X6Y58    PS2_inst/num_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X7Y58    PS2_inst/ps2_clk_falg0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X7Y58    PS2_inst/ps2_clk_falg0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y59    PS2_inst/data_break_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y59    PS2_inst/data_break_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y59    PS2_inst/data_expand_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y59    PS2_inst/data_expand_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y59    PS2_inst/data_break_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y59    PS2_inst/data_break_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y59    PS2_inst/data_expand_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y59    PS2_inst/data_expand_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y61    PS2_inst/data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y61    PS2_inst/data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y61    PS2_inst/data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y61    PS2_inst/data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y61    PS2_inst/data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y61    PS2_inst/data_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           423 Endpoints
Min Delay           423 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst1/pixel_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.509ns  (logic 2.355ns (24.767%)  route 7.154ns (75.233%))
  Logic Levels:           22  (CARRY4=10 FDRE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  vga_inst/col_reg[3]/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.223     0.223 f  vga_inst/col_reg[3]/Q
                         net (fo=25, routed)          0.765     0.988    vga_inst/Q[2]
    SLICE_X3Y68          LUT3 (Prop_lut3_I2_O)        0.043     1.031 r  vga_inst/pixel_data5__0_carry__0_i_4/O
                         net (fo=1, routed)           0.201     1.232    page_debug_inst1/pixel_data5__27_carry_i_6[0]
    SLICE_X2Y66          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     1.515 r  page_debug_inst1/pixel_data5__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.515    page_debug_inst1/pixel_data5__0_carry__0_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     1.623 r  page_debug_inst1/pixel_data5__0_carry__1/O[0]
                         net (fo=44, routed)          0.773     2.396    vga_inst/pixel_data3__0_carry__6[0]
    SLICE_X6Y69          LUT2 (Prop_lut2_I0_O)        0.133     2.529 r  vga_inst/pixel_data5__27_carry_i_2/O
                         net (fo=2, routed)           0.474     3.003    vga_inst/col_reg[5]_0[0]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.138     3.141 r  vga_inst/pixel_data5__27_carry_i_5/O
                         net (fo=1, routed)           0.000     3.141    page_debug_inst1/pixel_data5__27_carry__0_1[2]
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     3.324 r  page_debug_inst1/pixel_data5__27_carry/CO[3]
                         net (fo=1, routed)           0.000     3.324    page_debug_inst1/pixel_data5__27_carry_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     3.434 r  page_debug_inst1/pixel_data5__27_carry__0/CO[2]
                         net (fo=4, routed)           0.453     3.886    vga_inst/CO[0]
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.128     4.014 r  vga_inst/pixel_data3__0_carry_i_4/O
                         net (fo=34, routed)          1.045     5.060    vga_inst/col_reg[9]_1
    SLICE_X6Y68          LUT4 (Prop_lut4_I2_O)        0.043     5.103 r  vga_inst/pixel_data3__0_carry__0_i_8/O
                         net (fo=2, routed)           0.438     5.540    vga_inst/page_debug_inst1/B__0[2]
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.043     5.583 r  vga_inst/pixel_data3__0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.583    page_debug_inst1/pixel_data[11]_i_46_0[2]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.778 r  page_debug_inst1/pixel_data3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.778    page_debug_inst1/pixel_data3__0_carry__0_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.831 r  page_debug_inst1/pixel_data3__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.831    page_debug_inst1/pixel_data3__0_carry__1_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.884 r  page_debug_inst1/pixel_data3__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.884    page_debug_inst1/pixel_data3__0_carry__2_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.937 r  page_debug_inst1/pixel_data3__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.937    page_debug_inst1/pixel_data3__0_carry__3_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.990 r  page_debug_inst1/pixel_data3__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.990    page_debug_inst1/pixel_data3__0_carry__4_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.101 f  page_debug_inst1/pixel_data3__0_carry__5/O[0]
                         net (fo=2, routed)           0.536     6.638    page_debug_inst1/pixel_data3__0_carry__5_n_7
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.128     6.766 f  page_debug_inst1/pixel_data[11]_i_41/O
                         net (fo=1, routed)           0.445     7.211    page_debug_inst1/pixel_data[11]_i_41_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.134     7.345 f  page_debug_inst1/pixel_data[11]_i_21/O
                         net (fo=1, routed)           0.343     7.688    page_debug_inst1/pixel_data[11]_i_21_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I4_O)        0.043     7.731 r  page_debug_inst1/pixel_data[11]_i_7/O
                         net (fo=1, routed)           0.356     8.087    page_debug_inst1/pixel_data[11]_i_7_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I1_O)        0.043     8.130 r  page_debug_inst1/pixel_data[11]_i_3/O
                         net (fo=4, routed)           0.920     9.050    vga_inst/data0__1[0]
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.054     9.104 r  vga_inst/pixel_data[6]_i_1/O
                         net (fo=1, routed)           0.405     9.509    page_debug_inst1/D[2]
    SLICE_X1Y68          FDCE                                         r  page_debug_inst1/pixel_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst1/pixel_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.717ns  (logic 2.344ns (26.890%)  route 6.373ns (73.110%))
  Logic Levels:           22  (CARRY4=10 FDRE=1 LUT2=1 LUT3=1 LUT4=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  vga_inst/col_reg[3]/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.223     0.223 f  vga_inst/col_reg[3]/Q
                         net (fo=25, routed)          0.765     0.988    vga_inst/Q[2]
    SLICE_X3Y68          LUT3 (Prop_lut3_I2_O)        0.043     1.031 r  vga_inst/pixel_data5__0_carry__0_i_4/O
                         net (fo=1, routed)           0.201     1.232    page_debug_inst1/pixel_data5__27_carry_i_6[0]
    SLICE_X2Y66          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     1.515 r  page_debug_inst1/pixel_data5__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.515    page_debug_inst1/pixel_data5__0_carry__0_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     1.623 r  page_debug_inst1/pixel_data5__0_carry__1/O[0]
                         net (fo=44, routed)          0.773     2.396    vga_inst/pixel_data3__0_carry__6[0]
    SLICE_X6Y69          LUT2 (Prop_lut2_I0_O)        0.133     2.529 r  vga_inst/pixel_data5__27_carry_i_2/O
                         net (fo=2, routed)           0.474     3.003    vga_inst/col_reg[5]_0[0]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.138     3.141 r  vga_inst/pixel_data5__27_carry_i_5/O
                         net (fo=1, routed)           0.000     3.141    page_debug_inst1/pixel_data5__27_carry__0_1[2]
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     3.324 r  page_debug_inst1/pixel_data5__27_carry/CO[3]
                         net (fo=1, routed)           0.000     3.324    page_debug_inst1/pixel_data5__27_carry_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     3.434 r  page_debug_inst1/pixel_data5__27_carry__0/CO[2]
                         net (fo=4, routed)           0.453     3.886    vga_inst/CO[0]
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.128     4.014 r  vga_inst/pixel_data3__0_carry_i_4/O
                         net (fo=34, routed)          1.045     5.060    vga_inst/col_reg[9]_1
    SLICE_X6Y68          LUT4 (Prop_lut4_I2_O)        0.043     5.103 r  vga_inst/pixel_data3__0_carry__0_i_8/O
                         net (fo=2, routed)           0.438     5.540    vga_inst/page_debug_inst1/B__0[2]
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.043     5.583 r  vga_inst/pixel_data3__0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.583    page_debug_inst1/pixel_data[11]_i_46_0[2]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.778 r  page_debug_inst1/pixel_data3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.778    page_debug_inst1/pixel_data3__0_carry__0_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.831 r  page_debug_inst1/pixel_data3__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.831    page_debug_inst1/pixel_data3__0_carry__1_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.884 r  page_debug_inst1/pixel_data3__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.884    page_debug_inst1/pixel_data3__0_carry__2_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.937 r  page_debug_inst1/pixel_data3__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.937    page_debug_inst1/pixel_data3__0_carry__3_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.990 r  page_debug_inst1/pixel_data3__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.990    page_debug_inst1/pixel_data3__0_carry__4_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.101 f  page_debug_inst1/pixel_data3__0_carry__5/O[0]
                         net (fo=2, routed)           0.536     6.638    page_debug_inst1/pixel_data3__0_carry__5_n_7
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.128     6.766 f  page_debug_inst1/pixel_data[11]_i_41/O
                         net (fo=1, routed)           0.445     7.211    page_debug_inst1/pixel_data[11]_i_41_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.134     7.345 f  page_debug_inst1/pixel_data[11]_i_21/O
                         net (fo=1, routed)           0.343     7.688    page_debug_inst1/pixel_data[11]_i_21_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I4_O)        0.043     7.731 r  page_debug_inst1/pixel_data[11]_i_7/O
                         net (fo=1, routed)           0.356     8.087    page_debug_inst1/pixel_data[11]_i_7_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I1_O)        0.043     8.130 r  page_debug_inst1/pixel_data[11]_i_3/O
                         net (fo=4, routed)           0.544     8.674    vga_inst/data0__1[0]
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.043     8.717 r  vga_inst/pixel_data[11]_i_1/O
                         net (fo=1, routed)           0.000     8.717    page_debug_inst1/D[5]
    SLICE_X1Y69          FDCE                                         r  page_debug_inst1/pixel_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst1/pixel_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.716ns  (logic 2.344ns (26.893%)  route 6.372ns (73.107%))
  Logic Levels:           22  (CARRY4=10 FDRE=1 LUT2=1 LUT3=1 LUT4=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  vga_inst/col_reg[3]/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.223     0.223 f  vga_inst/col_reg[3]/Q
                         net (fo=25, routed)          0.765     0.988    vga_inst/Q[2]
    SLICE_X3Y68          LUT3 (Prop_lut3_I2_O)        0.043     1.031 r  vga_inst/pixel_data5__0_carry__0_i_4/O
                         net (fo=1, routed)           0.201     1.232    page_debug_inst1/pixel_data5__27_carry_i_6[0]
    SLICE_X2Y66          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     1.515 r  page_debug_inst1/pixel_data5__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.515    page_debug_inst1/pixel_data5__0_carry__0_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     1.623 r  page_debug_inst1/pixel_data5__0_carry__1/O[0]
                         net (fo=44, routed)          0.773     2.396    vga_inst/pixel_data3__0_carry__6[0]
    SLICE_X6Y69          LUT2 (Prop_lut2_I0_O)        0.133     2.529 r  vga_inst/pixel_data5__27_carry_i_2/O
                         net (fo=2, routed)           0.474     3.003    vga_inst/col_reg[5]_0[0]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.138     3.141 r  vga_inst/pixel_data5__27_carry_i_5/O
                         net (fo=1, routed)           0.000     3.141    page_debug_inst1/pixel_data5__27_carry__0_1[2]
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     3.324 r  page_debug_inst1/pixel_data5__27_carry/CO[3]
                         net (fo=1, routed)           0.000     3.324    page_debug_inst1/pixel_data5__27_carry_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     3.434 r  page_debug_inst1/pixel_data5__27_carry__0/CO[2]
                         net (fo=4, routed)           0.453     3.886    vga_inst/CO[0]
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.128     4.014 r  vga_inst/pixel_data3__0_carry_i_4/O
                         net (fo=34, routed)          1.045     5.060    vga_inst/col_reg[9]_1
    SLICE_X6Y68          LUT4 (Prop_lut4_I2_O)        0.043     5.103 r  vga_inst/pixel_data3__0_carry__0_i_8/O
                         net (fo=2, routed)           0.438     5.540    vga_inst/page_debug_inst1/B__0[2]
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.043     5.583 r  vga_inst/pixel_data3__0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.583    page_debug_inst1/pixel_data[11]_i_46_0[2]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.778 r  page_debug_inst1/pixel_data3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.778    page_debug_inst1/pixel_data3__0_carry__0_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.831 r  page_debug_inst1/pixel_data3__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.831    page_debug_inst1/pixel_data3__0_carry__1_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.884 r  page_debug_inst1/pixel_data3__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.884    page_debug_inst1/pixel_data3__0_carry__2_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.937 r  page_debug_inst1/pixel_data3__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.937    page_debug_inst1/pixel_data3__0_carry__3_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.990 r  page_debug_inst1/pixel_data3__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.990    page_debug_inst1/pixel_data3__0_carry__4_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.101 f  page_debug_inst1/pixel_data3__0_carry__5/O[0]
                         net (fo=2, routed)           0.536     6.638    page_debug_inst1/pixel_data3__0_carry__5_n_7
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.128     6.766 f  page_debug_inst1/pixel_data[11]_i_41/O
                         net (fo=1, routed)           0.445     7.211    page_debug_inst1/pixel_data[11]_i_41_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.134     7.345 f  page_debug_inst1/pixel_data[11]_i_21/O
                         net (fo=1, routed)           0.343     7.688    page_debug_inst1/pixel_data[11]_i_21_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I4_O)        0.043     7.731 r  page_debug_inst1/pixel_data[11]_i_7/O
                         net (fo=1, routed)           0.356     8.087    page_debug_inst1/pixel_data[11]_i_7_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I1_O)        0.043     8.130 r  page_debug_inst1/pixel_data[11]_i_3/O
                         net (fo=4, routed)           0.543     8.673    vga_inst/data0__1[0]
    SLICE_X1Y69          LUT6 (Prop_lut6_I4_O)        0.043     8.716 r  vga_inst/pixel_data[10]_i_1/O
                         net (fo=1, routed)           0.000     8.716    page_debug_inst1/D[4]
    SLICE_X1Y69          FDCE                                         r  page_debug_inst1/pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst1/pixel_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.716ns  (logic 2.344ns (26.893%)  route 6.372ns (73.107%))
  Logic Levels:           22  (CARRY4=10 FDRE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  vga_inst/col_reg[3]/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.223     0.223 f  vga_inst/col_reg[3]/Q
                         net (fo=25, routed)          0.765     0.988    vga_inst/Q[2]
    SLICE_X3Y68          LUT3 (Prop_lut3_I2_O)        0.043     1.031 r  vga_inst/pixel_data5__0_carry__0_i_4/O
                         net (fo=1, routed)           0.201     1.232    page_debug_inst1/pixel_data5__27_carry_i_6[0]
    SLICE_X2Y66          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     1.515 r  page_debug_inst1/pixel_data5__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.515    page_debug_inst1/pixel_data5__0_carry__0_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     1.623 r  page_debug_inst1/pixel_data5__0_carry__1/O[0]
                         net (fo=44, routed)          0.773     2.396    vga_inst/pixel_data3__0_carry__6[0]
    SLICE_X6Y69          LUT2 (Prop_lut2_I0_O)        0.133     2.529 r  vga_inst/pixel_data5__27_carry_i_2/O
                         net (fo=2, routed)           0.474     3.003    vga_inst/col_reg[5]_0[0]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.138     3.141 r  vga_inst/pixel_data5__27_carry_i_5/O
                         net (fo=1, routed)           0.000     3.141    page_debug_inst1/pixel_data5__27_carry__0_1[2]
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     3.324 r  page_debug_inst1/pixel_data5__27_carry/CO[3]
                         net (fo=1, routed)           0.000     3.324    page_debug_inst1/pixel_data5__27_carry_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     3.434 r  page_debug_inst1/pixel_data5__27_carry__0/CO[2]
                         net (fo=4, routed)           0.453     3.886    vga_inst/CO[0]
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.128     4.014 r  vga_inst/pixel_data3__0_carry_i_4/O
                         net (fo=34, routed)          1.045     5.060    vga_inst/col_reg[9]_1
    SLICE_X6Y68          LUT4 (Prop_lut4_I2_O)        0.043     5.103 r  vga_inst/pixel_data3__0_carry__0_i_8/O
                         net (fo=2, routed)           0.438     5.540    vga_inst/page_debug_inst1/B__0[2]
    SLICE_X5Y68          LUT6 (Prop_lut6_I2_O)        0.043     5.583 r  vga_inst/pixel_data3__0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.583    page_debug_inst1/pixel_data[11]_i_46_0[2]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.778 r  page_debug_inst1/pixel_data3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.778    page_debug_inst1/pixel_data3__0_carry__0_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.831 r  page_debug_inst1/pixel_data3__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.831    page_debug_inst1/pixel_data3__0_carry__1_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.884 r  page_debug_inst1/pixel_data3__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.884    page_debug_inst1/pixel_data3__0_carry__2_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.937 r  page_debug_inst1/pixel_data3__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.937    page_debug_inst1/pixel_data3__0_carry__3_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.990 r  page_debug_inst1/pixel_data3__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.990    page_debug_inst1/pixel_data3__0_carry__4_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.101 f  page_debug_inst1/pixel_data3__0_carry__5/O[0]
                         net (fo=2, routed)           0.536     6.638    page_debug_inst1/pixel_data3__0_carry__5_n_7
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.128     6.766 f  page_debug_inst1/pixel_data[11]_i_41/O
                         net (fo=1, routed)           0.445     7.211    page_debug_inst1/pixel_data[11]_i_41_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.134     7.345 f  page_debug_inst1/pixel_data[11]_i_21/O
                         net (fo=1, routed)           0.343     7.688    page_debug_inst1/pixel_data[11]_i_21_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I4_O)        0.043     7.731 r  page_debug_inst1/pixel_data[11]_i_7/O
                         net (fo=1, routed)           0.356     8.087    page_debug_inst1/pixel_data[11]_i_7_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I1_O)        0.043     8.130 r  page_debug_inst1/pixel_data[11]_i_3/O
                         net (fo=4, routed)           0.543     8.673    vga_inst/data0__1[0]
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.043     8.716 r  vga_inst/pixel_data[7]_i_1/O
                         net (fo=1, routed)           0.000     8.716    page_debug_inst1/D[3]
    SLICE_X1Y69          FDCE                                         r  page_debug_inst1/pixel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/BTNX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BTNX[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.069ns  (logic 2.258ns (37.200%)  route 3.811ns (62.800%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDRE                         0.000     0.000 r  mat_key_inst/BTNX_reg[2]/C
    SLICE_X24Y53         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  mat_key_inst/BTNX_reg[2]/Q
                         net (fo=6, routed)           3.811     4.034    BTNX_OBUF[2]
    W19                  OBUF (Prop_obuf_I_O)         2.035     6.069 r  BTNX_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.069    BTNX[2]
    W19                                                               r  BTNX[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/BTNX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BTNX[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.049ns  (logic 2.248ns (37.163%)  route 3.801ns (62.837%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDRE                         0.000     0.000 r  mat_key_inst/BTNX_reg[1]/C
    SLICE_X24Y53         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  mat_key_inst/BTNX_reg[1]/Q
                         net (fo=6, routed)           3.801     4.024    BTNX_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         2.025     6.049 r  BTNX_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.049    BTNX[1]
    W15                                                               r  BTNX[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/BTNX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BTNX[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.039ns  (logic 2.247ns (37.213%)  route 3.792ns (62.787%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDRE                         0.000     0.000 r  mat_key_inst/BTNX_reg[0]/C
    SLICE_X24Y53         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  mat_key_inst/BTNX_reg[0]/Q
                         net (fo=6, routed)           3.792     4.015    BTNX_OBUF[0]
    W16                  OBUF (Prop_obuf_I_O)         2.024     6.039 r  BTNX_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.039    BTNX[0]
    W16                                                               r  BTNX[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/BTNX_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BTNX[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.765ns  (logic 2.259ns (39.179%)  route 3.506ns (60.821%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDRE                         0.000     0.000 r  mat_key_inst/BTNX_reg[3]/C
    SLICE_X24Y53         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  mat_key_inst/BTNX_reg[3]/Q
                         net (fo=6, routed)           3.506     3.729    BTNX_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         2.036     5.765 r  BTNX_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.765    BTNX[3]
    W18                                                               r  BTNX[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNY[2]
                            (input port)
  Destination:            mat_key_inst/status_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.743ns  (logic 0.618ns (13.035%)  route 4.124ns (86.965%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  BTNY[2] (IN)
                         net (fo=0)                   0.000     0.000    BTNY[2]
    V19                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  BTNY_IBUF[2]_inst/O
                         net (fo=3, routed)           4.124     4.743    mat_key_inst/D[2]
    SLICE_X10Y63         FDRE                                         r  mat_key_inst/status_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNY[1]
                            (input port)
  Destination:            mat_key_inst/status_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.604ns  (logic 0.610ns (13.245%)  route 3.994ns (86.755%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  BTNY[1] (IN)
                         net (fo=0)                   0.000     0.000    BTNY[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.610     0.610 r  BTNY_IBUF[1]_inst/O
                         net (fo=4, routed)           3.994     4.604    mat_key_inst/D[1]
    SLICE_X10Y63         FDRE                                         r  mat_key_inst/status_reg[1][1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[3][1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[3][1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[3][1][2]/C
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  mat_key_inst/buffer_reg[3][1][2]/Q
                         net (fo=3, routed)           0.053     0.144    mat_key_inst/p_12_in[3]
    SLICE_X10Y69         FDRE                                         r  mat_key_inst/buffer_reg[3][1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 page_debug_inst1/pixel_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/pixel_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.100ns (49.965%)  route 0.100ns (50.035%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE                         0.000     0.000 r  page_debug_inst1/pixel_data_reg[2]/C
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  page_debug_inst1/pixel_data_reg[2]/Q
                         net (fo=2, routed)           0.100     0.200    vga_inst/pixel_data_reg[11]_1[0]
    SLICE_X0Y67          FDRE                                         r  vga_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 page_debug_inst1/pixel_data_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/pixel_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.100ns (49.410%)  route 0.102ns (50.590%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE                         0.000     0.000 r  page_debug_inst1/pixel_data_reg[3]/C
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  page_debug_inst1/pixel_data_reg[3]/Q
                         net (fo=2, routed)           0.102     0.202    vga_inst/pixel_data_reg[11]_1[1]
    SLICE_X0Y67          FDRE                                         r  vga_inst/pixel_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 page_debug_inst1/pixel_data_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/pixel_data_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.100ns (49.068%)  route 0.104ns (50.932%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE                         0.000     0.000 r  page_debug_inst1/pixel_data_reg[3]/C
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  page_debug_inst1/pixel_data_reg[3]/Q
                         net (fo=2, routed)           0.104     0.204    vga_inst/pixel_data_reg[11]_1[1]
    SLICE_X0Y67          FDRE                                         r  vga_inst/pixel_data_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[1][1][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[1][1][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.091ns (44.212%)  route 0.115ns (55.788%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[1][1][4]/C
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  mat_key_inst/buffer_reg[1][1][4]/Q
                         net (fo=3, routed)           0.115     0.206    mat_key_inst/p_4_in[5]
    SLICE_X9Y63          FDRE                                         r  mat_key_inst/buffer_reg[1][1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/status_reg[2][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[2][2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.100ns (48.198%)  route 0.107ns (51.802%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE                         0.000     0.000 r  mat_key_inst/status_reg[2][2]/C
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/status_reg[2][2]/Q
                         net (fo=3, routed)           0.107     0.207    mat_key_inst/p_9_in[0]
    SLICE_X10Y65         FDRE                                         r  mat_key_inst/buffer_reg[2][2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[0][0][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[0][0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.107ns (51.122%)  route 0.102ns (48.878%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[0][0][5]/C
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.107     0.107 r  mat_key_inst/buffer_reg[0][0][5]/Q
                         net (fo=3, routed)           0.102     0.209    mat_key_inst/sel0[6]
    SLICE_X8Y66          FDRE                                         r  mat_key_inst/buffer_reg[0][0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[0][3][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[0][3][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.107ns (51.122%)  route 0.102ns (48.878%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[0][3][5]/C
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.107     0.107 r  mat_key_inst/buffer_reg[0][3][5]/Q
                         net (fo=3, routed)           0.102     0.209    mat_key_inst/buffer_reg[0][3]_1[5]
    SLICE_X8Y63          FDRE                                         r  mat_key_inst/buffer_reg[0][3][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[2][1][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[2][1][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.107ns (51.122%)  route 0.102ns (48.878%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[2][1][5]/C
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.107     0.107 r  mat_key_inst/buffer_reg[2][1][5]/Q
                         net (fo=3, routed)           0.102     0.209    mat_key_inst/p_8_in[6]
    SLICE_X10Y67         FDRE                                         r  mat_key_inst/buffer_reg[2][1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/status_reg[0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[0][3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.100ns (47.723%)  route 0.110ns (52.277%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE                         0.000     0.000 r  mat_key_inst/status_reg[0][3]/C
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/status_reg[0][3]/Q
                         net (fo=3, routed)           0.110     0.210    mat_key_inst/status_reg_n_0_[0][3]
    SLICE_X9Y63          FDRE                                         r  mat_key_inst/buffer_reg[0][3][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_inst/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.554ns  (logic 0.492ns (10.804%)  route 4.062ns (89.196%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.507     4.522    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  PS2_inst/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.223     4.745 r  PS2_inst/right_reg/Q
                         net (fo=2, routed)           0.549     5.294    page_debug_inst1/keys[2]
    SLICE_X4Y64          LUT6 (Prop_lut6_I4_O)        0.043     5.337 r  page_debug_inst1/pixel_data[11]_i_64/O
                         net (fo=1, routed)           0.512     5.849    page_debug_inst1/pixel_data[11]_i_64_n_0
    SLICE_X7Y68          LUT6 (Prop_lut6_I4_O)        0.043     5.892 r  page_debug_inst1/pixel_data[11]_i_38/O
                         net (fo=8, routed)           0.861     6.753    page_debug_inst1/pixel_data[11]_i_38_n_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I3_O)        0.043     6.796 f  page_debug_inst1/pixel_data[11]_i_26/O
                         net (fo=1, routed)           0.362     7.158    page_debug_inst1/pixel_data[11]_i_26_n_0
    SLICE_X8Y70          LUT5 (Prop_lut5_I4_O)        0.043     7.201 r  page_debug_inst1/pixel_data[11]_i_9/O
                         net (fo=1, routed)           0.454     7.654    page_debug_inst1/pixel_data[11]_i_9_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I3_O)        0.043     7.697 r  page_debug_inst1/pixel_data[11]_i_3/O
                         net (fo=4, routed)           0.920     8.617    vga_inst/data0__1[0]
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.054     8.671 r  vga_inst/pixel_data[6]_i_1/O
                         net (fo=1, routed)           0.405     9.076    page_debug_inst1/D[2]
    SLICE_X1Y68          FDCE                                         r  page_debug_inst1/pixel_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.762ns  (logic 0.481ns (12.785%)  route 3.281ns (87.215%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.507     4.522    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  PS2_inst/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.223     4.745 r  PS2_inst/right_reg/Q
                         net (fo=2, routed)           0.549     5.294    page_debug_inst1/keys[2]
    SLICE_X4Y64          LUT6 (Prop_lut6_I4_O)        0.043     5.337 r  page_debug_inst1/pixel_data[11]_i_64/O
                         net (fo=1, routed)           0.512     5.849    page_debug_inst1/pixel_data[11]_i_64_n_0
    SLICE_X7Y68          LUT6 (Prop_lut6_I4_O)        0.043     5.892 r  page_debug_inst1/pixel_data[11]_i_38/O
                         net (fo=8, routed)           0.861     6.753    page_debug_inst1/pixel_data[11]_i_38_n_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I3_O)        0.043     6.796 f  page_debug_inst1/pixel_data[11]_i_26/O
                         net (fo=1, routed)           0.362     7.158    page_debug_inst1/pixel_data[11]_i_26_n_0
    SLICE_X8Y70          LUT5 (Prop_lut5_I4_O)        0.043     7.201 r  page_debug_inst1/pixel_data[11]_i_9/O
                         net (fo=1, routed)           0.454     7.654    page_debug_inst1/pixel_data[11]_i_9_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I3_O)        0.043     7.697 r  page_debug_inst1/pixel_data[11]_i_3/O
                         net (fo=4, routed)           0.544     8.241    vga_inst/data0__1[0]
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.043     8.284 r  vga_inst/pixel_data[11]_i_1/O
                         net (fo=1, routed)           0.000     8.284    page_debug_inst1/D[5]
    SLICE_X1Y69          FDCE                                         r  page_debug_inst1/pixel_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.761ns  (logic 0.481ns (12.789%)  route 3.280ns (87.211%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.507     4.522    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  PS2_inst/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.223     4.745 r  PS2_inst/right_reg/Q
                         net (fo=2, routed)           0.549     5.294    page_debug_inst1/keys[2]
    SLICE_X4Y64          LUT6 (Prop_lut6_I4_O)        0.043     5.337 r  page_debug_inst1/pixel_data[11]_i_64/O
                         net (fo=1, routed)           0.512     5.849    page_debug_inst1/pixel_data[11]_i_64_n_0
    SLICE_X7Y68          LUT6 (Prop_lut6_I4_O)        0.043     5.892 r  page_debug_inst1/pixel_data[11]_i_38/O
                         net (fo=8, routed)           0.861     6.753    page_debug_inst1/pixel_data[11]_i_38_n_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I3_O)        0.043     6.796 f  page_debug_inst1/pixel_data[11]_i_26/O
                         net (fo=1, routed)           0.362     7.158    page_debug_inst1/pixel_data[11]_i_26_n_0
    SLICE_X8Y70          LUT5 (Prop_lut5_I4_O)        0.043     7.201 r  page_debug_inst1/pixel_data[11]_i_9/O
                         net (fo=1, routed)           0.454     7.654    page_debug_inst1/pixel_data[11]_i_9_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I3_O)        0.043     7.697 r  page_debug_inst1/pixel_data[11]_i_3/O
                         net (fo=4, routed)           0.543     8.240    vga_inst/data0__1[0]
    SLICE_X1Y69          LUT6 (Prop_lut6_I4_O)        0.043     8.283 r  vga_inst/pixel_data[10]_i_1/O
                         net (fo=1, routed)           0.000     8.283    page_debug_inst1/D[4]
    SLICE_X1Y69          FDCE                                         r  page_debug_inst1/pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.761ns  (logic 0.481ns (12.789%)  route 3.280ns (87.211%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.507     4.522    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  PS2_inst/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.223     4.745 r  PS2_inst/right_reg/Q
                         net (fo=2, routed)           0.549     5.294    page_debug_inst1/keys[2]
    SLICE_X4Y64          LUT6 (Prop_lut6_I4_O)        0.043     5.337 r  page_debug_inst1/pixel_data[11]_i_64/O
                         net (fo=1, routed)           0.512     5.849    page_debug_inst1/pixel_data[11]_i_64_n_0
    SLICE_X7Y68          LUT6 (Prop_lut6_I4_O)        0.043     5.892 r  page_debug_inst1/pixel_data[11]_i_38/O
                         net (fo=8, routed)           0.861     6.753    page_debug_inst1/pixel_data[11]_i_38_n_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I3_O)        0.043     6.796 f  page_debug_inst1/pixel_data[11]_i_26/O
                         net (fo=1, routed)           0.362     7.158    page_debug_inst1/pixel_data[11]_i_26_n_0
    SLICE_X8Y70          LUT5 (Prop_lut5_I4_O)        0.043     7.201 r  page_debug_inst1/pixel_data[11]_i_9/O
                         net (fo=1, routed)           0.454     7.654    page_debug_inst1/pixel_data[11]_i_9_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I3_O)        0.043     7.697 r  page_debug_inst1/pixel_data[11]_i_3/O
                         net (fo=4, routed)           0.543     8.240    vga_inst/data0__1[0]
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.043     8.283 r  vga_inst/pixel_data[7]_i_1/O
                         net (fo=1, routed)           0.000     8.283    page_debug_inst1/D[3]
    SLICE_X1Y69          FDCE                                         r  page_debug_inst1/pixel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_inst/up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.314ns  (logic 0.286ns (21.770%)  route 1.028ns (78.230%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.663     1.909    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  PS2_inst/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.118     2.027 r  PS2_inst/up_reg/Q
                         net (fo=2, routed)           0.322     2.349    page_debug_inst1/keys[0]
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.028     2.377 r  page_debug_inst1/pixel_data[11]_i_49/O
                         net (fo=1, routed)           0.082     2.459    page_debug_inst1/pixel_data[11]_i_49_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.028     2.487 r  page_debug_inst1/pixel_data[11]_i_35/O
                         net (fo=8, routed)           0.150     2.637    page_debug_inst1/pixel_data[11]_i_35_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I3_O)        0.028     2.665 f  page_debug_inst1/pixel_data[11]_i_29/O
                         net (fo=1, routed)           0.116     2.781    page_debug_inst1/pixel_data[11]_i_29_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I2_O)        0.028     2.809 r  page_debug_inst1/pixel_data[11]_i_10/O
                         net (fo=1, routed)           0.076     2.885    page_debug_inst1/pixel_data[11]_i_10_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I4_O)        0.028     2.913 r  page_debug_inst1/pixel_data[11]_i_3/O
                         net (fo=4, routed)           0.282     3.195    vga_inst/data0__1[0]
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.028     3.223 r  vga_inst/pixel_data[11]_i_1/O
                         net (fo=1, routed)           0.000     3.223    page_debug_inst1/D[5]
    SLICE_X1Y69          FDCE                                         r  page_debug_inst1/pixel_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.314ns  (logic 0.286ns (21.770%)  route 1.028ns (78.230%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.663     1.909    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  PS2_inst/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.118     2.027 r  PS2_inst/up_reg/Q
                         net (fo=2, routed)           0.322     2.349    page_debug_inst1/keys[0]
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.028     2.377 r  page_debug_inst1/pixel_data[11]_i_49/O
                         net (fo=1, routed)           0.082     2.459    page_debug_inst1/pixel_data[11]_i_49_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.028     2.487 r  page_debug_inst1/pixel_data[11]_i_35/O
                         net (fo=8, routed)           0.150     2.637    page_debug_inst1/pixel_data[11]_i_35_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I3_O)        0.028     2.665 f  page_debug_inst1/pixel_data[11]_i_29/O
                         net (fo=1, routed)           0.116     2.781    page_debug_inst1/pixel_data[11]_i_29_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I2_O)        0.028     2.809 r  page_debug_inst1/pixel_data[11]_i_10/O
                         net (fo=1, routed)           0.076     2.885    page_debug_inst1/pixel_data[11]_i_10_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I4_O)        0.028     2.913 r  page_debug_inst1/pixel_data[11]_i_3/O
                         net (fo=4, routed)           0.282     3.195    vga_inst/data0__1[0]
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.028     3.223 r  vga_inst/pixel_data[7]_i_1/O
                         net (fo=1, routed)           0.000     3.223    page_debug_inst1/D[3]
    SLICE_X1Y69          FDCE                                         r  page_debug_inst1/pixel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.315ns  (logic 0.286ns (21.753%)  route 1.029ns (78.247%))
  Logic Levels:           6  (LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.663     1.909    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  PS2_inst/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.118     2.027 r  PS2_inst/up_reg/Q
                         net (fo=2, routed)           0.322     2.349    page_debug_inst1/keys[0]
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.028     2.377 r  page_debug_inst1/pixel_data[11]_i_49/O
                         net (fo=1, routed)           0.082     2.459    page_debug_inst1/pixel_data[11]_i_49_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.028     2.487 r  page_debug_inst1/pixel_data[11]_i_35/O
                         net (fo=8, routed)           0.150     2.637    page_debug_inst1/pixel_data[11]_i_35_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I3_O)        0.028     2.665 f  page_debug_inst1/pixel_data[11]_i_29/O
                         net (fo=1, routed)           0.116     2.781    page_debug_inst1/pixel_data[11]_i_29_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I2_O)        0.028     2.809 r  page_debug_inst1/pixel_data[11]_i_10/O
                         net (fo=1, routed)           0.076     2.885    page_debug_inst1/pixel_data[11]_i_10_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I4_O)        0.028     2.913 r  page_debug_inst1/pixel_data[11]_i_3/O
                         net (fo=4, routed)           0.283     3.196    vga_inst/data0__1[0]
    SLICE_X1Y69          LUT6 (Prop_lut6_I4_O)        0.028     3.224 r  vga_inst/pixel_data[10]_i_1/O
                         net (fo=1, routed)           0.000     3.224    page_debug_inst1/D[4]
    SLICE_X1Y69          FDCE                                         r  page_debug_inst1/pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.813ns  (logic 0.288ns (15.890%)  route 1.525ns (84.110%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.663     1.909    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X2Y61          FDRE                                         r  PS2_inst/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.118     2.027 r  PS2_inst/up_reg/Q
                         net (fo=2, routed)           0.322     2.349    page_debug_inst1/keys[0]
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.028     2.377 r  page_debug_inst1/pixel_data[11]_i_49/O
                         net (fo=1, routed)           0.082     2.459    page_debug_inst1/pixel_data[11]_i_49_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.028     2.487 r  page_debug_inst1/pixel_data[11]_i_35/O
                         net (fo=8, routed)           0.150     2.637    page_debug_inst1/pixel_data[11]_i_35_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I3_O)        0.028     2.665 f  page_debug_inst1/pixel_data[11]_i_29/O
                         net (fo=1, routed)           0.116     2.781    page_debug_inst1/pixel_data[11]_i_29_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I2_O)        0.028     2.809 r  page_debug_inst1/pixel_data[11]_i_10/O
                         net (fo=1, routed)           0.076     2.885    page_debug_inst1/pixel_data[11]_i_10_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I4_O)        0.028     2.913 r  page_debug_inst1/pixel_data[11]_i_3/O
                         net (fo=4, routed)           0.521     3.433    vga_inst/data0__1[0]
    SLICE_X1Y68          LUT5 (Prop_lut5_I2_O)        0.030     3.463 r  vga_inst/pixel_data[6]_i_1/O
                         net (fo=1, routed)           0.258     3.721    page_debug_inst1/D[2]
    SLICE_X1Y68          FDCE                                         r  page_debug_inst1/pixel_data_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.960ns  (logic 0.770ns (26.013%)  route 2.190ns (73.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=28, routed)          2.190     2.960    clkdiv_inst/AR[0]
    SLICE_X56Y78         FDCE                                         f  clkdiv_inst/div_res_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.249     4.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[4]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.960ns  (logic 0.770ns (26.013%)  route 2.190ns (73.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=28, routed)          2.190     2.960    clkdiv_inst/AR[0]
    SLICE_X56Y78         FDCE                                         f  clkdiv_inst/div_res_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.249     4.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[5]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.960ns  (logic 0.770ns (26.013%)  route 2.190ns (73.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=28, routed)          2.190     2.960    clkdiv_inst/AR[0]
    SLICE_X56Y78         FDCE                                         f  clkdiv_inst/div_res_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.249     4.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[6]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.960ns  (logic 0.770ns (26.013%)  route 2.190ns (73.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=28, routed)          2.190     2.960    clkdiv_inst/AR[0]
    SLICE_X56Y78         FDCE                                         f  clkdiv_inst/div_res_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.249     4.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[7]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.874ns  (logic 0.770ns (26.794%)  route 2.104ns (73.206%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=28, routed)          2.104     2.874    clkdiv_inst/AR[0]
    SLICE_X56Y79         FDCE                                         f  clkdiv_inst/div_res_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.251     4.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[10]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.874ns  (logic 0.770ns (26.794%)  route 2.104ns (73.206%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=28, routed)          2.104     2.874    clkdiv_inst/AR[0]
    SLICE_X56Y79         FDCE                                         f  clkdiv_inst/div_res_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.251     4.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[8]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.874ns  (logic 0.770ns (26.794%)  route 2.104ns (73.206%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=28, routed)          2.104     2.874    clkdiv_inst/AR[0]
    SLICE_X56Y79         FDCE                                         f  clkdiv_inst/div_res_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.251     4.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[9]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.782ns  (logic 0.770ns (27.681%)  route 2.012ns (72.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=28, routed)          2.012     2.782    clkdiv_inst/AR[0]
    SLICE_X56Y77         FDCE                                         f  clkdiv_inst/div_res_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.248     4.023    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[0]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.782ns  (logic 0.770ns (27.681%)  route 2.012ns (72.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=28, routed)          2.012     2.782    clkdiv_inst/AR[0]
    SLICE_X56Y77         FDCE                                         f  clkdiv_inst/div_res_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.248     4.023    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.782ns  (logic 0.770ns (27.681%)  route 2.012ns (72.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=28, routed)          2.012     2.782    clkdiv_inst/AR[0]
    SLICE_X56Y77         FDCE                                         f  clkdiv_inst/div_res_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.248     4.023    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_clk
                            (input port)
  Destination:            PS2_inst/ps2_clk_falg0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.413ns (51.944%)  route 0.382ns (48.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  PS2_clk (IN)
                         net (fo=0)                   0.000     0.000    PS2_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PS2_clk_IBUF_inst/O
                         net (fo=1, routed)           0.382     0.794    PS2_inst/PS2_clk_IBUF
    SLICE_X7Y58          FDRE                                         r  PS2_inst/ps2_clk_falg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.883     2.368    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X7Y58          FDRE                                         r  PS2_inst/ps2_clk_falg0_reg/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.426ns (52.192%)  route 0.390ns (47.808%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           0.390     0.816    PS2_inst/PS2_data_IBUF
    SLICE_X4Y59          FDRE                                         r  PS2_inst/temp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.883     2.368    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  PS2_inst/temp_data_reg[7]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.426ns (50.104%)  route 0.424ns (49.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           0.424     0.850    PS2_inst/PS2_data_IBUF
    SLICE_X4Y60          FDRE                                         r  PS2_inst/temp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.882     2.367    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  PS2_inst/temp_data_reg[2]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.426ns (49.495%)  route 0.435ns (50.505%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           0.435     0.861    PS2_inst/PS2_data_IBUF
    SLICE_X5Y58          FDRE                                         r  PS2_inst/temp_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.883     2.368    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  PS2_inst/temp_data_reg[3]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.426ns (49.320%)  route 0.438ns (50.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           0.438     0.864    PS2_inst/PS2_data_IBUF
    SLICE_X4Y58          FDRE                                         r  PS2_inst/temp_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.883     2.368    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  PS2_inst/temp_data_reg[1]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.426ns (49.302%)  route 0.438ns (50.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           0.438     0.864    PS2_inst/PS2_data_IBUF
    SLICE_X7Y60          FDRE                                         r  PS2_inst/temp_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.882     2.367    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X7Y60          FDRE                                         r  PS2_inst/temp_data_reg[6]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.426ns (47.003%)  route 0.480ns (52.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.907    PS2_inst/PS2_data_IBUF
    SLICE_X7Y59          FDRE                                         r  PS2_inst/temp_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.883     2.368    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X7Y59          FDRE                                         r  PS2_inst/temp_data_reg[4]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.426ns (46.951%)  route 0.481ns (53.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           0.481     0.908    PS2_inst/PS2_data_IBUF
    SLICE_X6Y61          FDRE                                         r  PS2_inst/temp_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.882     2.367    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  PS2_inst/temp_data_reg[5]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.426ns (46.486%)  route 0.491ns (53.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           0.491     0.917    PS2_inst/PS2_data_IBUF
    SLICE_X6Y60          FDRE                                         r  PS2_inst/temp_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.882     2.367    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X6Y60          FDRE                                         r  PS2_inst/temp_data_reg[0]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.152ns (11.530%)  route 1.163ns (88.469%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=28, routed)          1.163     1.315    clkdiv_inst/AR[0]
    SLICE_X56Y77         FDCE                                         f  clkdiv_inst/div_res_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.799     2.284    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[0]/C





