Source Block: hdl/library/common/up_gt.v@378:388@HdlStmAssign
    end
  end

  // up clock domain reset done

  assign rx_rst_done_up  = up_rx_rst_done_s;
  assign tx_rst_done_up  = up_tx_rst_done_s;

  // processor write interface

  always @(negedge up_rstn or posedge up_clk) begin

Diff Content:
- 383   assign rx_rst_done_up  = up_rx_rst_done_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/up_gt.v@379:389
  end

  // up clock domain reset done

  assign rx_rst_done_up  = up_rx_rst_done_s;
  assign tx_rst_done_up  = up_tx_rst_done_s;

  // processor write interface

  always @(negedge up_rstn or posedge up_clk) begin
    if (up_rstn == 0) begin

