# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../mcdecoder.srcs/sources_1/new/fifo.vhd" \
"../../../../mcdecoder.srcs/sources_1/new/mcdecoder.vhd" \
"../../../../mcdecoder.srcs/sources_1/new/uart.vhd" \
"../../../../mcdecoder.srcs/sim_1/imports/Downloads/tb_fifo.vhd" \

# Do not sort compile order
nosort
