// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_2_HH_
#define _dense_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_fadd_32ns_32ncud.h"
#include "cnn_fmul_32ns_32ndEe.h"
#include "cnn_fcmp_32ns_32neOg.h"
#include "dense_2_dense_2_wibs.h"
#include "dense_2_dense_2_bjbC.h"

namespace ap_rtl {

struct dense_2 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<5> > dense_2_out_address0;
    sc_out< sc_logic > dense_2_out_ce0;
    sc_out< sc_logic > dense_2_out_we0;
    sc_out< sc_lv<32> > dense_2_out_d0;
    sc_out< sc_lv<6> > dense_1_out_address0;
    sc_out< sc_logic > dense_1_out_ce0;
    sc_in< sc_lv<32> > dense_1_out_q0;
    sc_out< sc_lv<6> > dense_1_out_address1;
    sc_out< sc_logic > dense_1_out_ce1;
    sc_in< sc_lv<32> > dense_1_out_q1;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    dense_2(sc_module_name name);
    SC_HAS_PROCESS(dense_2);

    ~dense_2();

    sc_trace_file* mVcdFile;

    dense_2_dense_2_wibs* dense_2_weights_U;
    dense_2_dense_2_bjbC* dense_2_bias_U;
    cnn_fadd_32ns_32ncud<1,4,32,32,32>* cnn_fadd_32ns_32ncud_U33;
    cnn_fmul_32ns_32ndEe<1,2,32,32,32>* cnn_fmul_32ns_32ndEe_U34;
    cnn_fcmp_32ns_32neOg<1,2,32,32,1>* cnn_fcmp_32ns_32neOg_U35;
    sc_signal< sc_lv<48> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<11> > dense_2_weights_address0;
    sc_signal< sc_logic > dense_2_weights_ce0;
    sc_signal< sc_lv<32> > dense_2_weights_q0;
    sc_signal< sc_lv<5> > dense_2_bias_address0;
    sc_signal< sc_logic > dense_2_bias_ce0;
    sc_signal< sc_lv<32> > dense_2_bias_q0;
    sc_signal< sc_lv<32> > sum_0_0_reg_295;
    sc_signal< sc_lv<6> > j_0_0_reg_307;
    sc_signal< sc_lv<32> > reg_337;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state44_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln13_reg_972;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state45_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state7_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state8_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state9_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state10_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state11_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_state12_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_state13_pp0_stage10_iter0;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< sc_lv<32> > reg_347;
    sc_signal< sc_lv<32> > grp_fu_325_p2;
    sc_signal< sc_lv<32> > reg_353;
    sc_signal< sc_lv<32> > reg_358;
    sc_signal< sc_lv<32> > reg_364;
    sc_signal< sc_lv<32> > grp_fu_319_p2;
    sc_signal< sc_lv<32> > reg_369;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage14;
    sc_signal< bool > ap_block_state17_pp0_stage14_iter0;
    sc_signal< bool > ap_block_pp0_stage14_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage18;
    sc_signal< bool > ap_block_state21_pp0_stage18_iter0;
    sc_signal< bool > ap_block_pp0_stage18_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage22;
    sc_signal< bool > ap_block_state25_pp0_stage22_iter0;
    sc_signal< bool > ap_block_pp0_stage22_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage26;
    sc_signal< bool > ap_block_state29_pp0_stage26_iter0;
    sc_signal< bool > ap_block_pp0_stage26_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage30;
    sc_signal< bool > ap_block_state33_pp0_stage30_iter0;
    sc_signal< bool > ap_block_pp0_stage30_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage34;
    sc_signal< bool > ap_block_state37_pp0_stage34_iter0;
    sc_signal< bool > ap_block_pp0_stage34_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage38;
    sc_signal< bool > ap_block_state41_pp0_stage38_iter0;
    sc_signal< bool > ap_block_pp0_stage38_11001;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_lv<1> > icmp_ln9_fu_375_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<5> > i_fu_381_p2;
    sc_signal< sc_lv<5> > i_reg_947;
    sc_signal< sc_lv<64> > zext_ln14_fu_387_p1;
    sc_signal< sc_lv<64> > zext_ln14_reg_952;
    sc_signal< sc_lv<12> > zext_ln13_fu_391_p1;
    sc_signal< sc_lv<12> > zext_ln13_reg_958;
    sc_signal< sc_lv<1> > icmp_ln13_fu_395_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state43_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln13_reg_972_pp0_iter1_reg;
    sc_signal< sc_lv<6> > or_ln13_fu_446_p2;
    sc_signal< sc_lv<6> > or_ln13_reg_986;
    sc_signal< sc_lv<6> > add_ln13_fu_495_p2;
    sc_signal< sc_lv<6> > add_ln13_reg_1002;
    sc_signal< sc_lv<6> > add_ln13_1_fu_506_p2;
    sc_signal< sc_lv<6> > add_ln13_1_reg_1013;
    sc_signal< sc_lv<6> > add_ln13_2_fu_555_p2;
    sc_signal< sc_lv<6> > add_ln13_2_reg_1029;
    sc_signal< sc_lv<6> > add_ln13_3_fu_566_p2;
    sc_signal< sc_lv<6> > add_ln13_3_reg_1040;
    sc_signal< sc_lv<32> > dense_1_out_load_5_reg_1056;
    sc_signal< sc_lv<6> > add_ln13_4_fu_615_p2;
    sc_signal< sc_lv<6> > add_ln13_4_reg_1061;
    sc_signal< sc_lv<6> > add_ln13_5_fu_626_p2;
    sc_signal< sc_lv<6> > add_ln13_5_reg_1072;
    sc_signal< sc_lv<32> > tmp_7_2_reg_1083;
    sc_signal< sc_lv<32> > dense_1_out_load_7_reg_1093;
    sc_signal< sc_lv<6> > add_ln13_6_fu_675_p2;
    sc_signal< sc_lv<6> > add_ln13_6_reg_1098;
    sc_signal< sc_lv<6> > add_ln13_7_fu_686_p2;
    sc_signal< sc_lv<6> > add_ln13_7_reg_1109;
    sc_signal< sc_lv<32> > tmp_7_3_reg_1120;
    sc_signal< sc_lv<32> > dense_1_out_load_9_reg_1130;
    sc_signal< sc_lv<32> > tmp_7_5_reg_1140;
    sc_signal< sc_lv<32> > tmp_7_6_reg_1150;
    sc_signal< sc_lv<12> > add_ln14_11_fu_877_p2;
    sc_signal< sc_lv<12> > add_ln14_11_reg_1160;
    sc_signal< sc_lv<32> > tmp_7_7_reg_1165;
    sc_signal< sc_lv<32> > tmp_7_9_reg_1175;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_state14_pp0_stage11_iter0;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< sc_lv<6> > add_ln13_8_fu_886_p2;
    sc_signal< sc_lv<6> > add_ln13_8_reg_1180;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage39;
    sc_signal< bool > ap_block_state42_pp0_stage39_iter0;
    sc_signal< bool > ap_block_pp0_stage39_11001;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp0_stage39_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_lv<5> > i_0_reg_284;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_lv<32> > ap_phi_mux_sum_0_0_phi_fu_299_p4;
    sc_signal< sc_lv<6> > ap_phi_mux_j_0_0_phi_fu_311_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > sext_ln14_fu_441_p1;
    sc_signal< sc_lv<64> > zext_ln14_4_fu_401_p1;
    sc_signal< sc_lv<64> > zext_ln14_5_fu_452_p1;
    sc_signal< sc_lv<64> > sext_ln14_1_fu_490_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln14_6_fu_501_p1;
    sc_signal< sc_lv<64> > zext_ln14_7_fu_512_p1;
    sc_signal< sc_lv<64> > sext_ln14_2_fu_550_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln14_8_fu_561_p1;
    sc_signal< sc_lv<64> > zext_ln14_9_fu_572_p1;
    sc_signal< sc_lv<64> > sext_ln14_3_fu_610_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln14_10_fu_621_p1;
    sc_signal< sc_lv<64> > zext_ln14_11_fu_632_p1;
    sc_signal< sc_lv<64> > sext_ln14_4_fu_670_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln14_12_fu_681_p1;
    sc_signal< sc_lv<64> > zext_ln14_13_fu_692_p1;
    sc_signal< sc_lv<64> > sext_ln14_5_fu_730_p1;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<64> > sext_ln14_6_fu_768_p1;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_lv<64> > sext_ln14_7_fu_806_p1;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_lv<64> > sext_ln14_8_fu_844_p1;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< sc_lv<64> > sext_ln14_9_fu_882_p1;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< sc_lv<32> > grp_fu_319_p0;
    sc_signal< sc_lv<32> > grp_fu_319_p1;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage15;
    sc_signal< bool > ap_block_pp0_stage15;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage19;
    sc_signal< bool > ap_block_pp0_stage19;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage23;
    sc_signal< bool > ap_block_pp0_stage23;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage27;
    sc_signal< bool > ap_block_pp0_stage27;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage31;
    sc_signal< bool > ap_block_pp0_stage31;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage35;
    sc_signal< bool > ap_block_pp0_stage35;
    sc_signal< bool > ap_block_pp0_stage39;
    sc_signal< sc_lv<32> > grp_fu_325_p0;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< sc_lv<11> > tmp_4_fu_406_p3;
    sc_signal< sc_lv<7> > tmp_5_fu_418_p3;
    sc_signal< sc_lv<12> > zext_ln14_14_fu_414_p1;
    sc_signal< sc_lv<12> > zext_ln14_15_fu_426_p1;
    sc_signal< sc_lv<12> > sub_ln14_fu_430_p2;
    sc_signal< sc_lv<12> > add_ln14_fu_436_p2;
    sc_signal< sc_lv<11> > tmp_6_fu_457_p3;
    sc_signal< sc_lv<7> > tmp_8_fu_468_p3;
    sc_signal< sc_lv<12> > zext_ln14_16_fu_464_p1;
    sc_signal< sc_lv<12> > zext_ln14_17_fu_475_p1;
    sc_signal< sc_lv<12> > sub_ln14_1_fu_479_p2;
    sc_signal< sc_lv<12> > add_ln14_3_fu_485_p2;
    sc_signal< sc_lv<11> > tmp_9_fu_517_p3;
    sc_signal< sc_lv<7> > tmp_10_fu_528_p3;
    sc_signal< sc_lv<12> > zext_ln14_18_fu_524_p1;
    sc_signal< sc_lv<12> > zext_ln14_19_fu_535_p1;
    sc_signal< sc_lv<12> > sub_ln14_2_fu_539_p2;
    sc_signal< sc_lv<12> > add_ln14_4_fu_545_p2;
    sc_signal< sc_lv<11> > tmp_11_fu_577_p3;
    sc_signal< sc_lv<7> > tmp_12_fu_588_p3;
    sc_signal< sc_lv<12> > zext_ln14_20_fu_584_p1;
    sc_signal< sc_lv<12> > zext_ln14_21_fu_595_p1;
    sc_signal< sc_lv<12> > sub_ln14_3_fu_599_p2;
    sc_signal< sc_lv<12> > add_ln14_5_fu_605_p2;
    sc_signal< sc_lv<11> > tmp_13_fu_637_p3;
    sc_signal< sc_lv<7> > tmp_14_fu_648_p3;
    sc_signal< sc_lv<12> > zext_ln14_22_fu_644_p1;
    sc_signal< sc_lv<12> > zext_ln14_23_fu_655_p1;
    sc_signal< sc_lv<12> > sub_ln14_4_fu_659_p2;
    sc_signal< sc_lv<12> > add_ln14_6_fu_665_p2;
    sc_signal< sc_lv<11> > tmp_15_fu_697_p3;
    sc_signal< sc_lv<7> > tmp_16_fu_708_p3;
    sc_signal< sc_lv<12> > zext_ln14_24_fu_704_p1;
    sc_signal< sc_lv<12> > zext_ln14_25_fu_715_p1;
    sc_signal< sc_lv<12> > sub_ln14_5_fu_719_p2;
    sc_signal< sc_lv<12> > add_ln14_7_fu_725_p2;
    sc_signal< sc_lv<11> > tmp_17_fu_735_p3;
    sc_signal< sc_lv<7> > tmp_18_fu_746_p3;
    sc_signal< sc_lv<12> > zext_ln14_26_fu_742_p1;
    sc_signal< sc_lv<12> > zext_ln14_27_fu_753_p1;
    sc_signal< sc_lv<12> > sub_ln14_6_fu_757_p2;
    sc_signal< sc_lv<12> > add_ln14_8_fu_763_p2;
    sc_signal< sc_lv<11> > tmp_19_fu_773_p3;
    sc_signal< sc_lv<7> > tmp_20_fu_784_p3;
    sc_signal< sc_lv<12> > zext_ln14_28_fu_780_p1;
    sc_signal< sc_lv<12> > zext_ln14_29_fu_791_p1;
    sc_signal< sc_lv<12> > sub_ln14_7_fu_795_p2;
    sc_signal< sc_lv<12> > add_ln14_9_fu_801_p2;
    sc_signal< sc_lv<11> > tmp_21_fu_811_p3;
    sc_signal< sc_lv<7> > tmp_22_fu_822_p3;
    sc_signal< sc_lv<12> > zext_ln14_30_fu_818_p1;
    sc_signal< sc_lv<12> > zext_ln14_31_fu_829_p1;
    sc_signal< sc_lv<12> > sub_ln14_8_fu_833_p2;
    sc_signal< sc_lv<12> > add_ln14_10_fu_839_p2;
    sc_signal< sc_lv<11> > tmp_23_fu_849_p3;
    sc_signal< sc_lv<7> > tmp_24_fu_860_p3;
    sc_signal< sc_lv<12> > zext_ln14_32_fu_856_p1;
    sc_signal< sc_lv<12> > zext_ln14_33_fu_867_p1;
    sc_signal< sc_lv<12> > sub_ln14_9_fu_871_p2;
    sc_signal< sc_lv<32> > bitcast_ln19_fu_892_p1;
    sc_signal< sc_lv<8> > tmp_2_fu_896_p4;
    sc_signal< sc_lv<23> > trunc_ln19_fu_906_p1;
    sc_signal< sc_lv<1> > icmp_ln19_1_fu_916_p2;
    sc_signal< sc_lv<1> > icmp_ln19_fu_910_p2;
    sc_signal< sc_lv<1> > or_ln19_fu_922_p2;
    sc_signal< sc_lv<1> > grp_fu_331_p2;
    sc_signal< sc_lv<1> > and_ln19_fu_928_p2;
    sc_signal< sc_lv<48> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_state15_pp0_stage12_iter0;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< bool > ap_block_state16_pp0_stage13_iter0;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< bool > ap_block_pp0_stage14_subdone;
    sc_signal< bool > ap_block_state18_pp0_stage15_iter0;
    sc_signal< bool > ap_block_pp0_stage15_subdone;
    sc_signal< bool > ap_block_state19_pp0_stage16_iter0;
    sc_signal< bool > ap_block_pp0_stage16_subdone;
    sc_signal< bool > ap_block_state20_pp0_stage17_iter0;
    sc_signal< bool > ap_block_pp0_stage17_subdone;
    sc_signal< bool > ap_block_pp0_stage18_subdone;
    sc_signal< bool > ap_block_state22_pp0_stage19_iter0;
    sc_signal< bool > ap_block_pp0_stage19_subdone;
    sc_signal< bool > ap_block_state23_pp0_stage20_iter0;
    sc_signal< bool > ap_block_pp0_stage20_subdone;
    sc_signal< bool > ap_block_state24_pp0_stage21_iter0;
    sc_signal< bool > ap_block_pp0_stage21_subdone;
    sc_signal< bool > ap_block_pp0_stage22_subdone;
    sc_signal< bool > ap_block_state26_pp0_stage23_iter0;
    sc_signal< bool > ap_block_pp0_stage23_subdone;
    sc_signal< bool > ap_block_state27_pp0_stage24_iter0;
    sc_signal< bool > ap_block_pp0_stage24_subdone;
    sc_signal< bool > ap_block_state28_pp0_stage25_iter0;
    sc_signal< bool > ap_block_pp0_stage25_subdone;
    sc_signal< bool > ap_block_pp0_stage26_subdone;
    sc_signal< bool > ap_block_state30_pp0_stage27_iter0;
    sc_signal< bool > ap_block_pp0_stage27_subdone;
    sc_signal< bool > ap_block_state31_pp0_stage28_iter0;
    sc_signal< bool > ap_block_pp0_stage28_subdone;
    sc_signal< bool > ap_block_state32_pp0_stage29_iter0;
    sc_signal< bool > ap_block_pp0_stage29_subdone;
    sc_signal< bool > ap_block_pp0_stage30_subdone;
    sc_signal< bool > ap_block_state34_pp0_stage31_iter0;
    sc_signal< bool > ap_block_pp0_stage31_subdone;
    sc_signal< bool > ap_block_state35_pp0_stage32_iter0;
    sc_signal< bool > ap_block_pp0_stage32_subdone;
    sc_signal< bool > ap_block_state36_pp0_stage33_iter0;
    sc_signal< bool > ap_block_pp0_stage33_subdone;
    sc_signal< bool > ap_block_pp0_stage34_subdone;
    sc_signal< bool > ap_block_state38_pp0_stage35_iter0;
    sc_signal< bool > ap_block_pp0_stage35_subdone;
    sc_signal< bool > ap_block_state39_pp0_stage36_iter0;
    sc_signal< bool > ap_block_pp0_stage36_subdone;
    sc_signal< bool > ap_block_state40_pp0_stage37_iter0;
    sc_signal< bool > ap_block_pp0_stage37_subdone;
    sc_signal< bool > ap_block_pp0_stage38_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<48> ap_ST_fsm_state1;
    static const sc_lv<48> ap_ST_fsm_state2;
    static const sc_lv<48> ap_ST_fsm_pp0_stage0;
    static const sc_lv<48> ap_ST_fsm_pp0_stage1;
    static const sc_lv<48> ap_ST_fsm_pp0_stage2;
    static const sc_lv<48> ap_ST_fsm_pp0_stage3;
    static const sc_lv<48> ap_ST_fsm_pp0_stage4;
    static const sc_lv<48> ap_ST_fsm_pp0_stage5;
    static const sc_lv<48> ap_ST_fsm_pp0_stage6;
    static const sc_lv<48> ap_ST_fsm_pp0_stage7;
    static const sc_lv<48> ap_ST_fsm_pp0_stage8;
    static const sc_lv<48> ap_ST_fsm_pp0_stage9;
    static const sc_lv<48> ap_ST_fsm_pp0_stage10;
    static const sc_lv<48> ap_ST_fsm_pp0_stage11;
    static const sc_lv<48> ap_ST_fsm_pp0_stage12;
    static const sc_lv<48> ap_ST_fsm_pp0_stage13;
    static const sc_lv<48> ap_ST_fsm_pp0_stage14;
    static const sc_lv<48> ap_ST_fsm_pp0_stage15;
    static const sc_lv<48> ap_ST_fsm_pp0_stage16;
    static const sc_lv<48> ap_ST_fsm_pp0_stage17;
    static const sc_lv<48> ap_ST_fsm_pp0_stage18;
    static const sc_lv<48> ap_ST_fsm_pp0_stage19;
    static const sc_lv<48> ap_ST_fsm_pp0_stage20;
    static const sc_lv<48> ap_ST_fsm_pp0_stage21;
    static const sc_lv<48> ap_ST_fsm_pp0_stage22;
    static const sc_lv<48> ap_ST_fsm_pp0_stage23;
    static const sc_lv<48> ap_ST_fsm_pp0_stage24;
    static const sc_lv<48> ap_ST_fsm_pp0_stage25;
    static const sc_lv<48> ap_ST_fsm_pp0_stage26;
    static const sc_lv<48> ap_ST_fsm_pp0_stage27;
    static const sc_lv<48> ap_ST_fsm_pp0_stage28;
    static const sc_lv<48> ap_ST_fsm_pp0_stage29;
    static const sc_lv<48> ap_ST_fsm_pp0_stage30;
    static const sc_lv<48> ap_ST_fsm_pp0_stage31;
    static const sc_lv<48> ap_ST_fsm_pp0_stage32;
    static const sc_lv<48> ap_ST_fsm_pp0_stage33;
    static const sc_lv<48> ap_ST_fsm_pp0_stage34;
    static const sc_lv<48> ap_ST_fsm_pp0_stage35;
    static const sc_lv<48> ap_ST_fsm_pp0_stage36;
    static const sc_lv<48> ap_ST_fsm_pp0_stage37;
    static const sc_lv<48> ap_ST_fsm_pp0_stage38;
    static const sc_lv<48> ap_ST_fsm_pp0_stage39;
    static const sc_lv<48> ap_ST_fsm_state46;
    static const sc_lv<48> ap_ST_fsm_state47;
    static const sc_lv<48> ap_ST_fsm_state48;
    static const sc_lv<48> ap_ST_fsm_state49;
    static const sc_lv<48> ap_ST_fsm_state50;
    static const sc_lv<48> ap_ST_fsm_state51;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<6> ap_const_lv6_3;
    static const sc_lv<6> ap_const_lv6_4;
    static const sc_lv<6> ap_const_lv6_5;
    static const sc_lv<6> ap_const_lv6_6;
    static const sc_lv<6> ap_const_lv6_7;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<6> ap_const_lv6_9;
    static const sc_lv<6> ap_const_lv6_A;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_4;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln13_1_fu_506_p2();
    void thread_add_ln13_2_fu_555_p2();
    void thread_add_ln13_3_fu_566_p2();
    void thread_add_ln13_4_fu_615_p2();
    void thread_add_ln13_5_fu_626_p2();
    void thread_add_ln13_6_fu_675_p2();
    void thread_add_ln13_7_fu_686_p2();
    void thread_add_ln13_8_fu_886_p2();
    void thread_add_ln13_fu_495_p2();
    void thread_add_ln14_10_fu_839_p2();
    void thread_add_ln14_11_fu_877_p2();
    void thread_add_ln14_3_fu_485_p2();
    void thread_add_ln14_4_fu_545_p2();
    void thread_add_ln14_5_fu_605_p2();
    void thread_add_ln14_6_fu_665_p2();
    void thread_add_ln14_7_fu_725_p2();
    void thread_add_ln14_8_fu_763_p2();
    void thread_add_ln14_9_fu_801_p2();
    void thread_add_ln14_fu_436_p2();
    void thread_and_ln19_fu_928_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage18();
    void thread_ap_CS_fsm_pp0_stage19();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage22();
    void thread_ap_CS_fsm_pp0_stage23();
    void thread_ap_CS_fsm_pp0_stage26();
    void thread_ap_CS_fsm_pp0_stage27();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage30();
    void thread_ap_CS_fsm_pp0_stage31();
    void thread_ap_CS_fsm_pp0_stage34();
    void thread_ap_CS_fsm_pp0_stage35();
    void thread_ap_CS_fsm_pp0_stage38();
    void thread_ap_CS_fsm_pp0_stage39();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage14_11001();
    void thread_ap_block_pp0_stage14_subdone();
    void thread_ap_block_pp0_stage15();
    void thread_ap_block_pp0_stage15_subdone();
    void thread_ap_block_pp0_stage16_subdone();
    void thread_ap_block_pp0_stage17_subdone();
    void thread_ap_block_pp0_stage18_11001();
    void thread_ap_block_pp0_stage18_subdone();
    void thread_ap_block_pp0_stage19();
    void thread_ap_block_pp0_stage19_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage20_subdone();
    void thread_ap_block_pp0_stage21_subdone();
    void thread_ap_block_pp0_stage22_11001();
    void thread_ap_block_pp0_stage22_subdone();
    void thread_ap_block_pp0_stage23();
    void thread_ap_block_pp0_stage23_subdone();
    void thread_ap_block_pp0_stage24_subdone();
    void thread_ap_block_pp0_stage25_subdone();
    void thread_ap_block_pp0_stage26_11001();
    void thread_ap_block_pp0_stage26_subdone();
    void thread_ap_block_pp0_stage27();
    void thread_ap_block_pp0_stage27_subdone();
    void thread_ap_block_pp0_stage28_subdone();
    void thread_ap_block_pp0_stage29_subdone();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage30_11001();
    void thread_ap_block_pp0_stage30_subdone();
    void thread_ap_block_pp0_stage31();
    void thread_ap_block_pp0_stage31_subdone();
    void thread_ap_block_pp0_stage32_subdone();
    void thread_ap_block_pp0_stage33_subdone();
    void thread_ap_block_pp0_stage34_11001();
    void thread_ap_block_pp0_stage34_subdone();
    void thread_ap_block_pp0_stage35();
    void thread_ap_block_pp0_stage35_subdone();
    void thread_ap_block_pp0_stage36_subdone();
    void thread_ap_block_pp0_stage37_subdone();
    void thread_ap_block_pp0_stage38_11001();
    void thread_ap_block_pp0_stage38_subdone();
    void thread_ap_block_pp0_stage39();
    void thread_ap_block_pp0_stage39_11001();
    void thread_ap_block_pp0_stage39_subdone();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage7_iter0();
    void thread_ap_block_state11_pp0_stage8_iter0();
    void thread_ap_block_state12_pp0_stage9_iter0();
    void thread_ap_block_state13_pp0_stage10_iter0();
    void thread_ap_block_state14_pp0_stage11_iter0();
    void thread_ap_block_state15_pp0_stage12_iter0();
    void thread_ap_block_state16_pp0_stage13_iter0();
    void thread_ap_block_state17_pp0_stage14_iter0();
    void thread_ap_block_state18_pp0_stage15_iter0();
    void thread_ap_block_state19_pp0_stage16_iter0();
    void thread_ap_block_state20_pp0_stage17_iter0();
    void thread_ap_block_state21_pp0_stage18_iter0();
    void thread_ap_block_state22_pp0_stage19_iter0();
    void thread_ap_block_state23_pp0_stage20_iter0();
    void thread_ap_block_state24_pp0_stage21_iter0();
    void thread_ap_block_state25_pp0_stage22_iter0();
    void thread_ap_block_state26_pp0_stage23_iter0();
    void thread_ap_block_state27_pp0_stage24_iter0();
    void thread_ap_block_state28_pp0_stage25_iter0();
    void thread_ap_block_state29_pp0_stage26_iter0();
    void thread_ap_block_state30_pp0_stage27_iter0();
    void thread_ap_block_state31_pp0_stage28_iter0();
    void thread_ap_block_state32_pp0_stage29_iter0();
    void thread_ap_block_state33_pp0_stage30_iter0();
    void thread_ap_block_state34_pp0_stage31_iter0();
    void thread_ap_block_state35_pp0_stage32_iter0();
    void thread_ap_block_state36_pp0_stage33_iter0();
    void thread_ap_block_state37_pp0_stage34_iter0();
    void thread_ap_block_state38_pp0_stage35_iter0();
    void thread_ap_block_state39_pp0_stage36_iter0();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state40_pp0_stage37_iter0();
    void thread_ap_block_state41_pp0_stage38_iter0();
    void thread_ap_block_state42_pp0_stage39_iter0();
    void thread_ap_block_state43_pp0_stage0_iter1();
    void thread_ap_block_state44_pp0_stage1_iter1();
    void thread_ap_block_state45_pp0_stage2_iter1();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage2_iter0();
    void thread_ap_block_state6_pp0_stage3_iter0();
    void thread_ap_block_state7_pp0_stage4_iter0();
    void thread_ap_block_state8_pp0_stage5_iter0();
    void thread_ap_block_state9_pp0_stage6_iter0();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_j_0_0_phi_fu_311_p4();
    void thread_ap_phi_mux_sum_0_0_phi_fu_299_p4();
    void thread_ap_ready();
    void thread_bitcast_ln19_fu_892_p1();
    void thread_dense_1_out_address0();
    void thread_dense_1_out_address1();
    void thread_dense_1_out_ce0();
    void thread_dense_1_out_ce1();
    void thread_dense_2_bias_address0();
    void thread_dense_2_bias_ce0();
    void thread_dense_2_out_address0();
    void thread_dense_2_out_ce0();
    void thread_dense_2_out_d0();
    void thread_dense_2_out_we0();
    void thread_dense_2_weights_address0();
    void thread_dense_2_weights_ce0();
    void thread_grp_fu_319_p0();
    void thread_grp_fu_319_p1();
    void thread_grp_fu_325_p0();
    void thread_i_fu_381_p2();
    void thread_icmp_ln13_fu_395_p2();
    void thread_icmp_ln19_1_fu_916_p2();
    void thread_icmp_ln19_fu_910_p2();
    void thread_icmp_ln9_fu_375_p2();
    void thread_or_ln13_fu_446_p2();
    void thread_or_ln19_fu_922_p2();
    void thread_sext_ln14_1_fu_490_p1();
    void thread_sext_ln14_2_fu_550_p1();
    void thread_sext_ln14_3_fu_610_p1();
    void thread_sext_ln14_4_fu_670_p1();
    void thread_sext_ln14_5_fu_730_p1();
    void thread_sext_ln14_6_fu_768_p1();
    void thread_sext_ln14_7_fu_806_p1();
    void thread_sext_ln14_8_fu_844_p1();
    void thread_sext_ln14_9_fu_882_p1();
    void thread_sext_ln14_fu_441_p1();
    void thread_sub_ln14_1_fu_479_p2();
    void thread_sub_ln14_2_fu_539_p2();
    void thread_sub_ln14_3_fu_599_p2();
    void thread_sub_ln14_4_fu_659_p2();
    void thread_sub_ln14_5_fu_719_p2();
    void thread_sub_ln14_6_fu_757_p2();
    void thread_sub_ln14_7_fu_795_p2();
    void thread_sub_ln14_8_fu_833_p2();
    void thread_sub_ln14_9_fu_871_p2();
    void thread_sub_ln14_fu_430_p2();
    void thread_tmp_10_fu_528_p3();
    void thread_tmp_11_fu_577_p3();
    void thread_tmp_12_fu_588_p3();
    void thread_tmp_13_fu_637_p3();
    void thread_tmp_14_fu_648_p3();
    void thread_tmp_15_fu_697_p3();
    void thread_tmp_16_fu_708_p3();
    void thread_tmp_17_fu_735_p3();
    void thread_tmp_18_fu_746_p3();
    void thread_tmp_19_fu_773_p3();
    void thread_tmp_20_fu_784_p3();
    void thread_tmp_21_fu_811_p3();
    void thread_tmp_22_fu_822_p3();
    void thread_tmp_23_fu_849_p3();
    void thread_tmp_24_fu_860_p3();
    void thread_tmp_2_fu_896_p4();
    void thread_tmp_4_fu_406_p3();
    void thread_tmp_5_fu_418_p3();
    void thread_tmp_6_fu_457_p3();
    void thread_tmp_8_fu_468_p3();
    void thread_tmp_9_fu_517_p3();
    void thread_trunc_ln19_fu_906_p1();
    void thread_zext_ln13_fu_391_p1();
    void thread_zext_ln14_10_fu_621_p1();
    void thread_zext_ln14_11_fu_632_p1();
    void thread_zext_ln14_12_fu_681_p1();
    void thread_zext_ln14_13_fu_692_p1();
    void thread_zext_ln14_14_fu_414_p1();
    void thread_zext_ln14_15_fu_426_p1();
    void thread_zext_ln14_16_fu_464_p1();
    void thread_zext_ln14_17_fu_475_p1();
    void thread_zext_ln14_18_fu_524_p1();
    void thread_zext_ln14_19_fu_535_p1();
    void thread_zext_ln14_20_fu_584_p1();
    void thread_zext_ln14_21_fu_595_p1();
    void thread_zext_ln14_22_fu_644_p1();
    void thread_zext_ln14_23_fu_655_p1();
    void thread_zext_ln14_24_fu_704_p1();
    void thread_zext_ln14_25_fu_715_p1();
    void thread_zext_ln14_26_fu_742_p1();
    void thread_zext_ln14_27_fu_753_p1();
    void thread_zext_ln14_28_fu_780_p1();
    void thread_zext_ln14_29_fu_791_p1();
    void thread_zext_ln14_30_fu_818_p1();
    void thread_zext_ln14_31_fu_829_p1();
    void thread_zext_ln14_32_fu_856_p1();
    void thread_zext_ln14_33_fu_867_p1();
    void thread_zext_ln14_4_fu_401_p1();
    void thread_zext_ln14_5_fu_452_p1();
    void thread_zext_ln14_6_fu_501_p1();
    void thread_zext_ln14_7_fu_512_p1();
    void thread_zext_ln14_8_fu_561_p1();
    void thread_zext_ln14_9_fu_572_p1();
    void thread_zext_ln14_fu_387_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
