Analysis & Synthesis report for Basic_Organ_Solution
Thu Jan 10 16:24:16 2019
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Jan 10 16:24:16 2019          ;
; Quartus II 64-Bit Version   ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name               ; Basic_Organ_Solution                       ;
; Top-level Entity Name       ; Basic_Organ_Solution                       ;
; Family                      ; Cyclone V                                  ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                  ;
; Total registers             ; N/A until Partition Merge                  ;
; Total pins                  ; N/A until Partition Merge                  ;
; Total virtual pins          ; N/A until Partition Merge                  ;
; Total block memory bits     ; N/A until Partition Merge                  ;
; Total PLLs                  ; N/A until Partition Merge                  ;
; Total DLLs                  ; N/A until Partition Merge                  ;
+-----------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+---------------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                          ; Setting              ; Default Value        ;
+---------------------------------------------------------------------------------+----------------------+----------------------+
; Device                                                                          ; 5CSEMA5F31C6         ;                      ;
; Top-level entity name                                                           ; Basic_Organ_Solution ; Basic_Organ_Solution ;
; Family name                                                                     ; Cyclone V            ; Cyclone IV GX        ;
; Create Debugging Nodes for IP Cores                                             ; On                   ; Off                  ;
; Preserve fewer node names                                                       ; Off                  ; On                   ;
; Verilog Show LMF Mapping Messages                                               ; On                   ;                      ;
; Verilog Version                                                                 ; SystemVerilog_2005   ; Verilog_2001         ;
; State Machine Processing                                                        ; User-Encoded         ; Auto                 ;
; Extract Verilog State Machines                                                  ; Off                  ; On                   ;
; Iteration limit for non-constant Verilog loops                                  ; 5000                 ; 250                  ;
; Power-Up Don't Care                                                             ; Off                  ; On                   ;
; Auto ROM Replacement                                                            ; Off                  ; On                   ;
; Auto RAM Replacement                                                            ; Off                  ; On                   ;
; Auto Clock Enable Replacement                                                   ; Off                  ; On                   ;
; Synchronization Register Chain Length                                           ; 2                    ; 3                    ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 1000                 ; 100                  ;
; SDC constraint protection                                                       ; On                   ; Off                  ;
; Use smart compilation                                                           ; Off                  ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                   ; On                   ;
; Enable compact report table                                                     ; Off                  ; Off                  ;
; Restructure Multiplexers                                                        ; Auto                 ; Auto                 ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                  ; Off                  ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                  ; Off                  ;
; VHDL Version                                                                    ; VHDL_1993            ; VHDL_1993            ;
; Safe State Machine                                                              ; Off                  ; Off                  ;
; Extract VHDL State Machines                                                     ; On                   ; On                   ;
; Ignore Verilog initial constructs                                               ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                      ; 5000                 ; 5000                 ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                                       ; On                   ; On                   ;
; Parallel Synthesis                                                              ; On                   ; On                   ;
; DSP Block Balancing                                                             ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                              ; On                   ; On                   ;
; Remove Redundant Logic Cells                                                    ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                      ; On                   ; On                   ;
; Ignore CARRY Buffers                                                            ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                          ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                           ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                            ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                             ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                  ; Off                  ;
; Optimization Technique                                                          ; Balanced             ; Balanced             ;
; Carry Chain Length                                                              ; 70                   ; 70                   ;
; Auto Carry Chains                                                               ; On                   ; On                   ;
; Auto Open-Drain Pins                                                            ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                  ; Off                  ;
; Auto DSP Block Replacement                                                      ; On                   ; On                   ;
; Auto Shift Register Replacement                                                 ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                 ; Auto                 ;
; Strict RAM Replacement                                                          ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                               ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                           ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                              ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                              ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                                   ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                             ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                               ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                         ; On                   ; On                   ;
; Report Parameter Settings                                                       ; On                   ; On                   ;
; Report Source Assignments                                                       ; On                   ; On                   ;
; Report Connectivity Checks                                                      ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                  ; Off                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                               ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                                 ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                 ; 5000                 ;
; Clock MUX Protection                                                            ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                     ; Off                  ; Off                  ;
; Block Design Naming                                                             ; Auto                 ; Auto                 ;
; Synthesis Effort                                                                ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                                              ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                     ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                          ; On                   ; On                   ;
; Synthesis Seed                                                                  ; 1                    ; 1                    ;
; Automatic Parallel Synthesis                                                    ; On                   ; On                   ;
; Partial Reconfiguration Bitstream ID                                            ; Off                  ; Off                  ;
+---------------------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Thu Jan 10 16:23:51 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Warning (10238): Verilog Module Declaration warning at Basic_Organ_Solution.sv(40): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "Basic_Organ_Solution"
Info (12021): Found 1 design units, including 1 entities, in source file basic_organ_solution.sv
    Info (12023): Found entity 1: Basic_Organ_Solution
Info (12021): Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.qxp
    Info (12023): Found entity 1: SevenSegmentDisplayDecoder
Info (12021): Found 1 design units, including 1 entities, in source file speed_reg_control.qxp
    Info (12023): Found entity 1: speed_reg_control
Info (12021): Found 1 design units, including 1 entities, in source file var_clk_div32.qxp
    Info (12023): Found entity 1: var_clk_div32
Info (12021): Found 1 design units, including 1 entities, in source file to_slow_clk_interface.qxp
    Info (12023): Found entity 1: to_slow_clk_interface
Info (12021): Found 1 design units, including 1 entities, in source file lcd_scope_encapsulated_pacoblaze.qxp
    Info (12023): Found entity 1: LCD_Scope_Encapsulated_pacoblaze
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller.qxp
    Info (12023): Found entity 1: audio_controller
Info (12021): Found 1 design units, including 1 entities, in source file async_trap_and_reset_gen_1_pulse.qxp
    Info (12023): Found entity 1: async_trap_and_reset_gen_1_pulse
Info (12127): Elaborating entity "Basic_Organ_Solution" for the top level hierarchy
Warning (10858): Verilog HDL warning at Basic_Organ_Solution.sv(88): object LED used but never assigned
Warning (10240): Verilog HDL Always Construct warning at Basic_Organ_Solution.sv(229): inferring latch(es) for variable "disp_note", which holds its previous value in one or more paths through the always construct
Error (10166): SystemVerilog RTL Coding error at Basic_Organ_Solution.sv(229): always_comb construct does not infer purely combinational logic. File: C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv Line: 229
Warning (10230): Verilog HDL assignment warning at Basic_Organ_Solution.sv(452): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at Basic_Organ_Solution.sv(510): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at Basic_Organ_Solution.sv(525): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at Basic_Organ_Solution.sv(526): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at Basic_Organ_Solution.sv(527): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at Basic_Organ_Solution.sv(528): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at Basic_Organ_Solution.sv(529): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at Basic_Organ_Solution.sv(530): truncated value with size 8 to match size of target (7)
Warning (10030): Net "LED" at Basic_Organ_Solution.sv(88) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "LEDR[9..8]" at Basic_Organ_Solution.sv(50) has no driver
Info (10041): Inferred latch for "disp_note[0]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[1]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[2]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[3]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[4]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[5]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[6]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[7]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[8]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[9]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[10]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[11]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[12]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[13]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[14]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[15]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[16]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[17]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[18]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[19]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[20]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[21]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[22]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[23]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[24]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[25]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[26]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[27]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[28]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[29]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[30]" at Basic_Organ_Solution.sv(234)
Info (10041): Inferred latch for "disp_note[31]" at Basic_Organ_Solution.sv(234)
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 13 warnings
    Error: Peak virtual memory: 4826 megabytes
    Error: Processing ended: Thu Jan 10 16:24:16 2019
    Error: Elapsed time: 00:00:25
    Error: Total CPU time (on all processors): 00:00:51


