Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Sat Sep 13 22:08:05 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt lab3_sj_impl_1.tws lab3_sj_impl_1_syn.udb -gui -msgset C:/Users/sojayaweera/E155/lab3_sj/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade M Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 83.6767%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade M Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
iActive__i0/Q                           |          No required time
iActive__i3/Q                           |          No required time
iActive__i2/Q                           |          No required time
iActive__i1/Q                           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
i1__i0/SR                               |           No arrival time
i0__i2/SR                               |           No arrival time
accepting_c/SR                          |           No arrival time
iActive__i0/SR                          |           No arrival time
i0__i1/SR                               |           No arrival time
i1__i3/SR                               |           No arrival time
i1__i2/SR                               |           No arrival time
i1__i1/SR                               |           No arrival time
iActive__i3/SR                          |           No arrival time
iActive__i2/SR                          |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        49
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
reset                                   |                     input
colunstable[3]                          |                     input
colunstable[2]                          |                     input
colunstable[1]                          |                     input
colunstable[0]                          |                     input
sel                                     |                    output
row[3]                                  |                    output
row[2]                                  |                    output
row[1]                                  |                    output
row[0]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          36.466 ns |         27.423 MHz 
clocker/hf_osc.osc_inst/CLKHF (MPW)     |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
accepting_c/SP                           |    5.201 ns 
clocker/counter_57__i31/D                |   19.881 ns 
clocker/counter_57__i30/D                |   20.439 ns 
clocker/counter_57__i29/D                |   20.997 ns 
clocker/counter_57__i28/D                |   21.555 ns 
i0__i1/SP                                |   21.933 ns 
countstart_res1__i1/SP                   |   21.933 ns 
accepting_c/D                            |   21.933 ns 
i0__i2/SP                                |   21.933 ns 
i1__i0/SP                                |   21.933 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clocker/counter_57__i0/Q  (FD1P3XZ)
Path End         : accepting_c/SP  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 20
Delay Ratio      : 74.8% (route), 25.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 5.200 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  82      
int_osc                                                   NET DELAY            4.150                  4.150  82      
clocker/counter_57__i0/CK                                 CLOCK PIN            0.000                  4.150  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/counter_57__i0/CK->clocker/counter_57__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY        1.391                  5.541  3       
counter[0]                                                NET DELAY            0.280                  5.821  3       
sub_3_inv_0_i1_1_lut/A->sub_3_inv_0_i1_1_lut/Z
                                          LUT4            A_TO_Z_DELAY         0.477                  6.298  1       
n1[0]                                                     NET DELAY            2.075                  8.373  1       
add_105_2/C0->add_105_2/CO0               FA2             C0_TO_CO0_DELAY      0.344                  8.717  2       
n1996                                                     NET DELAY            0.280                  8.997  2       
add_105_2/CI1->add_105_2/CO1              FA2             CI1_TO_CO1_DELAY     0.278                  9.275  2       
n829                                                      NET DELAY            0.280                  9.555  2       
add_105_4/CI0->add_105_4/CO0              FA2             CI0_TO_CO0_DELAY     0.278                  9.833  2       
n1999                                                     NET DELAY            0.280                 10.113  2       
add_105_4/CI1->add_105_4/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 10.391  2       
n831                                                      NET DELAY            0.280                 10.671  2       
add_105_6/CI0->add_105_6/CO0              FA2             CI0_TO_CO0_DELAY     0.278                 10.949  2       
n2002                                                     NET DELAY            0.280                 11.229  2       
add_105_6/CI1->add_105_6/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 11.507  2       
n833                                                      NET DELAY            0.280                 11.787  2       
add_105_8/CI0->add_105_8/CO0              FA2             CI0_TO_CO0_DELAY     0.278                 12.065  2       
n2005                                                     NET DELAY            0.280                 12.345  2       
add_105_8/D1->add_105_8/S1                FA2             D1_TO_S1_DELAY       0.477                 12.822  1       
timepassed_N_84[8]                                        NET DELAY            2.075                 14.897  1       
i5_4_lut/D->i5_4_lut/Z                    LUT4            D_TO_Z_DELAY         0.477                 15.374  1       
n13_adj_88                                                NET DELAY            2.075                 17.449  1       
i1_3_lut/B->i1_3_lut/Z                    LUT4            B_TO_Z_DELAY         0.477                 17.926  1       
n7_adj_92                                                 NET DELAY            2.075                 20.001  1       
i5_4_lut_adj_1/B->i5_4_lut_adj_1/Z        LUT4            B_TO_Z_DELAY         0.477                 20.478  1       
n1059                                                     NET DELAY            2.075                 22.553  1       
i212_4_lut/D->i212_4_lut/Z                LUT4            D_TO_Z_DELAY         0.477                 23.030  1       
n32                                                       NET DELAY            2.075                 25.105  1       
i211_4_lut/D->i211_4_lut/Z                LUT4            D_TO_Z_DELAY         0.477                 25.582  1       
n38                                                       NET DELAY            2.075                 27.657  1       
i210_4_lut/D->i210_4_lut/Z                LUT4            D_TO_Z_DELAY         0.477                 28.134  1       
n44                                                       NET DELAY            2.075                 30.209  1       
i7_4_lut/D->i7_4_lut/Z                    LUT4            D_TO_Z_DELAY         0.477                 30.686  1       
n18                                                       NET DELAY            2.075                 32.761  1       
i9_4_lut/B->i9_4_lut/Z                    LUT4            B_TO_Z_DELAY         0.477                 33.238  1       
n20_adj_89                                                NET DELAY            2.075                 35.313  1       
i2_4_lut/C->i2_4_lut/Z                    LUT4            C_TO_Z_DELAY         0.477                 35.790  1       
n1065                                                     NET DELAY            2.075                 37.865  1       
i2_3_lut_4_lut/B->i2_3_lut_4_lut/Z        LUT4            B_TO_Z_DELAY         0.477                 38.342  1       
n602                                                      NET DELAY            2.075                 40.417  1       
accepting_c/SP                                            ENDPOINT             0.000                 40.417  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                 41.666  82      
int_osc                                                   NET DELAY            4.150                 45.816  82      
accepting_c/CK                                            CLOCK PIN            0.000                 45.816  1       
                                                          Uncertainty       -(0.000)                 45.816  
                                                          Setup time        -(0.199)                 45.617  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        45.617  
Arrival Time                                                                                      -(40.416)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  5.200  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i0/Q  (FD1P3XZ)
Path End         : clocker/counter_57__i31/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 33
Delay Ratio      : 51.1% (route), 48.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 19.880 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  82      
int_osc                                                   NET DELAY            4.150                  4.150  82      
clocker/counter_57__i0/CK                                 CLOCK PIN            0.000                  4.150  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/counter_57__i0/CK->clocker/counter_57__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY        1.391                  5.541  3       
counter[0]                                                NET DELAY            0.280                  5.821  3       
clocker/counter_57_add_4_1/C1->clocker/counter_57_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY      0.344                  6.165  2       
clocker/n796                                              NET DELAY            0.280                  6.445  2       
clocker/counter_57_add_4_3/CI0->clocker/counter_57_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  6.723  2       
clocker/n2044                                             NET DELAY            0.280                  7.003  2       
clocker/counter_57_add_4_3/CI1->clocker/counter_57_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  7.281  2       
clocker/n798                                              NET DELAY            0.280                  7.561  2       
clocker/counter_57_add_4_5/CI0->clocker/counter_57_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  7.839  2       
clocker/n2047                                             NET DELAY            0.280                  8.119  2       
clocker/counter_57_add_4_5/CI1->clocker/counter_57_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  8.397  2       
clocker/n800                                              NET DELAY            0.280                  8.677  2       
clocker/counter_57_add_4_7/CI0->clocker/counter_57_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  8.955  2       
clocker/n2050                                             NET DELAY            0.280                  9.235  2       
clocker/counter_57_add_4_7/CI1->clocker/counter_57_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  9.513  2       
clocker/n802                                              NET DELAY            0.280                  9.793  2       
clocker/counter_57_add_4_9/CI0->clocker/counter_57_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 10.071  2       
clocker/n2053                                             NET DELAY            0.280                 10.351  2       
clocker/counter_57_add_4_9/CI1->clocker/counter_57_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 10.629  2       
clocker/n804                                              NET DELAY            0.280                 10.909  2       
clocker/counter_57_add_4_11/CI0->clocker/counter_57_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 11.187  2       
clocker/n2056                                             NET DELAY            0.280                 11.467  2       
clocker/counter_57_add_4_11/CI1->clocker/counter_57_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 11.745  2       
clocker/n806                                              NET DELAY            0.280                 12.025  2       
clocker/counter_57_add_4_13/CI0->clocker/counter_57_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 12.303  2       
clocker/n2059                                             NET DELAY            0.280                 12.583  2       
clocker/counter_57_add_4_13/CI1->clocker/counter_57_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 12.861  2       
clocker/n808                                              NET DELAY            0.280                 13.141  2       
clocker/counter_57_add_4_15/CI0->clocker/counter_57_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 13.419  2       
clocker/n2062                                             NET DELAY            0.280                 13.699  2       
clocker/counter_57_add_4_15/CI1->clocker/counter_57_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 13.977  2       
clocker/n810                                              NET DELAY            0.280                 14.257  2       
clocker/counter_57_add_4_17/CI0->clocker/counter_57_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 14.535  2       
clocker/n2065                                             NET DELAY            0.280                 14.815  2       
clocker/counter_57_add_4_17/CI1->clocker/counter_57_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 15.093  2       
clocker/n812                                              NET DELAY            0.280                 15.373  2       
clocker/counter_57_add_4_19/CI0->clocker/counter_57_add_4_19/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 15.651  2       
clocker/n2068                                             NET DELAY            0.280                 15.931  2       
clocker/counter_57_add_4_19/CI1->clocker/counter_57_add_4_19/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 16.209  2       
clocker/n814                                              NET DELAY            0.280                 16.489  2       
clocker/counter_57_add_4_21/CI0->clocker/counter_57_add_4_21/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 16.767  2       
clocker/n2071                                             NET DELAY            0.280                 17.047  2       
clocker/counter_57_add_4_21/CI1->clocker/counter_57_add_4_21/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 17.325  2       
clocker/n816                                              NET DELAY            0.280                 17.605  2       
clocker/counter_57_add_4_23/CI0->clocker/counter_57_add_4_23/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 17.883  2       
clocker/n2074                                             NET DELAY            0.280                 18.163  2       
clocker/counter_57_add_4_23/CI1->clocker/counter_57_add_4_23/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 18.441  2       
clocker/n818                                              NET DELAY            0.280                 18.721  2       
clocker/counter_57_add_4_25/CI0->clocker/counter_57_add_4_25/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 18.999  2       
clocker/n2077                                             NET DELAY            0.280                 19.279  2       
clocker/counter_57_add_4_25/CI1->clocker/counter_57_add_4_25/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 19.557  2       
clocker/n820                                              NET DELAY            0.280                 19.837  2       
clocker/counter_57_add_4_27/CI0->clocker/counter_57_add_4_27/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 20.115  2       
clocker/n2080                                             NET DELAY            0.280                 20.395  2       
clocker/counter_57_add_4_27/CI1->clocker/counter_57_add_4_27/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 20.673  2       
clocker/n822                                              NET DELAY            0.280                 20.953  2       
clocker/counter_57_add_4_29/CI0->clocker/counter_57_add_4_29/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 21.231  2       
clocker/n2083                                             NET DELAY            0.280                 21.511  2       
clocker/counter_57_add_4_29/CI1->clocker/counter_57_add_4_29/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 21.789  2       
clocker/n824                                              NET DELAY            0.280                 22.069  2       
clocker/counter_57_add_4_31/CI0->clocker/counter_57_add_4_31/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 22.347  2       
clocker/n2086                                             NET DELAY            0.280                 22.627  2       
clocker/counter_57_add_4_31/CI1->clocker/counter_57_add_4_31/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 22.905  2       
clocker/n826                                              NET DELAY            0.280                 23.185  2       
clocker/counter_57_add_4_33/D0->clocker/counter_57_add_4_33/S0
                                          FA2             D0_TO_S0_DELAY       0.477                 23.662  1       
clocker/n133[31]                                          NET DELAY            2.075                 25.737  1       
clocker/counter_57__i31/D                                 ENDPOINT             0.000                 25.737  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                 41.666  82      
int_osc                                                   NET DELAY            4.150                 45.816  82      
clocker/counter_57__i31/CK                                CLOCK PIN            0.000                 45.816  1       
                                                          Uncertainty       -(0.000)                 45.816  
                                                          Setup time        -(0.199)                 45.617  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        45.617  
Arrival Time                                                                                      -(25.736)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 19.880  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i0/Q  (FD1P3XZ)
Path End         : clocker/counter_57__i30/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 32
Delay Ratio      : 51.1% (route), 48.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 20.438 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  82      
int_osc                                                   NET DELAY            4.150                  4.150  82      
clocker/counter_57__i0/CK                                 CLOCK PIN            0.000                  4.150  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/counter_57__i0/CK->clocker/counter_57__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY        1.391                  5.541  3       
counter[0]                                                NET DELAY            0.280                  5.821  3       
clocker/counter_57_add_4_1/C1->clocker/counter_57_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY      0.344                  6.165  2       
clocker/n796                                              NET DELAY            0.280                  6.445  2       
clocker/counter_57_add_4_3/CI0->clocker/counter_57_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  6.723  2       
clocker/n2044                                             NET DELAY            0.280                  7.003  2       
clocker/counter_57_add_4_3/CI1->clocker/counter_57_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  7.281  2       
clocker/n798                                              NET DELAY            0.280                  7.561  2       
clocker/counter_57_add_4_5/CI0->clocker/counter_57_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  7.839  2       
clocker/n2047                                             NET DELAY            0.280                  8.119  2       
clocker/counter_57_add_4_5/CI1->clocker/counter_57_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  8.397  2       
clocker/n800                                              NET DELAY            0.280                  8.677  2       
clocker/counter_57_add_4_7/CI0->clocker/counter_57_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  8.955  2       
clocker/n2050                                             NET DELAY            0.280                  9.235  2       
clocker/counter_57_add_4_7/CI1->clocker/counter_57_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  9.513  2       
clocker/n802                                              NET DELAY            0.280                  9.793  2       
clocker/counter_57_add_4_9/CI0->clocker/counter_57_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 10.071  2       
clocker/n2053                                             NET DELAY            0.280                 10.351  2       
clocker/counter_57_add_4_9/CI1->clocker/counter_57_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 10.629  2       
clocker/n804                                              NET DELAY            0.280                 10.909  2       
clocker/counter_57_add_4_11/CI0->clocker/counter_57_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 11.187  2       
clocker/n2056                                             NET DELAY            0.280                 11.467  2       
clocker/counter_57_add_4_11/CI1->clocker/counter_57_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 11.745  2       
clocker/n806                                              NET DELAY            0.280                 12.025  2       
clocker/counter_57_add_4_13/CI0->clocker/counter_57_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 12.303  2       
clocker/n2059                                             NET DELAY            0.280                 12.583  2       
clocker/counter_57_add_4_13/CI1->clocker/counter_57_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 12.861  2       
clocker/n808                                              NET DELAY            0.280                 13.141  2       
clocker/counter_57_add_4_15/CI0->clocker/counter_57_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 13.419  2       
clocker/n2062                                             NET DELAY            0.280                 13.699  2       
clocker/counter_57_add_4_15/CI1->clocker/counter_57_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 13.977  2       
clocker/n810                                              NET DELAY            0.280                 14.257  2       
clocker/counter_57_add_4_17/CI0->clocker/counter_57_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 14.535  2       
clocker/n2065                                             NET DELAY            0.280                 14.815  2       
clocker/counter_57_add_4_17/CI1->clocker/counter_57_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 15.093  2       
clocker/n812                                              NET DELAY            0.280                 15.373  2       
clocker/counter_57_add_4_19/CI0->clocker/counter_57_add_4_19/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 15.651  2       
clocker/n2068                                             NET DELAY            0.280                 15.931  2       
clocker/counter_57_add_4_19/CI1->clocker/counter_57_add_4_19/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 16.209  2       
clocker/n814                                              NET DELAY            0.280                 16.489  2       
clocker/counter_57_add_4_21/CI0->clocker/counter_57_add_4_21/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 16.767  2       
clocker/n2071                                             NET DELAY            0.280                 17.047  2       
clocker/counter_57_add_4_21/CI1->clocker/counter_57_add_4_21/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 17.325  2       
clocker/n816                                              NET DELAY            0.280                 17.605  2       
clocker/counter_57_add_4_23/CI0->clocker/counter_57_add_4_23/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 17.883  2       
clocker/n2074                                             NET DELAY            0.280                 18.163  2       
clocker/counter_57_add_4_23/CI1->clocker/counter_57_add_4_23/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 18.441  2       
clocker/n818                                              NET DELAY            0.280                 18.721  2       
clocker/counter_57_add_4_25/CI0->clocker/counter_57_add_4_25/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 18.999  2       
clocker/n2077                                             NET DELAY            0.280                 19.279  2       
clocker/counter_57_add_4_25/CI1->clocker/counter_57_add_4_25/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 19.557  2       
clocker/n820                                              NET DELAY            0.280                 19.837  2       
clocker/counter_57_add_4_27/CI0->clocker/counter_57_add_4_27/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 20.115  2       
clocker/n2080                                             NET DELAY            0.280                 20.395  2       
clocker/counter_57_add_4_27/CI1->clocker/counter_57_add_4_27/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 20.673  2       
clocker/n822                                              NET DELAY            0.280                 20.953  2       
clocker/counter_57_add_4_29/CI0->clocker/counter_57_add_4_29/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 21.231  2       
clocker/n2083                                             NET DELAY            0.280                 21.511  2       
clocker/counter_57_add_4_29/CI1->clocker/counter_57_add_4_29/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 21.789  2       
clocker/n824                                              NET DELAY            0.280                 22.069  2       
clocker/counter_57_add_4_31/CI0->clocker/counter_57_add_4_31/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 22.347  2       
clocker/n2086                                             NET DELAY            0.280                 22.627  2       
clocker/counter_57_add_4_31/D1->clocker/counter_57_add_4_31/S1
                                          FA2             D1_TO_S1_DELAY       0.477                 23.104  1       
clocker/n133[30]                                          NET DELAY            2.075                 25.179  1       
clocker/counter_57__i30/D                                 ENDPOINT             0.000                 25.179  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                 41.666  82      
int_osc                                                   NET DELAY            4.150                 45.816  82      
clocker/counter_57__i30/CK                                CLOCK PIN            0.000                 45.816  1       
                                                          Uncertainty       -(0.000)                 45.816  
                                                          Setup time        -(0.199)                 45.617  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        45.617  
Arrival Time                                                                                      -(25.178)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 20.438  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i0/Q  (FD1P3XZ)
Path End         : clocker/counter_57__i29/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 31
Delay Ratio      : 51.2% (route), 48.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 20.996 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  82      
int_osc                                                   NET DELAY            4.150                  4.150  82      
clocker/counter_57__i0/CK                                 CLOCK PIN            0.000                  4.150  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/counter_57__i0/CK->clocker/counter_57__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY        1.391                  5.541  3       
counter[0]                                                NET DELAY            0.280                  5.821  3       
clocker/counter_57_add_4_1/C1->clocker/counter_57_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY      0.344                  6.165  2       
clocker/n796                                              NET DELAY            0.280                  6.445  2       
clocker/counter_57_add_4_3/CI0->clocker/counter_57_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  6.723  2       
clocker/n2044                                             NET DELAY            0.280                  7.003  2       
clocker/counter_57_add_4_3/CI1->clocker/counter_57_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  7.281  2       
clocker/n798                                              NET DELAY            0.280                  7.561  2       
clocker/counter_57_add_4_5/CI0->clocker/counter_57_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  7.839  2       
clocker/n2047                                             NET DELAY            0.280                  8.119  2       
clocker/counter_57_add_4_5/CI1->clocker/counter_57_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  8.397  2       
clocker/n800                                              NET DELAY            0.280                  8.677  2       
clocker/counter_57_add_4_7/CI0->clocker/counter_57_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  8.955  2       
clocker/n2050                                             NET DELAY            0.280                  9.235  2       
clocker/counter_57_add_4_7/CI1->clocker/counter_57_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  9.513  2       
clocker/n802                                              NET DELAY            0.280                  9.793  2       
clocker/counter_57_add_4_9/CI0->clocker/counter_57_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 10.071  2       
clocker/n2053                                             NET DELAY            0.280                 10.351  2       
clocker/counter_57_add_4_9/CI1->clocker/counter_57_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 10.629  2       
clocker/n804                                              NET DELAY            0.280                 10.909  2       
clocker/counter_57_add_4_11/CI0->clocker/counter_57_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 11.187  2       
clocker/n2056                                             NET DELAY            0.280                 11.467  2       
clocker/counter_57_add_4_11/CI1->clocker/counter_57_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 11.745  2       
clocker/n806                                              NET DELAY            0.280                 12.025  2       
clocker/counter_57_add_4_13/CI0->clocker/counter_57_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 12.303  2       
clocker/n2059                                             NET DELAY            0.280                 12.583  2       
clocker/counter_57_add_4_13/CI1->clocker/counter_57_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 12.861  2       
clocker/n808                                              NET DELAY            0.280                 13.141  2       
clocker/counter_57_add_4_15/CI0->clocker/counter_57_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 13.419  2       
clocker/n2062                                             NET DELAY            0.280                 13.699  2       
clocker/counter_57_add_4_15/CI1->clocker/counter_57_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 13.977  2       
clocker/n810                                              NET DELAY            0.280                 14.257  2       
clocker/counter_57_add_4_17/CI0->clocker/counter_57_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 14.535  2       
clocker/n2065                                             NET DELAY            0.280                 14.815  2       
clocker/counter_57_add_4_17/CI1->clocker/counter_57_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 15.093  2       
clocker/n812                                              NET DELAY            0.280                 15.373  2       
clocker/counter_57_add_4_19/CI0->clocker/counter_57_add_4_19/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 15.651  2       
clocker/n2068                                             NET DELAY            0.280                 15.931  2       
clocker/counter_57_add_4_19/CI1->clocker/counter_57_add_4_19/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 16.209  2       
clocker/n814                                              NET DELAY            0.280                 16.489  2       
clocker/counter_57_add_4_21/CI0->clocker/counter_57_add_4_21/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 16.767  2       
clocker/n2071                                             NET DELAY            0.280                 17.047  2       
clocker/counter_57_add_4_21/CI1->clocker/counter_57_add_4_21/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 17.325  2       
clocker/n816                                              NET DELAY            0.280                 17.605  2       
clocker/counter_57_add_4_23/CI0->clocker/counter_57_add_4_23/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 17.883  2       
clocker/n2074                                             NET DELAY            0.280                 18.163  2       
clocker/counter_57_add_4_23/CI1->clocker/counter_57_add_4_23/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 18.441  2       
clocker/n818                                              NET DELAY            0.280                 18.721  2       
clocker/counter_57_add_4_25/CI0->clocker/counter_57_add_4_25/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 18.999  2       
clocker/n2077                                             NET DELAY            0.280                 19.279  2       
clocker/counter_57_add_4_25/CI1->clocker/counter_57_add_4_25/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 19.557  2       
clocker/n820                                              NET DELAY            0.280                 19.837  2       
clocker/counter_57_add_4_27/CI0->clocker/counter_57_add_4_27/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 20.115  2       
clocker/n2080                                             NET DELAY            0.280                 20.395  2       
clocker/counter_57_add_4_27/CI1->clocker/counter_57_add_4_27/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 20.673  2       
clocker/n822                                              NET DELAY            0.280                 20.953  2       
clocker/counter_57_add_4_29/CI0->clocker/counter_57_add_4_29/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 21.231  2       
clocker/n2083                                             NET DELAY            0.280                 21.511  2       
clocker/counter_57_add_4_29/CI1->clocker/counter_57_add_4_29/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 21.789  2       
clocker/n824                                              NET DELAY            0.280                 22.069  2       
clocker/counter_57_add_4_31/D0->clocker/counter_57_add_4_31/S0
                                          FA2             D0_TO_S0_DELAY       0.477                 22.546  1       
clocker/n133[29]                                          NET DELAY            2.075                 24.621  1       
clocker/counter_57__i29/D                                 ENDPOINT             0.000                 24.621  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                 41.666  82      
int_osc                                                   NET DELAY            4.150                 45.816  82      
clocker/counter_57__i29/CK                                CLOCK PIN            0.000                 45.816  1       
                                                          Uncertainty       -(0.000)                 45.816  
                                                          Setup time        -(0.199)                 45.617  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        45.617  
Arrival Time                                                                                      -(24.620)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 20.996  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i0/Q  (FD1P3XZ)
Path End         : clocker/counter_57__i28/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 30
Delay Ratio      : 51.2% (route), 48.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 21.554 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  82      
int_osc                                                   NET DELAY            4.150                  4.150  82      
clocker/counter_57__i0/CK                                 CLOCK PIN            0.000                  4.150  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/counter_57__i0/CK->clocker/counter_57__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY        1.391                  5.541  3       
counter[0]                                                NET DELAY            0.280                  5.821  3       
clocker/counter_57_add_4_1/C1->clocker/counter_57_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY      0.344                  6.165  2       
clocker/n796                                              NET DELAY            0.280                  6.445  2       
clocker/counter_57_add_4_3/CI0->clocker/counter_57_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  6.723  2       
clocker/n2044                                             NET DELAY            0.280                  7.003  2       
clocker/counter_57_add_4_3/CI1->clocker/counter_57_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  7.281  2       
clocker/n798                                              NET DELAY            0.280                  7.561  2       
clocker/counter_57_add_4_5/CI0->clocker/counter_57_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  7.839  2       
clocker/n2047                                             NET DELAY            0.280                  8.119  2       
clocker/counter_57_add_4_5/CI1->clocker/counter_57_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  8.397  2       
clocker/n800                                              NET DELAY            0.280                  8.677  2       
clocker/counter_57_add_4_7/CI0->clocker/counter_57_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  8.955  2       
clocker/n2050                                             NET DELAY            0.280                  9.235  2       
clocker/counter_57_add_4_7/CI1->clocker/counter_57_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  9.513  2       
clocker/n802                                              NET DELAY            0.280                  9.793  2       
clocker/counter_57_add_4_9/CI0->clocker/counter_57_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 10.071  2       
clocker/n2053                                             NET DELAY            0.280                 10.351  2       
clocker/counter_57_add_4_9/CI1->clocker/counter_57_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 10.629  2       
clocker/n804                                              NET DELAY            0.280                 10.909  2       
clocker/counter_57_add_4_11/CI0->clocker/counter_57_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 11.187  2       
clocker/n2056                                             NET DELAY            0.280                 11.467  2       
clocker/counter_57_add_4_11/CI1->clocker/counter_57_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 11.745  2       
clocker/n806                                              NET DELAY            0.280                 12.025  2       
clocker/counter_57_add_4_13/CI0->clocker/counter_57_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 12.303  2       
clocker/n2059                                             NET DELAY            0.280                 12.583  2       
clocker/counter_57_add_4_13/CI1->clocker/counter_57_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 12.861  2       
clocker/n808                                              NET DELAY            0.280                 13.141  2       
clocker/counter_57_add_4_15/CI0->clocker/counter_57_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 13.419  2       
clocker/n2062                                             NET DELAY            0.280                 13.699  2       
clocker/counter_57_add_4_15/CI1->clocker/counter_57_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 13.977  2       
clocker/n810                                              NET DELAY            0.280                 14.257  2       
clocker/counter_57_add_4_17/CI0->clocker/counter_57_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 14.535  2       
clocker/n2065                                             NET DELAY            0.280                 14.815  2       
clocker/counter_57_add_4_17/CI1->clocker/counter_57_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 15.093  2       
clocker/n812                                              NET DELAY            0.280                 15.373  2       
clocker/counter_57_add_4_19/CI0->clocker/counter_57_add_4_19/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 15.651  2       
clocker/n2068                                             NET DELAY            0.280                 15.931  2       
clocker/counter_57_add_4_19/CI1->clocker/counter_57_add_4_19/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 16.209  2       
clocker/n814                                              NET DELAY            0.280                 16.489  2       
clocker/counter_57_add_4_21/CI0->clocker/counter_57_add_4_21/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 16.767  2       
clocker/n2071                                             NET DELAY            0.280                 17.047  2       
clocker/counter_57_add_4_21/CI1->clocker/counter_57_add_4_21/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 17.325  2       
clocker/n816                                              NET DELAY            0.280                 17.605  2       
clocker/counter_57_add_4_23/CI0->clocker/counter_57_add_4_23/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 17.883  2       
clocker/n2074                                             NET DELAY            0.280                 18.163  2       
clocker/counter_57_add_4_23/CI1->clocker/counter_57_add_4_23/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 18.441  2       
clocker/n818                                              NET DELAY            0.280                 18.721  2       
clocker/counter_57_add_4_25/CI0->clocker/counter_57_add_4_25/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 18.999  2       
clocker/n2077                                             NET DELAY            0.280                 19.279  2       
clocker/counter_57_add_4_25/CI1->clocker/counter_57_add_4_25/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 19.557  2       
clocker/n820                                              NET DELAY            0.280                 19.837  2       
clocker/counter_57_add_4_27/CI0->clocker/counter_57_add_4_27/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 20.115  2       
clocker/n2080                                             NET DELAY            0.280                 20.395  2       
clocker/counter_57_add_4_27/CI1->clocker/counter_57_add_4_27/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 20.673  2       
clocker/n822                                              NET DELAY            0.280                 20.953  2       
clocker/counter_57_add_4_29/CI0->clocker/counter_57_add_4_29/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 21.231  2       
clocker/n2083                                             NET DELAY            0.280                 21.511  2       
clocker/counter_57_add_4_29/D1->clocker/counter_57_add_4_29/S1
                                          FA2             D1_TO_S1_DELAY       0.477                 21.988  1       
clocker/n133[28]                                          NET DELAY            2.075                 24.063  1       
clocker/counter_57__i28/D                                 ENDPOINT             0.000                 24.063  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                 41.666  82      
int_osc                                                   NET DELAY            4.150                 45.816  82      
clocker/counter_57__i28/CK                                CLOCK PIN            0.000                 45.816  1       
                                                          Uncertainty       -(0.000)                 45.816  
                                                          Setup time        -(0.199)                 45.617  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        45.617  
Arrival Time                                                                                      -(24.062)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 21.554  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i16/Q  (FD1P3XZ)
Path End         : i0__i1/SP  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 75.8% (route), 24.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 21.932 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY     0.000                  0.000  82      
int_osc                                                   NET DELAY         4.150                  4.150  82      
clocker/counter_57__i16/CK                                CLOCK PIN         0.000                  4.150  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
clocker/counter_57__i16/CK->clocker/counter_57__i16/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391                  5.541  13      
counter[16]                                               NET DELAY         0.280                  5.821  13      
keypad/i365_2_lut/B->keypad/i365_2_lut/Z  LUT4            B_TO_Z_DELAY      0.477                  6.298  2       
row_c_2                                                   NET DELAY         2.075                  8.373  2       
keypad/i973_3_lut_4_lut/D->keypad/i973_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477                  8.850  1       
keypad/n1447                                              NET DELAY         2.075                 10.925  1       
keypad/i102_4_lut/A->keypad/i102_4_lut/Z  LUT4            A_TO_Z_DELAY      0.477                 11.402  1       
keypad/n70                                                NET DELAY         2.075                 13.477  1       
keypad/i2_3_lut_4_lut/D->keypad/i2_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477                 13.954  1       
keypad/n1061                                              NET DELAY         2.075                 16.029  1       
keypad/num_3__I_0_4_lut/C->keypad/num_3__I_0_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477                 16.506  2       
keypad/num[3]                                             NET DELAY         2.075                 18.581  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      LUT4            B_TO_Z_DELAY      0.477                 19.058  5       
pressed                                                   NET DELAY         2.075                 21.133  5       
i334_2_lut_3_lut/B->i334_2_lut_3_lut/Z    LUT4            B_TO_Z_DELAY      0.477                 21.610  8       
n617                                                      NET DELAY         2.075                 23.685  8       
i0__i1/SP                                                 ENDPOINT          0.000                 23.685  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
                                                          CONSTRAINT        0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY     0.000                 41.666  82      
int_osc                                                   NET DELAY         4.150                 45.816  82      
i0__i1/CK                                                 CLOCK PIN         0.000                 45.816  1       
                                                          Uncertainty    -(0.000)                 45.816  
                                                          Setup time     -(0.199)                 45.617  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
Required Time                                                                                     45.617  
Arrival Time                                                                                   -(23.684)  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                              21.932  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i16/Q  (FD1P3XZ)
Path End         : countstart_res1__i1/SP  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 75.8% (route), 24.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 21.932 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY     0.000                  0.000  82      
int_osc                                                   NET DELAY         4.150                  4.150  82      
clocker/counter_57__i16/CK                                CLOCK PIN         0.000                  4.150  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
clocker/counter_57__i16/CK->clocker/counter_57__i16/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391                  5.541  13      
counter[16]                                               NET DELAY         0.280                  5.821  13      
keypad/i365_2_lut/B->keypad/i365_2_lut/Z  LUT4            B_TO_Z_DELAY      0.477                  6.298  2       
row_c_2                                                   NET DELAY         2.075                  8.373  2       
keypad/i973_3_lut_4_lut/D->keypad/i973_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477                  8.850  1       
keypad/n1447                                              NET DELAY         2.075                 10.925  1       
keypad/i102_4_lut/A->keypad/i102_4_lut/Z  LUT4            A_TO_Z_DELAY      0.477                 11.402  1       
keypad/n70                                                NET DELAY         2.075                 13.477  1       
keypad/i2_3_lut_4_lut/D->keypad/i2_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477                 13.954  1       
keypad/n1061                                              NET DELAY         2.075                 16.029  1       
keypad/num_3__I_0_4_lut/C->keypad/num_3__I_0_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477                 16.506  2       
keypad/num[3]                                             NET DELAY         2.075                 18.581  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      LUT4            B_TO_Z_DELAY      0.477                 19.058  5       
pressed                                                   NET DELAY         2.075                 21.133  5       
i40_2_lut_3_lut/B->i40_2_lut_3_lut/Z      LUT4            B_TO_Z_DELAY      0.477                 21.610  32      
n301                                                      NET DELAY         2.075                 23.685  32      
countstart_res1__i1/SP                                    ENDPOINT          0.000                 23.685  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
                                                          CONSTRAINT        0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY     0.000                 41.666  82      
int_osc                                                   NET DELAY         4.150                 45.816  82      
countstart_res1__i1/CK                                    CLOCK PIN         0.000                 45.816  1       
                                                          Uncertainty    -(0.000)                 45.816  
                                                          Setup time     -(0.199)                 45.617  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
Required Time                                                                                     45.617  
Arrival Time                                                                                   -(23.684)  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                              21.932  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i16/Q  (FD1P3XZ)
Path End         : accepting_c/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 75.8% (route), 24.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 21.932 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY     0.000                  0.000  82      
int_osc                                                   NET DELAY         4.150                  4.150  82      
clocker/counter_57__i16/CK                                CLOCK PIN         0.000                  4.150  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
clocker/counter_57__i16/CK->clocker/counter_57__i16/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391                  5.541  13      
counter[16]                                               NET DELAY         0.280                  5.821  13      
keypad/i365_2_lut/B->keypad/i365_2_lut/Z  LUT4            B_TO_Z_DELAY      0.477                  6.298  2       
row_c_2                                                   NET DELAY         2.075                  8.373  2       
keypad/i973_3_lut_4_lut/D->keypad/i973_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477                  8.850  1       
keypad/n1447                                              NET DELAY         2.075                 10.925  1       
keypad/i102_4_lut/A->keypad/i102_4_lut/Z  LUT4            A_TO_Z_DELAY      0.477                 11.402  1       
keypad/n70                                                NET DELAY         2.075                 13.477  1       
keypad/i2_3_lut_4_lut/D->keypad/i2_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477                 13.954  1       
keypad/n1061                                              NET DELAY         2.075                 16.029  1       
keypad/num_3__I_0_4_lut/C->keypad/num_3__I_0_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477                 16.506  2       
keypad/num[3]                                             NET DELAY         2.075                 18.581  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      LUT4            B_TO_Z_DELAY      0.477                 19.058  5       
pressed                                                   NET DELAY         2.075                 21.133  5       
i1067_2_lut/B->i1067_2_lut/Z              LUT4            B_TO_Z_DELAY      0.477                 21.610  1       
n108                                                      NET DELAY         2.075                 23.685  1       
accepting_c/D                                             ENDPOINT          0.000                 23.685  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
                                                          CONSTRAINT        0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY     0.000                 41.666  82      
int_osc                                                   NET DELAY         4.150                 45.816  82      
accepting_c/CK                                            CLOCK PIN         0.000                 45.816  1       
                                                          Uncertainty    -(0.000)                 45.816  
                                                          Setup time     -(0.199)                 45.617  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
Required Time                                                                                     45.617  
Arrival Time                                                                                   -(23.684)  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                              21.932  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i16/Q  (FD1P3XZ)
Path End         : i0__i2/SP  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 75.8% (route), 24.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 21.932 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY     0.000                  0.000  82      
int_osc                                                   NET DELAY         4.150                  4.150  82      
clocker/counter_57__i16/CK                                CLOCK PIN         0.000                  4.150  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
clocker/counter_57__i16/CK->clocker/counter_57__i16/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391                  5.541  13      
counter[16]                                               NET DELAY         0.280                  5.821  13      
keypad/i365_2_lut/B->keypad/i365_2_lut/Z  LUT4            B_TO_Z_DELAY      0.477                  6.298  2       
row_c_2                                                   NET DELAY         2.075                  8.373  2       
keypad/i973_3_lut_4_lut/D->keypad/i973_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477                  8.850  1       
keypad/n1447                                              NET DELAY         2.075                 10.925  1       
keypad/i102_4_lut/A->keypad/i102_4_lut/Z  LUT4            A_TO_Z_DELAY      0.477                 11.402  1       
keypad/n70                                                NET DELAY         2.075                 13.477  1       
keypad/i2_3_lut_4_lut/D->keypad/i2_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477                 13.954  1       
keypad/n1061                                              NET DELAY         2.075                 16.029  1       
keypad/num_3__I_0_4_lut/C->keypad/num_3__I_0_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477                 16.506  2       
keypad/num[3]                                             NET DELAY         2.075                 18.581  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      LUT4            B_TO_Z_DELAY      0.477                 19.058  5       
pressed                                                   NET DELAY         2.075                 21.133  5       
i334_2_lut_3_lut/B->i334_2_lut_3_lut/Z    LUT4            B_TO_Z_DELAY      0.477                 21.610  8       
n617                                                      NET DELAY         2.075                 23.685  8       
i0__i2/SP                                                 ENDPOINT          0.000                 23.685  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
                                                          CONSTRAINT        0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY     0.000                 41.666  82      
int_osc                                                   NET DELAY         4.150                 45.816  82      
i0__i2/CK                                                 CLOCK PIN         0.000                 45.816  1       
                                                          Uncertainty    -(0.000)                 45.816  
                                                          Setup time     -(0.199)                 45.617  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
Required Time                                                                                     45.617  
Arrival Time                                                                                   -(23.684)  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                              21.932  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i16/Q  (FD1P3XZ)
Path End         : i1__i0/SP  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 75.8% (route), 24.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 21.932 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY     0.000                  0.000  82      
int_osc                                                   NET DELAY         4.150                  4.150  82      
clocker/counter_57__i16/CK                                CLOCK PIN         0.000                  4.150  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
clocker/counter_57__i16/CK->clocker/counter_57__i16/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391                  5.541  13      
counter[16]                                               NET DELAY         0.280                  5.821  13      
keypad/i365_2_lut/B->keypad/i365_2_lut/Z  LUT4            B_TO_Z_DELAY      0.477                  6.298  2       
row_c_2                                                   NET DELAY         2.075                  8.373  2       
keypad/i973_3_lut_4_lut/D->keypad/i973_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477                  8.850  1       
keypad/n1447                                              NET DELAY         2.075                 10.925  1       
keypad/i102_4_lut/A->keypad/i102_4_lut/Z  LUT4            A_TO_Z_DELAY      0.477                 11.402  1       
keypad/n70                                                NET DELAY         2.075                 13.477  1       
keypad/i2_3_lut_4_lut/D->keypad/i2_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477                 13.954  1       
keypad/n1061                                              NET DELAY         2.075                 16.029  1       
keypad/num_3__I_0_4_lut/C->keypad/num_3__I_0_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477                 16.506  2       
keypad/num[3]                                             NET DELAY         2.075                 18.581  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      LUT4            B_TO_Z_DELAY      0.477                 19.058  5       
pressed                                                   NET DELAY         2.075                 21.133  5       
i334_2_lut_3_lut/B->i334_2_lut_3_lut/Z    LUT4            B_TO_Z_DELAY      0.477                 21.610  8       
n617                                                      NET DELAY         2.075                 23.685  8       
i1__i0/SP                                                 ENDPOINT          0.000                 23.685  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
                                                          CONSTRAINT        0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY     0.000                 41.666  82      
int_osc                                                   NET DELAY         4.150                 45.816  82      
i1__i0/CK                                                 CLOCK PIN         0.000                 45.816  1       
                                                          Uncertainty    -(0.000)                 45.816  
                                                          Setup time     -(0.199)                 45.617  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
Required Time                                                                                     45.617  
Arrival Time                                                                                   -(23.684)  
----------------------------------------  --------------  -------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                              21.932  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade M Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
countstart_res1__i28/D                   |    1.671 ns 
countstart_res1__i29/D                   |    1.671 ns 
countstart_res1__i30/D                   |    1.671 ns 
countstart_res1__i31/D                   |    1.671 ns 
countstart_res1__i32/D                   |    1.671 ns 
i1__i1/D                                 |    1.671 ns 
i1__i2/D                                 |    1.671 ns 
i1__i3/D                                 |    1.671 ns 
countstart_res1__i1/D                    |    1.671 ns 
i1__i0/D                                 |    1.671 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clocker/counter_57__i27/Q  (FD1P3XZ)
Path End         : countstart_res1__i28/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  82      
int_osc                                                   NET DELAY      4.150                  4.150  82      
clocker/counter_57__i27/CK                                CLOCK PIN      0.000                  4.150  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/counter_57__i27/CK->clocker/counter_57__i27/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391                  5.541  3       
counter[27]                                               NET DELAY      0.280                  5.821  3       
countstart_res1__i28/D                                    ENDPOINT       0.000                  5.821  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
                                                          CONSTRAINT     0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  82      
int_osc                                                   NET DELAY      4.150                  4.150  82      
countstart_res1__i28/CK                                   CLOCK PIN      0.000                  4.150  1       
                                                          Uncertainty    0.000                  4.150  
                                                          Hold time      0.000                  4.150  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Required Time                                                                                  -4.150  
Arrival Time                                                                                    5.821  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                            1.671  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i28/Q  (FD1P3XZ)
Path End         : countstart_res1__i29/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  82      
int_osc                                                   NET DELAY      4.150                  4.150  82      
clocker/counter_57__i28/CK                                CLOCK PIN      0.000                  4.150  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/counter_57__i28/CK->clocker/counter_57__i28/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391                  5.541  3       
counter[28]                                               NET DELAY      0.280                  5.821  3       
countstart_res1__i29/D                                    ENDPOINT       0.000                  5.821  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
                                                          CONSTRAINT     0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  82      
int_osc                                                   NET DELAY      4.150                  4.150  82      
countstart_res1__i29/CK                                   CLOCK PIN      0.000                  4.150  1       
                                                          Uncertainty    0.000                  4.150  
                                                          Hold time      0.000                  4.150  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Required Time                                                                                  -4.150  
Arrival Time                                                                                    5.821  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                            1.671  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i29/Q  (FD1P3XZ)
Path End         : countstart_res1__i30/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  82      
int_osc                                                   NET DELAY      4.150                  4.150  82      
clocker/counter_57__i29/CK                                CLOCK PIN      0.000                  4.150  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/counter_57__i29/CK->clocker/counter_57__i29/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391                  5.541  3       
counter[29]                                               NET DELAY      0.280                  5.821  3       
countstart_res1__i30/D                                    ENDPOINT       0.000                  5.821  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
                                                          CONSTRAINT     0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  82      
int_osc                                                   NET DELAY      4.150                  4.150  82      
countstart_res1__i30/CK                                   CLOCK PIN      0.000                  4.150  1       
                                                          Uncertainty    0.000                  4.150  
                                                          Hold time      0.000                  4.150  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Required Time                                                                                  -4.150  
Arrival Time                                                                                    5.821  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                            1.671  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i30/Q  (FD1P3XZ)
Path End         : countstart_res1__i31/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  82      
int_osc                                                   NET DELAY      4.150                  4.150  82      
clocker/counter_57__i30/CK                                CLOCK PIN      0.000                  4.150  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/counter_57__i30/CK->clocker/counter_57__i30/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391                  5.541  3       
counter[30]                                               NET DELAY      0.280                  5.821  3       
countstart_res1__i31/D                                    ENDPOINT       0.000                  5.821  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
                                                          CONSTRAINT     0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  82      
int_osc                                                   NET DELAY      4.150                  4.150  82      
countstart_res1__i31/CK                                   CLOCK PIN      0.000                  4.150  1       
                                                          Uncertainty    0.000                  4.150  
                                                          Hold time      0.000                  4.150  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Required Time                                                                                  -4.150  
Arrival Time                                                                                    5.821  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                            1.671  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i31/Q  (FD1P3XZ)
Path End         : countstart_res1__i32/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  82      
int_osc                                                   NET DELAY      4.150                  4.150  82      
clocker/counter_57__i31/CK                                CLOCK PIN      0.000                  4.150  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/counter_57__i31/CK->clocker/counter_57__i31/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391                  5.541  3       
counter[31]                                               NET DELAY      0.280                  5.821  3       
countstart_res1__i32/D                                    ENDPOINT       0.000                  5.821  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
                                                          CONSTRAINT     0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  82      
int_osc                                                   NET DELAY      4.150                  4.150  82      
countstart_res1__i32/CK                                   CLOCK PIN      0.000                  4.150  1       
                                                          Uncertainty    0.000                  4.150  
                                                          Hold time      0.000                  4.150  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Required Time                                                                                  -4.150  
Arrival Time                                                                                    5.821  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                            1.671  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i1/Q  (FD1P3XZ)
Path End         : i1__i1/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  82      
int_osc                                                   NET DELAY      4.150                  4.150  82      
i0__i1/CK                                                 CLOCK PIN      0.000                  4.150  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
i0__i1/CK->i0__i1/Q                       FD1P3XZ         CK_TO_Q_DELAY  1.391                  5.541  2       
i0[1]                                                     NET DELAY      0.280                  5.821  2       
i1__i1/D                                                  ENDPOINT       0.000                  5.821  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
                                                          CONSTRAINT     0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  82      
int_osc                                                   NET DELAY      4.150                  4.150  82      
i1__i1/CK                                                 CLOCK PIN      0.000                  4.150  1       
                                                          Uncertainty    0.000                  4.150  
                                                          Hold time      0.000                  4.150  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Required Time                                                                                  -4.150  
Arrival Time                                                                                    5.821  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                            1.671  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i2/Q  (FD1P3XZ)
Path End         : i1__i2/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  82      
int_osc                                                   NET DELAY      4.150                  4.150  82      
i0__i2/CK                                                 CLOCK PIN      0.000                  4.150  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
i0__i2/CK->i0__i2/Q                       FD1P3XZ         CK_TO_Q_DELAY  1.391                  5.541  2       
i0[2]                                                     NET DELAY      0.280                  5.821  2       
i1__i2/D                                                  ENDPOINT       0.000                  5.821  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
                                                          CONSTRAINT     0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  82      
int_osc                                                   NET DELAY      4.150                  4.150  82      
i1__i2/CK                                                 CLOCK PIN      0.000                  4.150  1       
                                                          Uncertainty    0.000                  4.150  
                                                          Hold time      0.000                  4.150  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Required Time                                                                                  -4.150  
Arrival Time                                                                                    5.821  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                            1.671  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i3/Q  (FD1P3XZ)
Path End         : i1__i3/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  82      
int_osc                                                   NET DELAY      4.150                  4.150  82      
i0__i3/CK                                                 CLOCK PIN      0.000                  4.150  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
i0__i3/CK->i0__i3/Q                       FD1P3XZ         CK_TO_Q_DELAY  1.391                  5.541  2       
i0[3]                                                     NET DELAY      0.280                  5.821  2       
i1__i3/D                                                  ENDPOINT       0.000                  5.821  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
                                                          CONSTRAINT     0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  82      
int_osc                                                   NET DELAY      4.150                  4.150  82      
i1__i3/CK                                                 CLOCK PIN      0.000                  4.150  1       
                                                          Uncertainty    0.000                  4.150  
                                                          Hold time      0.000                  4.150  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Required Time                                                                                  -4.150  
Arrival Time                                                                                    5.821  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                            1.671  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i0/Q  (FD1P3XZ)
Path End         : countstart_res1__i1/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  82      
int_osc                                                   NET DELAY      4.150                  4.150  82      
clocker/counter_57__i0/CK                                 CLOCK PIN      0.000                  4.150  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/counter_57__i0/CK->clocker/counter_57__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391                  5.541  3       
counter[0]                                                NET DELAY      0.280                  5.821  3       
countstart_res1__i1/D                                     ENDPOINT       0.000                  5.821  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
                                                          CONSTRAINT     0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  82      
int_osc                                                   NET DELAY      4.150                  4.150  82      
countstart_res1__i1/CK                                    CLOCK PIN      0.000                  4.150  1       
                                                          Uncertainty    0.000                  4.150  
                                                          Hold time      0.000                  4.150  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Required Time                                                                                  -4.150  
Arrival Time                                                                                    5.821  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                            1.671  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i0/Q  (FD1P3XZ)
Path End         : i1__i0/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  82      
int_osc                                                   NET DELAY      4.150                  4.150  82      
i0__i0/CK                                                 CLOCK PIN      0.000                  4.150  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
i0__i0/CK->i0__i0/Q                       FD1P3XZ         CK_TO_Q_DELAY  1.391                  5.541  2       
i0[0]                                                     NET DELAY      0.280                  5.821  2       
i1__i0/D                                                  ENDPOINT       0.000                  5.821  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
                                                          CONSTRAINT     0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  82      
int_osc                                                   NET DELAY      4.150                  4.150  82      
i1__i0/CK                                                 CLOCK PIN      0.000                  4.150  1       
                                                          Uncertainty    0.000                  4.150  
                                                          Hold time      0.000                  4.150  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Required Time                                                                                  -4.150  
Arrival Time                                                                                    5.821  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                            1.671  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



