# Design of voltage comparator circuit in 90 nm cmos technology
________________________________________________________________
Specifications of the designed circuit:
________________________________________________________________
Minimum input resolution: 2 mV
Maximum input offset voltage: 60 mV
Comparison time: less than two nanoseconds
Common input voltage: 2 mV
Power supply voltage: 1 volt
_________________________________________________________________
Circuit shape:
_________________________________________________________________
![1111](https://user-images.githubusercontent.com/72104345/168648256-a7421393-c654-4601-9573-659d64ff0c01.JPG)
