# EE371

This repo includes my System Verilog projects for EE/CSE 371

Description for each lab included in a pdf file.

(project_spec.pdf) is for the FinalLab: A game of ping pong on the FPGA using System Verilog. The whole game used VGA output, sound, camera module and PS/2 keyboard.
