-- generated by newgenasym Thu Feb 15 11:08:35 2007

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity NULL_1 is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC);
end NULL_1;
