#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Apr 12 21:55:46 2021
# Process ID: 16548
# Current directory: C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8076 C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.xpr
# Log file: C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/vivado.log
# Journal file: C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1024.062 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Data_Mem_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Data_Mem_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/Data_Mem_Interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem_Interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dummy_Data_Memory
ERROR: [VRFC 10-2951] 'address' is not a constant [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:29]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:29]
ERROR: [VRFC 10-875] illegal slicing of associative array [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:29]
WARNING: [VRFC 10-587] dynamic variables shall not be written with non-blocking assignments [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:29]
ERROR: [VRFC 10-441] cannot mix assoc and non-assoc arrays [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:29]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:29]
ERROR: [VRFC 10-2951] 'address' is not a constant [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:30]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:30]
ERROR: [VRFC 10-875] illegal slicing of associative array [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:30]
WARNING: [VRFC 10-587] dynamic variables shall not be written with non-blocking assignments [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:30]
ERROR: [VRFC 10-441] cannot mix assoc and non-assoc arrays [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:30]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:30]
ERROR: [VRFC 10-2951] 'address' is not a constant [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:31]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:31]
ERROR: [VRFC 10-875] illegal slicing of associative array [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:31]
WARNING: [VRFC 10-587] dynamic variables shall not be written with non-blocking assignments [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:31]
ERROR: [VRFC 10-441] cannot mix assoc and non-assoc arrays [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:31]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:31]
ERROR: [VRFC 10-1280] procedural assignment to a non-register read_data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register read_data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:38]
ERROR: [VRFC 10-2951] 'address' is not a constant [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:38]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:38]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.062 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top CPU [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Data_Mem_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Data_Mem_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/Data_Mem_Interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem_Interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dummy_Data_Memory
ERROR: [VRFC 10-2951] 'address' is not a constant [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:29]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:29]
ERROR: [VRFC 10-875] illegal slicing of associative array [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:29]
WARNING: [VRFC 10-587] dynamic variables shall not be written with non-blocking assignments [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:29]
ERROR: [VRFC 10-441] cannot mix assoc and non-assoc arrays [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:29]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:29]
ERROR: [VRFC 10-2951] 'address' is not a constant [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:30]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:30]
ERROR: [VRFC 10-875] illegal slicing of associative array [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:30]
WARNING: [VRFC 10-587] dynamic variables shall not be written with non-blocking assignments [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:30]
ERROR: [VRFC 10-441] cannot mix assoc and non-assoc arrays [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:30]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:30]
ERROR: [VRFC 10-2951] 'address' is not a constant [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:31]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:31]
ERROR: [VRFC 10-875] illegal slicing of associative array [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:31]
WARNING: [VRFC 10-587] dynamic variables shall not be written with non-blocking assignments [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:31]
ERROR: [VRFC 10-441] cannot mix assoc and non-assoc arrays [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:31]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:31]
ERROR: [VRFC 10-1280] procedural assignment to a non-register read_data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register read_data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:38]
ERROR: [VRFC 10-2951] 'address' is not a constant [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:38]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:38]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/Hermes_top.sv] -no_script -reset -force -quiet
remove_files  C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/Hermes_top.sv
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Data_Mem_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Data_Mem_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/Data_Mem_Interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem_Interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dummy_Data_Memory
ERROR: [VRFC 10-2951] 'address' is not a constant [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:29]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:29]
ERROR: [VRFC 10-875] illegal slicing of associative array [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:29]
WARNING: [VRFC 10-587] dynamic variables shall not be written with non-blocking assignments [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:29]
ERROR: [VRFC 10-441] cannot mix assoc and non-assoc arrays [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:29]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:29]
ERROR: [VRFC 10-2951] 'address' is not a constant [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:30]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:30]
ERROR: [VRFC 10-875] illegal slicing of associative array [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:30]
WARNING: [VRFC 10-587] dynamic variables shall not be written with non-blocking assignments [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:30]
ERROR: [VRFC 10-441] cannot mix assoc and non-assoc arrays [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:30]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:30]
ERROR: [VRFC 10-2951] 'address' is not a constant [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:31]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:31]
ERROR: [VRFC 10-875] illegal slicing of associative array [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:31]
WARNING: [VRFC 10-587] dynamic variables shall not be written with non-blocking assignments [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:31]
ERROR: [VRFC 10-441] cannot mix assoc and non-assoc arrays [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:31]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:31]
ERROR: [VRFC 10-1280] procedural assignment to a non-register read_data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register read_data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:38]
ERROR: [VRFC 10-2951] 'address' is not a constant [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:38]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:38]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top CPU_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top_file C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThirtyTwoBitLeftPad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitLeftPad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThirtyTwoBitRightPad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitRightPad
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:45]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 45 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ExceptionHandler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:127]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:48]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:53]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.062 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-5021] port 'PCContinue' is not connected on this instance [../../../../eBPF_Core.srcs/sim_1/new/CPU_tb.sv:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling package xil_defaultlib.data_memory_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/xsim.dir/CPU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 12 23:08:18 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1024.062 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -view {C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/CPU_tb_behav.wcfg} -view {C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/tb_Instruction_Mem_interface_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/CPU_tb_behav.wcfg
open_wave_config C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/tb_Instruction_Mem_interface_behav.wcfg
WARNING: Simulation object /tb_Instruction_Mem_interface/clk was not found in the design.
WARNING: Simulation object /tb_Instruction_Mem_interface/coreInstruction was not found in the design.
WARNING: Simulation object /tb_Instruction_Mem_interface/coreAddress was not found in the design.
WARNING: Simulation object /tb_Instruction_Mem_interface/readReady was not found in the design.
WARNING: Simulation object /tb_Instruction_Mem_interface/readRequest was not found in the design.
WARNING: Simulation object /tb_Instruction_Mem_interface/memAddress was not found in the design.
WARNING: Simulation object /tb_Instruction_Mem_interface/memInstruction was not found in the design.
WARNING: Simulation object /tb_Instruction_Mem_interface/read_instruct was not found in the design.
WARNING: Simulation object /tb_Instruction_Mem_interface/reset was not found in the design.
WARNING: Simulation object /tb_Instruction_Mem_interface/instructInterface/state was not found in the design.
WARNING: Simulation object /tb_Instruction_Mem_interface/instructInterface/nextState was not found in the design.
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
Beginning CPU tests!
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1024.062 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:45]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 45 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ExceptionHandler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:127]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:48]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:53]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.062 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.062 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-5021] port 'PCContinue' is not connected on this instance [../../../../eBPF_Core.srcs/sim_1/new/CPU_tb.sv:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling package xil_defaultlib.data_memory_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: Too many words specified in data file prime.bytes
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.062 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:45]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 45 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ExceptionHandler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:127]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:48]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:53]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.062 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.062 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-5021] port 'PCContinue' is not connected on this instance [../../../../eBPF_Core.srcs/sim_1/new/CPU_tb.sv:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling package xil_defaultlib.data_memory_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: Too many words specified in data file prime.bytes
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1024.062 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:45]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 45 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ExceptionHandler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:127]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:48]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:53]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.062 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1024.062 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-5021] port 'PCContinue' is not connected on this instance [../../../../eBPF_Core.srcs/sim_1/new/CPU_tb.sv:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling package xil_defaultlib.data_memory_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
WARNING: Too many words specified in data file prime.bytes
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1024.062 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:45]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 45 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ExceptionHandler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:127]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:48]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:53]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.062 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1024.062 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-5021] port 'PCContinue' is not connected on this instance [../../../../eBPF_Core.srcs/sim_1/new/CPU_tb.sv:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling package xil_defaultlib.data_memory_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1024.062 ; gain = 0.000
run all
Failed on Test: prime
Expected result : 00000000000000x1 
Found result : 0000000000000000 
run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 1024.062 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-endian-size.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw2.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-too-many-instructions.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div64-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/alu-arith.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/alu-bit.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/prime.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.bytes'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stack2.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jit-bounce.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jgt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jgt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit-not-last.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mov.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh32-high-shift.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh32-high-shift.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-infinite-loop.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jmp.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/early-exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-too-many-instructions.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod64-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lddw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/alu64-bit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-endian-size.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/alu64-bit.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-unreg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/alu-arith.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stack.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul-loop.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/alu64-arith.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/alu64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-lddw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/prime.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:45]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 45 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ExceptionHandler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:127]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:48]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:53]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.062 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.062 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-5021] port 'PCContinue' is not connected on this instance [../../../../eBPF_Core.srcs/sim_1/new/CPU_tb.sv:46]
WARNING: [VRFC 10-5021] port 'read_request' is not connected on this instance [../../../../eBPF_Core.srcs/sim_1/new/CPU_tb.sv:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling package xil_defaultlib.data_memory_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1024.062 ; gain = 0.000
run all
Failed on Test: prime
Expected result : 00000000000000x1 
Found result : 0000000000000000 
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.062 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:45]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 45 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ExceptionHandler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:127]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:48]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:53]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.062 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.062 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-5021] port 'PCContinue' is not connected on this instance [../../../../eBPF_Core.srcs/sim_1/new/CPU_tb.sv:46]
WARNING: [VRFC 10-5021] port 'read_request' is not connected on this instance [../../../../eBPF_Core.srcs/sim_1/new/CPU_tb.sv:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling package xil_defaultlib.data_memory_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1024.062 ; gain = 0.000
run all
Failed on Test: prime
Expected result : 00000000000000x1 
Found result : 0000000000000000 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-5021] port 'PCContinue' is not connected on this instance [../../../../eBPF_Core.srcs/sim_1/new/CPU_tb.sv:46]
WARNING: [VRFC 10-5021] port 'read_request' is not connected on this instance [../../../../eBPF_Core.srcs/sim_1/new/CPU_tb.sv:53]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.062 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_prime_tb.sv w ]
add_files -fileset sim_1 C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_prime_tb.sv
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {7000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\ExceptionHandler.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sim_1\new\CPU_prime_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sim_1\new\CPU_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\dataMemory.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\CPU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\instrucitonMemory.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\PC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\ExceptionHandler.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sim_1\new\CPU_prime_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sim_1\new\CPU_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\dataMemory.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\CPU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\instrucitonMemory.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\PC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\ExceptionHandler.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sim_1\new\CPU_prime_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sim_1\new\CPU_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\dataMemory.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\CPU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\instrucitonMemory.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\PC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\ExceptionHandler.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sim_1\new\CPU_prime_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sim_1\new\CPU_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\dataMemory.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\CPU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\instrucitonMemory.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\PC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\ExceptionHandler.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sim_1\new\CPU_prime_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sim_1\new\CPU_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\dataMemory.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\CPU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\instrucitonMemory.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\PC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\ExceptionHandler.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sim_1\new\CPU_prime_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sim_1\new\CPU_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\dataMemory.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\CPU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\instrucitonMemory.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\andre\Documents\GitHub\UofCProjectHermes\eBPF_Core\eBPF_Core.srcs\sources_1\new\PC.sv:]
set_property top CPU_prime_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_prime_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_prime_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThirtyTwoBitLeftPad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitLeftPad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThirtyTwoBitRightPad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitRightPad
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:43]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 43 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:44]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ExceptionHandler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:127]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:48]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:53]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_prime_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_prime_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.816 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1089.816 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling package xil_defaultlib.data_memory_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_prime_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_prime_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/xsim.dir/CPU_prime_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 13 00:52:32 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1089.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1089.816 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: Simulation object /CPU_tb/file_name was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /CPU_tb/successful_tests was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /CPU_tb/Forked31_166
  File: C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv

HDL Line: C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv:67
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1089.816 ; gain = 0.000
set_property top CPU_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top_file C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_tb.sv [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:43]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 43 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:44]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ExceptionHandler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:127]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:48]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:53]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.816 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1089.816 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling package xil_defaultlib.data_memory_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/xsim.dir/CPU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 13 00:53:56 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1089.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1089.816 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
Success on Test: add
Success on Test: alu-arith
Success on Test: alu-bit
Success on Test: alu64-arith
Success on Test: alu64-bit
Success on Test: arsh-reg
Success on Test: arsh
Success on Test: arsh32-high-shift
Success on Test: arsh64
 Memory should be initialized from be16-high.mem
Success on Test: be16-high
 Memory should be initialized from be16.mem
Success on Test: be16
 Memory should be initialized from be32-high.mem
Success on Test: be32-high
 Memory should be initialized from be32.mem
Success on Test: be32
 Memory should be initialized from be64.mem
Success on Test: be64
 Memory should be initialized from call-memfrob.mem
Failed on Test: call-memfrob
Expected result : x102292e2f2c0708 
Found result : 0102030405060708 
Success on Test: call-save
Failed on Test: call
Expected result : 00000x0102030405 
Found result : 0000000000000000 
Success on Test: div32-high-divisor
Success on Test: div32-imm
Success on Test: div32-reg
Success on Test: div64-imm
Success on Test: div64-reg
Failed on Test: early-exit
Expected result : 00000000000000x3 
Found result : 0000000000000004 
ERROR: Illegal hex digit 'l' found in data of file "err-call-bad-imm.res"
Success on Test: err-call-bad-imm
ERROR: Illegal hex digit 'l' found in data of file "err-call-unreg.res"
Success on Test: err-call-unreg
ERROR: Illegal hex digit 'l' found in data of file "err-div-by-zero-imm.res"
Success on Test: err-div-by-zero-imm
Failed on Test: err-div-by-zero-reg
Expected result : ffffffffffffffff 
Found result : 0000000000000000 
Failed on Test: err-div64-by-zero-reg
Expected result : ffffffffffffffff 
Found result : 0000000000000000 
ERROR: Illegal hex digit 'l' found in data of file "err-endian-size.res"
Success on Test: err-endian-size
ERROR: Illegal hex digit 'l' found in data of file "err-incomplete-lddw.res"
Failed on Test: err-incomplete-lddw
Expected result : 0000000000000000 
Found result : 0000000055667788 
ERROR: Illegal hex digit 'l' found in data of file "err-incomplete-lddw2.res"
Failed on Test: err-incomplete-lddw2
Expected result : 0000000000000000 
Found result : 0000000055667788 
ERROR: Illegal hex digit 'l' found in data of file "err-invalid-reg-dst.res"
Success on Test: err-invalid-reg-dst
ERROR: Illegal hex digit 'l' found in data of file "err-invalid-reg-src.res"
Success on Test: err-invalid-reg-src
ERROR: Illegal hex digit 'l' found in data of file "err-jmp-lddw.res"
Success on Test: err-jmp-lddw
ERROR: Illegal hex digit 'l' found in data of file "err-jmp-out.res"
Success on Test: err-jmp-out
Failed on Test: err-mod-by-zero-reg
Expected result : ffffffffffffffff 
Found result : 00000000xxxxxxxx 
Failed on Test: err-mod64-by-zero-reg
Expected result : ffffffffffffffff 
Found result : xxxxxxxxxxxxxxxx 
Failed on Test: err-stack-oob
Expected result : ffffffffffffffff 
Found result : 0000000000000000 
ERROR: Illegal hex digit 'l' found in data of file "err-unknown-opcode.res"
Success on Test: err-unknown-opcode
ERROR: Illegal hex digit 'l' found in data of file "err-write-r10.res"
Success on Test: err-write-r10
Success on Test: exit-not-last
Success on Test: exit
Success on Test: ja
Success on Test: jeq-imm
Success on Test: jeq-reg
Success on Test: jge-imm
Success on Test: jgt-imm
Success on Test: jgt-reg
Success on Test: jit-bounce
Success on Test: jle-imm
Success on Test: jle-reg
Success on Test: jlt-imm
Success on Test: jlt-reg
Success on Test: jne-reg
Success on Test: jset-imm
Success on Test: jset-reg
Success on Test: jsge-imm
Success on Test: jsge-reg
Success on Test: jsgt-imm
Success on Test: jsgt-reg
Success on Test: jsle-imm
Success on Test: jsle-reg
Success on Test: jslt-imm
Success on Test: jslt-reg
Success on Test: lddw
Success on Test: lddw2
 Memory should be initialized from ldxb-all.mem
Success on Test: ldxb-all
 Memory should be initialized from ldxb.mem
Success on Test: ldxb
 Memory should be initialized from ldxdw.mem
Success on Test: ldxdw
 Memory should be initialized from ldxh-all.mem
Success on Test: ldxh-all
 Memory should be initialized from ldxh-all2.mem
Success on Test: ldxh-all2
 Memory should be initialized from ldxh-same-reg.mem
Success on Test: ldxh-same-reg
 Memory should be initialized from ldxh.mem
Success on Test: ldxh
 Memory should be initialized from ldxw-all.mem
Success on Test: ldxw-all
 Memory should be initialized from ldxw.mem
Success on Test: ldxw
 Memory should be initialized from le16.mem
Success on Test: le16
 Memory should be initialized from le32.mem
Success on Test: le32
 Memory should be initialized from le64.mem
Success on Test: le64
Success on Test: lsh-reg
Success on Test: mod
Success on Test: mod32
Success on Test: mod64
Success on Test: mov
Success on Test: mul-loop
Success on Test: mul32-imm
Success on Test: mul32-reg-overflow
Success on Test: mul32-reg
Success on Test: mul64-imm
Success on Test: mul64-reg
Success on Test: neg
Success on Test: neg64
Success on Test: prime
Success on Test: rsh-reg
Success on Test: rsh32
Failed on Test: stack
Expected result : 0000000000000xcd 
Found result : xxxxxxxxxxxxxxxx 
Failed on Test: stack2
Expected result : 0000000x01020304 
Found result : 000000002a2a2a2a 
 Memory should be initialized from stb.mem
Success on Test: stb
 Memory should be initialized from stdw.mem
Success on Test: stdw
 Memory should be initialized from sth.mem
Success on Test: sth
Success on Test: string-stack
 Memory should be initialized from stw.mem
Success on Test: stw
 Memory should be initialized from stxb-all.mem
Success on Test: stxb-all
 Memory should be initialized from stxb-all2.mem
Success on Test: stxb-all2
 Memory should be initialized from stxb-chain.mem
Success on Test: stxb-chain
 Memory should be initialized from stxb.mem
Success on Test: stxb
 Memory should be initialized from stxdw.mem
Success on Test: stxdw
 Memory should be initialized from stxh.mem
Success on Test: stxh
 Memory should be initialized from stxw.mem
Success on Test: stxw
 Memory should be initialized from subnet.mem
Success on Test: subnet
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1089.816 ; gain = 0.000
set_property top CPU_prime_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_prime_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_prime_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:43]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 43 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:44]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ExceptionHandler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:127]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:48]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:53]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_prime_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_prime_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.816 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1089.816 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling package xil_defaultlib.data_memory_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_prime_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_prime_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: Simulation object /CPU_tb/file_name was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /CPU_tb/successful_tests was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
Beginning CPU tests!
Success on Test: add
Success on Test: alu-arith
Success on Test: alu-bit
Success on Test: alu64-arith
Success on Test: alu64-bit
Success on Test: arsh-reg
Success on Test: arsh
Success on Test: arsh32-high-shift
Success on Test: arsh64
 Memory should be initialized from be16-high.mem
Success on Test: be16-high
 Memory should be initialized from be16.mem
Success on Test: be16
 Memory should be initialized from be32-high.mem
Success on Test: be32-high
 Memory should be initialized from be32.mem
Success on Test: be32
 Memory should be initialized from be64.mem
Success on Test: be64
 Memory should be initialized from call-memfrob.mem
Failed on Test: call-memfrob
Expected result : x102292e2f2c0708 
Found result : 0102030405060708 
Success on Test: call-save
Failed on Test: call
Expected result : 00000x0102030405 
Found result : 0000000000000000 
Success on Test: div32-high-divisor
Success on Test: div32-imm
Success on Test: div32-reg
Success on Test: div64-imm
Success on Test: div64-reg
Failed on Test: early-exit
Expected result : 00000000000000x3 
Found result : 0000000000000004 
ERROR: Illegal hex digit 'l' found in data of file "err-call-bad-imm.res"
Success on Test: err-call-bad-imm
ERROR: Illegal hex digit 'l' found in data of file "err-call-unreg.res"
Success on Test: err-call-unreg
ERROR: Illegal hex digit 'l' found in data of file "err-div-by-zero-imm.res"
Success on Test: err-div-by-zero-imm
Failed on Test: err-div-by-zero-reg
Expected result : ffffffffffffffff 
Found result : 0000000000000000 
Failed on Test: err-div64-by-zero-reg
Expected result : ffffffffffffffff 
Found result : 0000000000000000 
ERROR: Illegal hex digit 'l' found in data of file "err-endian-size.res"
Success on Test: err-endian-size
ERROR: Illegal hex digit 'l' found in data of file "err-incomplete-lddw.res"
Failed on Test: err-incomplete-lddw
Expected result : 0000000000000000 
Found result : 0000000055667788 
ERROR: Illegal hex digit 'l' found in data of file "err-incomplete-lddw2.res"
Failed on Test: err-incomplete-lddw2
Expected result : 0000000000000000 
Found result : 0000000055667788 
ERROR: Illegal hex digit 'l' found in data of file "err-invalid-reg-dst.res"
Success on Test: err-invalid-reg-dst
ERROR: Illegal hex digit 'l' found in data of file "err-invalid-reg-src.res"
Success on Test: err-invalid-reg-src
ERROR: Illegal hex digit 'l' found in data of file "err-jmp-lddw.res"
Success on Test: err-jmp-lddw
ERROR: Illegal hex digit 'l' found in data of file "err-jmp-out.res"
Success on Test: err-jmp-out
Failed on Test: err-mod-by-zero-reg
Expected result : ffffffffffffffff 
Found result : 00000000xxxxxxxx 
Failed on Test: err-mod64-by-zero-reg
Expected result : ffffffffffffffff 
Found result : xxxxxxxxxxxxxxxx 
Failed on Test: err-stack-oob
Expected result : ffffffffffffffff 
Found result : 0000000000000000 
ERROR: Illegal hex digit 'l' found in data of file "err-unknown-opcode.res"
Success on Test: err-unknown-opcode
ERROR: Illegal hex digit 'l' found in data of file "err-write-r10.res"
Success on Test: err-write-r10
Success on Test: exit-not-last
Success on Test: exit
Success on Test: ja
Success on Test: jeq-imm
Success on Test: jeq-reg
Success on Test: jge-imm
Success on Test: jgt-imm
Success on Test: jgt-reg
Success on Test: jit-bounce
Success on Test: jle-imm
Success on Test: jle-reg
Success on Test: jlt-imm
Success on Test: jlt-reg
Success on Test: jne-reg
Success on Test: jset-imm
Success on Test: jset-reg
Success on Test: jsge-imm
Success on Test: jsge-reg
Success on Test: jsgt-imm
Success on Test: jsgt-reg
Success on Test: jsle-imm
Success on Test: jsle-reg
Success on Test: jslt-imm
Success on Test: jslt-reg
Success on Test: lddw
Success on Test: lddw2
 Memory should be initialized from ldxb-all.mem
Success on Test: ldxb-all
 Memory should be initialized from ldxb.mem
Success on Test: ldxb
 Memory should be initialized from ldxdw.mem
Success on Test: ldxdw
 Memory should be initialized from ldxh-all.mem
Success on Test: ldxh-all
 Memory should be initialized from ldxh-all2.mem
Success on Test: ldxh-all2
 Memory should be initialized from ldxh-same-reg.mem
Success on Test: ldxh-same-reg
 Memory should be initialized from ldxh.mem
Success on Test: ldxh
 Memory should be initialized from ldxw-all.mem
Success on Test: ldxw-all
 Memory should be initialized from ldxw.mem
Success on Test: ldxw
 Memory should be initialized from le16.mem
Success on Test: le16
 Memory should be initialized from le32.mem
Success on Test: le32
 Memory should be initialized from le64.mem
Success on Test: le64
Success on Test: lsh-reg
Success on Test: mod
Success on Test: mod32
Success on Test: mod64
Success on Test: mov
Success on Test: mul-loop
Success on Test: mul32-imm
Success on Test: mul32-reg-overflow
Success on Test: mul32-reg
Success on Test: mul64-imm
Success on Test: mul64-reg
Success on Test: neg
Success on Test: neg64
Success on Test: prime
Success on Test: rsh-reg
Success on Test: rsh32
Failed on Test: stack
Expected result : 0000000000000xcd 
Found result : xxxxxxxxxxxxxxxx 
Failed on Test: stack2
Expected result : 0000000x01020304 
Found result : 000000002a2a2a2a 
 Memory should be initialized from stb.mem
Success on Test: stb
 Memory should be initialized from stdw.mem
Success on Test: stdw
 Memory should be initialized from sth.mem
Success on Test: sth
Success on Test: string-stack
 Memory should be initialized from stw.mem
Success on Test: stw
 Memory should be initialized from stxb-all.mem
Success on Test: stxb-all
 Memory should be initialized from stxb-all2.mem
Success on Test: stxb-all2
 Memory should be initialized from stxb-chain.mem
Success on Test: stxb-chain
 Memory should be initialized from stxb.mem
Success on Test: stxb
 Memory should be initialized from stxdw.mem
Success on Test: stxdw
 Memory should be initialized from stxh.mem
Success on Test: stxh
 Memory should be initialized from stxw.mem
Success on Test: stxw
 Memory should be initialized from subnet.mem
Success on Test: subnet
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1089.816 ; gain = 0.000
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_prime_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_prime_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:43]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 43 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:44]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ExceptionHandler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:127]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:48]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:53]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_prime_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_prime_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.816 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling package xil_defaultlib.data_memory_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_prime_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_prime_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/tb_Instruction_Mem_interface_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/tb_Instruction_Mem_interface_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_prime_tb_behav -key {Behavioral:sim_1:Functional:CPU_prime_tb} -tclbatch {CPU_prime_tb.tcl} -view {C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/CPU_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/CPU_tb_behav.wcfg
WARNING: Simulation object /CPU_tb/instructionFromMem was not found in the design.
WARNING: Simulation object /CPU_tb/dataFromMem was not found in the design.
WARNING: Simulation object /CPU_tb/sizeSelect was not found in the design.
WARNING: Simulation object /CPU_tb/CPU/ALUControl was not found in the design.
WARNING: Simulation object /CPU_tb/CPU/ALUSrcA was not found in the design.
WARNING: Simulation object /CPU_tb/CPU/ALUSrcB was not found in the design.
WARNING: Simulation object /CPU_tb/CPU/immExtended was not found in the design.
WARNING: Simulation object /CPU_tb/CPU/immExtend was not found in the design.
WARNING: Simulation object /CPU_tb/CPU/ALUResult was not found in the design.
WARNING: Simulation object /CPU_tb/CPU/rFile/gprs was not found in the design.
WARNING: Simulation object /CPU_tb/CPU/regWrite was not found in the design.
WARNING: Simulation object /CPU_tb/CPU/memToReg was not found in the design.
WARNING: Simulation object /CPU_tb/CPU/memWrite was not found in the design.
source CPU_prime_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7000ns
Beginning CPU tests!
Failed on Test: prime
Expected result : 00000000000000x1 
Found result : 0000000000000003 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_prime_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1089.816 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_prime_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_prime_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:43]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 43 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:44]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ExceptionHandler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:127]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:48]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:53]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_prime_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_prime_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.816 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1089.816 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling package xil_defaultlib.data_memory_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_prime_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_prime_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
Failed on Test: prime
Expected result : 00000000000000x1 
Found result : 0000000000000003 
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1089.816 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_prime_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_prime_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_prime_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_prime_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling package xil_defaultlib.data_memory_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_prime_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_prime_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: Simulation object /CPU_prime_tb/file_name was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /CPU_prime_tb/successful_tests was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
Beginning CPU tests!
Failed on Test: prime
Expected result : 00000000000000x1 
Found result : 0000000000000003 
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1089.816 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_prime_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_prime_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:43]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 43 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:44]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ExceptionHandler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:127]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:48]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:53]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_prime_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_prime_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.816 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1089.816 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling package xil_defaultlib.data_memory_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_prime_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_prime_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
Failed on Test: prime
Expected result : 00000000000000x1 
Found result : 0000000000000000 
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1089.816 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_prime_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_prime_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:43]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 43 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:44]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ExceptionHandler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:127]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:48]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:53]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_prime_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_prime_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.816 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1089.816 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling package xil_defaultlib.data_memory_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_prime_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_prime_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1089.816 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {11000ns} -objects [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_prime_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_prime_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1113.379 ; gain = 23.562
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_prime_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_prime_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Beginning CPU tests!
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.461 ; gain = 0.000
run all
Success on Test: prime
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.461 ; gain = 0.000
save_wave_config {C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/CPU_prime_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/CPU_prime_tb_behav.wcfg
set_property xsim.view {C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/CPU_tb_behav.wcfg C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/tb_Instruction_Mem_interface_behav.wcfg C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/CPU_prime_tb_behav.wcfg} [get_filesets sim_1]
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_prime_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_prime_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/tb_Instruction_Mem_interface_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/tb_Instruction_Mem_interface_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_prime_tb_behav -key {Behavioral:sim_1:Functional:CPU_prime_tb} -tclbatch {CPU_prime_tb.tcl} -view {C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/CPU_tb_behav.wcfg} -view {C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/CPU_prime_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/CPU_tb_behav.wcfg
WARNING: Simulation object /CPU_tb/instructionFromMem was not found in the design.
WARNING: Simulation object /CPU_tb/dataFromMem was not found in the design.
WARNING: Simulation object /CPU_tb/sizeSelect was not found in the design.
WARNING: Simulation object /CPU_tb/CPU/ALUControl was not found in the design.
WARNING: Simulation object /CPU_tb/CPU/ALUSrcA was not found in the design.
WARNING: Simulation object /CPU_tb/CPU/ALUSrcB was not found in the design.
WARNING: Simulation object /CPU_tb/CPU/immExtended was not found in the design.
WARNING: Simulation object /CPU_tb/CPU/immExtend was not found in the design.
WARNING: Simulation object /CPU_tb/CPU/ALUResult was not found in the design.
WARNING: Simulation object /CPU_tb/CPU/rFile/gprs was not found in the design.
WARNING: Simulation object /CPU_tb/CPU/regWrite was not found in the design.
WARNING: Simulation object /CPU_tb/CPU/memToReg was not found in the design.
WARNING: Simulation object /CPU_tb/CPU/memWrite was not found in the design.
open_wave_config C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/CPU_prime_tb_behav.wcfg
source CPU_prime_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 11000ns
Beginning CPU tests!
Success on Test: prime
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_prime_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 11000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1113.461 ; gain = 0.000
run all
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1113.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_prime_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_prime_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
Beginning CPU tests!
Success on Test: prime
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1113.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_prime_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_prime_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:43]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 43 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:44]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ExceptionHandler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:127]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:48]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:53]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_prime_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_prime_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1113.461 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.461 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling package xil_defaultlib.data_memory_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_prime_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_prime_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
Beginning CPU tests!
Success on Test: prime
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1113.461 ; gain = 0.000
run all
WARNING: File prime_68.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_prime_tb.sv at line 107 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Failed on Test: prime
Expected result : 0000000000000000 
Found result : 0000000000000001 
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/prime_68.bytes.txt C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/prime_68.res.txt}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_prime_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_prime_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
Beginning CPU tests!
Success on Test: prime
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1113.461 ; gain = 0.000
run all
WARNING: File prime_68.res referenced on C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_prime_tb.sv at line 107 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Failed on Test: prime
Expected result : 0000000000000000 
Found result : 0000000000000001 
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/prime_68.bytes.txt] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/prime_68.bytes.txt
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/prime_68.res.txt] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/prime_68.res.txt
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/prime_68.res C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/prime_68.bytes}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_prime_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_prime_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
Beginning CPU tests!
Success on Test: prime
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1113.461 ; gain = 0.000
run all
Failed on Test: prime
Expected result : 00000000000000x0 
Found result : 0000000000000001 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_prime_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/subnet.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-same-reg.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/call-memfrob.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all2.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/sth.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxb-all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/add.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/lsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jlt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jslt-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-src.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-div-by-zero-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-unknown-opcode.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-incomplete-lddw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-invalid-reg-dst.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le16.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/exit.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/string-stack.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-jmp-out.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldx.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxh.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsle-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsge-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-call-bad-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jset-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxw-all.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jeq-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jle-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ldxdw.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/rsh32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/neg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jsgt-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stb.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be16-high.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxb-chain.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div64-imm.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mod64.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-write-r10.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/arsh.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jge-imm.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/jne-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxdw.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul32-reg-overflow.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/ja.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-stack-oob.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/be32-high.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/err-mod-by-zero-reg.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/le64.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/div32-high-divisor.res'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/stxw.bytes'
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim/mul64-reg.res'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_prime_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/16to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/32to64SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoBitSignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/And_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:43]
WARNING: [VRFC 10-2938] 'instruction' is already implicitly declared on line 43 [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:44]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/DestReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DestReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Div_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ExceptionHandler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Adder_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hardware_Subtractor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicalControlUnit
WARNING: [VRFC 10-3380] identifier 'recognized_opcode' is used before its declaration [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/LogicalControlUnit.sv:127]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Lsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Modulus_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modulus_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Mult_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Negation_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Negation_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Or_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Signed_Rsh_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signed_Rsh_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ThreeToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Xor_64bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_64bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/byteswap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteswap64
INFO: [VRFC 10-311] analyzing module byteswap32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:48]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:53]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/instrucitonMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/jump_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sim_1/new/CPU_prime_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_prime_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1113.461 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.461 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling package xil_defaultlib.data_memory_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.ExceptionHandler
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_prime_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_prime_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
Beginning CPU tests!
Success on Test: prime
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1113.461 ; gain = 0.000
run all
Success on Test: prime_68
set_property -name {xsim.simulate.runtime} -value {21000ns} -objects [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_prime_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_prime_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
Beginning CPU tests!
Success on Test: prime
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1113.461 ; gain = 0.000
run all
Success on Test: prime_68
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_prime_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_prime_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: Simulation object /CPU_prime_tb/file_name was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /CPU_prime_tb/successful_tests was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
Beginning CPU tests!
Success on Test: prime
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1123.172 ; gain = 0.000
run all
Success on Test: prime_68
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_prime_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_prime_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
Beginning CPU tests!
Success on Test: prime
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1123.172 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_prime_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_prime_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.sim/sim_1/behav/xsim'
"xelab -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_prime_tb_behav xil_defaultlib.CPU_prime_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
Beginning CPU tests!
Success on Test: prime
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1123.172 ; gain = 0.000
run all
Success on Test: prime_68
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 13 12:14:55 2021...
