parent	,	V_11
of_clk_add_provider	,	F_31
sunxi_divider_clk_setup	,	F_49
best_parent	,	V_16
mult	,	V_91
freq_mhz	,	V_52
DIV_ROUND_UP	,	F_8
shift	,	V_39
SUN6I_AHB1_MUX_MASK	,	V_42
pre_div	,	V_27
clk_onecell_data	,	V_67
SUN6I_AHB1_DIV_GET	,	F_6
clk_mux_match	,	V_108
hw	,	V_2
nclocks	,	V_104
clk_lock	,	V_28
of_clk_src_simple_get	,	V_46
sun4i_a10_init_clocks	,	F_64
calcm	,	V_13
clk_rate_request	,	V_14
lock	,	V_43
clk_parent	,	V_62
divs_data	,	V_66
calcp	,	V_12
clk_fixed_factor_ops	,	V_92
ARRAY_SIZE	,	F_65
SUNXI_DIVISOR_WIDTH	,	V_93
best_child_rate	,	V_21
clk	,	V_31
SUNXI_MAX_PARENTS	,	V_59
round_freq_6	,	V_54
sun4i_a10_critical_clocks	,	V_109
to_sun6i_ahb1_clk	,	F_2
sun6i_a31_get_pll6_factors	,	F_38
clk_fixed_factor	,	V_77
__clk_get_name	,	F_53
clocks	,	V_103
node	,	V_30
clk_hw_get_parent_by_index	,	F_12
of_clk_get_parent_name	,	F_50
sun6i_critical_clocks	,	V_111
pr_err	,	F_45
sun5i_a13_get_ahb_factors	,	F_39
GFP_KERNEL	,	V_38
"clock-output-names"	,	L_1
clkflags	,	V_83
clk_hw_get_num_parents	,	F_11
sun6i_ahb1_clk_round	,	F_7
kfree	,	F_29
sun5i_init_clocks	,	F_66
SUNXI_MUX_GATE_WIDTH	,	V_60
flags	,	V_26
SUN6I_AHB1_MUX_SHIFT	,	V_40
freq	,	V_47
device_node	,	V_29
ndivs	,	V_81
clk_factors_match	,	V_106
sunxi_mux_clk_setup	,	F_47
clk_div_match	,	V_107
rate_hw	,	V_72
bit_idx	,	V_88
sun6i_ahb1_clk	,	V_4
clk_mux	,	V_32
sun6i_ahb1_clk_ops	,	V_45
sun9i_init_clocks	,	F_68
ahb1	,	V_5
of_clk_parent_fill	,	F_26
round_freq_16	,	V_55
fix_factor	,	V_78
order_base_2	,	F_40
table	,	V_65
clk_prepare_enable	,	F_63
clk_hw	,	V_1
u8	,	T_2
sun6i_ahb1_clk_setup	,	F_22
sun4i_get_apb1_factors	,	F_41
i	,	V_17
kcalloc	,	F_55
SUN6I_AHB1_MUX_GET_PARENT	,	F_4
k	,	V_49
m	,	V_50
num_parents	,	V_18
n	,	V_48
EINVAL	,	V_23
p	,	V_51
clk_ops	,	V_73
clk_gate_ops	,	V_95
CLK_SET_RATE_PARENT	,	V_22
free_clkdata	,	V_85
setup_function	,	F_59
__init	,	T_3
of_iomap	,	F_44
width	,	V_63
self	,	V_86
of_clk_src_onecell_get	,	V_97
clk_register_divider_table	,	F_51
data	,	V_57
sunxi_factors_register	,	F_46
pclk	,	V_70
for_each_matching_node_and_match	,	F_60
best_parent_hw	,	V_24
__iomem	,	T_4
parent_freq_mhz	,	V_53
CLK_DIVIDER_POWER_OF_TWO	,	V_64
clk_hw_get_flags	,	F_13
clk_num	,	V_96
of_node_full_name	,	F_24
clk_data	,	V_68
clk_match	,	V_99
u32	,	T_1
reg	,	V_7
clk_register_clkdev	,	F_32
function	,	V_100
free_gate	,	V_90
sun6i_init_clocks	,	F_67
clk_divider	,	V_79
req	,	V_15
"Could not get registers for factors-clk: %s\n"	,	L_2
clk_register_composite	,	F_30
sun8i_a23_get_pll1_factors	,	F_36
free_clks	,	V_87
SUN6I_AHB1_MUX_PARENT_PLL6	,	V_8
clk_mux_ops	,	V_44
sunxi_factors_clk_setup	,	F_43
best_parent_rate	,	V_25
factors_data	,	V_56
SUNXI_DIVS_MAX_QTY	,	V_82
spin_unlock_irqrestore	,	F_21
div_data	,	V_61
clk_name	,	V_34
of_sunxi_table_clock_setup	,	F_58
spin_lock_irqsave	,	F_17
of_property_read_string_index	,	F_56
clk_register_mux	,	F_48
name	,	V_35
of_property_read_string	,	F_27
gate_hw	,	V_71
fixed	,	V_89
sun6i_ahb1_clk_determine_rate	,	F_10
parents	,	V_36
clks	,	V_69
sun6i_a31_get_pll1_factors	,	F_34
np	,	V_101
sun5i_critical_clocks	,	V_110
best	,	V_19
SUN6I_AHB1_PLL6_DIV_GET	,	F_5
divp	,	V_9
mux	,	V_33
parent_rate	,	V_3
rate	,	V_6
kzalloc	,	F_28
divider	,	V_80
pre_divp	,	V_10
sunxi_divs_clk_setup	,	F_52
kmalloc	,	F_54
of_device_id	,	V_98
clk_divider_ops	,	V_94
clk_get	,	F_62
sun6i_ahb1_clk_set_rate	,	F_16
of_io_request_and_map	,	F_23
mask	,	V_41
clk_hw_get_rate	,	F_15
readl	,	F_3
rate_ops	,	V_74
sun4i_get_pll5_factors	,	F_37
writel	,	F_20
child_rate	,	V_20
match	,	V_102
clk_divs_match	,	V_105
WARN_ON	,	F_57
sun4i_get_pll1_factors	,	F_33
sunxi_init_clocks	,	F_61
factors	,	V_84
__roundup_pow_of_two	,	F_9
SUN6I_AHB1_PLL6_DIV_SET	,	F_19
mux_data	,	V_58
clk_hw_round_rate	,	F_14
round_down	,	F_35
SUN6I_AHB1_DIV_SET	,	F_18
SUN6I_AHB1_MAX_PARENTS	,	V_37
"pll5"	,	L_3
sun7i_a20_get_out_factors	,	F_42
gate	,	V_76
sun6i_ahb1_clk_recalc_rate	,	F_1
clk_gate	,	V_75
IS_ERR	,	F_25
