{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683542376531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683542376531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 18:39:36 2023 " "Processing started: Mon May 08 18:39:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683542376531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683542376531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ATCONV -c ATCONV " "Command: quartus_map --read_settings_files=on --write_settings_files=off ATCONV -c ATCONV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683542376532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683542376688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683542376688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atconv.v 1 1 " "Found 1 design units, including 1 entities, in source file atconv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ATCONV " "Found entity 1: ATCONV" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683542380800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683542380800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ATCONV " "Elaborating entity \"ATCONV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683542380817 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "add_bit ATCONV.v(61) " "Verilog HDL or VHDL warning at ATCONV.v(61): object \"add_bit\" assigned a value but never read" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683542380817 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ATCONV.v(111) " "Verilog HDL assignment warning at ATCONV.v(111): truncated value with size 32 to match size of target (12)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380818 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ATCONV.v(113) " "Verilog HDL assignment warning at ATCONV.v(113): truncated value with size 32 to match size of target (12)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380818 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ATCONV.v(117) " "Verilog HDL assignment warning at ATCONV.v(117): truncated value with size 32 to match size of target (12)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380819 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ATCONV.v(119) " "Verilog HDL assignment warning at ATCONV.v(119): truncated value with size 32 to match size of target (12)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380819 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ATCONV.v(121) " "Verilog HDL assignment warning at ATCONV.v(121): truncated value with size 32 to match size of target (12)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380819 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ATCONV.v(122) " "Verilog HDL assignment warning at ATCONV.v(122): truncated value with size 32 to match size of target (12)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380819 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ATCONV.v(123) " "Verilog HDL assignment warning at ATCONV.v(123): truncated value with size 32 to match size of target (12)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380819 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ATCONV.v(124) " "Verilog HDL assignment warning at ATCONV.v(124): truncated value with size 32 to match size of target (12)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380819 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ATCONV.v(126) " "Verilog HDL assignment warning at ATCONV.v(126): truncated value with size 32 to match size of target (12)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380819 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ATCONV.v(127) " "Verilog HDL assignment warning at ATCONV.v(127): truncated value with size 32 to match size of target (12)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380819 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ATCONV.v(128) " "Verilog HDL assignment warning at ATCONV.v(128): truncated value with size 32 to match size of target (12)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380819 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ATCONV.v(129) " "Verilog HDL assignment warning at ATCONV.v(129): truncated value with size 32 to match size of target (12)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380819 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ATCONV.v(132) " "Verilog HDL assignment warning at ATCONV.v(132): truncated value with size 32 to match size of target (12)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380819 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ATCONV.v(133) " "Verilog HDL assignment warning at ATCONV.v(133): truncated value with size 32 to match size of target (12)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380819 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ATCONV.v(134) " "Verilog HDL assignment warning at ATCONV.v(134): truncated value with size 32 to match size of target (12)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380819 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ATCONV.v(202) " "Verilog HDL assignment warning at ATCONV.v(202): truncated value with size 32 to match size of target (4)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380820 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ATCONV.v(215) " "Verilog HDL assignment warning at ATCONV.v(215): truncated value with size 32 to match size of target (4)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380820 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ATCONV.v(221) " "Verilog HDL assignment warning at ATCONV.v(221): truncated value with size 32 to match size of target (4)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380820 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ATCONV.v(222) " "Verilog HDL assignment warning at ATCONV.v(222): truncated value with size 32 to match size of target (4)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380820 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ATCONV.v(248) " "Verilog HDL assignment warning at ATCONV.v(248): truncated value with size 32 to match size of target (13)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380820 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ATCONV.v(257) " "Verilog HDL assignment warning at ATCONV.v(257): truncated value with size 32 to match size of target (6)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380821 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ATCONV.v(262) " "Verilog HDL assignment warning at ATCONV.v(262): truncated value with size 32 to match size of target (6)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380821 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ATCONV.v(265) " "Verilog HDL assignment warning at ATCONV.v(265): truncated value with size 32 to match size of target (6)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380821 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ATCONV.v(283) " "Verilog HDL assignment warning at ATCONV.v(283): truncated value with size 32 to match size of target (2)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380821 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ATCONV.v(291) " "Verilog HDL assignment warning at ATCONV.v(291): truncated value with size 32 to match size of target (10)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380822 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ATCONV.v(294) " "Verilog HDL assignment warning at ATCONV.v(294): truncated value with size 32 to match size of target (6)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380822 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ATCONV.v(297) " "Verilog HDL assignment warning at ATCONV.v(297): truncated value with size 32 to match size of target (6)" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683542380822 "|ATCONV"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "ATCONV.v" "Mult0" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 220 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683542381153 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683542381153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 220 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683542381175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683542381175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683542381175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683542381175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683542381175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683542381175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683542381175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683542381175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683542381175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683542381175 ""}  } { { "ATCONV.v" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/ATCONV.v" 220 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683542381175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l4t " "Found entity 1: mult_l4t" {  } { { "db/mult_l4t.tdf" "" { Text "C:/Users/Leo/Desktop/code/DICHW/2023_DIC_HW/HW4/db/mult_l4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683542381196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683542381196 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683542381494 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683542381871 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683542381977 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683542381977 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "560 " "Implemented 560 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683542382009 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683542382009 ""} { "Info" "ICUT_CUT_TM_LCELLS" "476 " "Implemented 476 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683542382009 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1683542382009 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683542382009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683542382021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 18:39:42 2023 " "Processing ended: Mon May 08 18:39:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683542382021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683542382021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683542382021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683542382021 ""}
