###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 25 17:25:42 2024
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackRep...
###############################################################
Path 1: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.235
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.659
- Arrival Time                  4.213
= Slack Time                   15.446
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.446 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   16.386 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   17.418 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   18.238 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   18.838 | 
     | FE_OFC3_O_RST2                | A v -> Y ^ | CLKINVX8M | 1.123 | 0.778 |   4.170 |   19.616 | 
     | U12_ALU/\ALU_OUT_reg[1]       | RN ^       | SDFFRQX2M | 1.123 | 0.043 |   4.213 |   19.659 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -15.446 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.445 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -15.382 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -15.262 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -15.212 | 
     | U12_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M  | 0.049 | 0.001 |   0.235 |  -15.211 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.235
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.659
- Arrival Time                  4.207
= Slack Time                   15.453
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.453 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   16.393 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   17.425 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   18.245 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   18.845 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   19.603 | 
     | U12_ALU/\ALU_OUT_reg[2]       | RN ^       | SDFFRQX2M | 1.115 | 0.056 |   4.207 |   19.659 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -15.453 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.452 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -15.389 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -15.269 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -15.219 | 
     | U12_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M  | 0.049 | 0.001 |   0.235 |  -15.217 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.235
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.659
- Arrival Time                  4.203
= Slack Time                   15.456
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.456 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   16.396 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   17.429 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   18.249 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   18.849 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   19.607 | 
     | U12_ALU/\ALU_OUT_reg[3]       | RN ^       | SDFFRQX2M | 1.115 | 0.053 |   4.203 |   19.659 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -15.456 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.456 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -15.393 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -15.272 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -15.222 | 
     | U12_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M  | 0.049 | 0.001 |   0.235 |  -15.221 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.235
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.659
- Arrival Time                  4.199
= Slack Time                   15.460
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.460 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   16.400 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   17.432 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   18.253 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   18.853 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   19.610 | 
     | U12_ALU/\ALU_OUT_reg[7]       | RN ^       | SDFFRQX2M | 1.114 | 0.049 |   4.199 |   19.659 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -15.460 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.460 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -15.396 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -15.276 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -15.226 | 
     | U12_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M  | 0.049 | 0.001 |   0.235 |  -15.225 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.235
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.660
- Arrival Time                  4.199
= Slack Time                   15.460
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.460 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   16.400 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   17.432 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   18.253 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   18.853 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   19.611 | 
     | U12_ALU/\ALU_OUT_reg[6]       | RN ^       | SDFFRQX2M | 1.114 | 0.049 |   4.199 |   19.660 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -15.460 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.460 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -15.397 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -15.276 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -15.226 | 
     | U12_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M  | 0.049 | 0.001 |   0.235 |  -15.225 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.235
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.660
- Arrival Time                  4.198
= Slack Time                   15.461
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.461 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   16.401 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   17.433 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   18.254 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   18.854 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   19.611 | 
     | U12_ALU/\ALU_OUT_reg[4]       | RN ^       | SDFFRQX2M | 1.114 | 0.048 |   4.198 |   19.660 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -15.461 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.461 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -15.397 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -15.277 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -15.227 | 
     | U12_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M  | 0.049 | 0.001 |   0.235 |  -15.226 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.235
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.660
- Arrival Time                  4.198
= Slack Time                   15.461
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.461 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   16.401 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   17.433 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   18.254 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   18.854 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   19.611 | 
     | U12_ALU/\ALU_OUT_reg[5]       | RN ^       | SDFFRQX2M | 1.114 | 0.048 |   4.198 |   19.660 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -15.461 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.461 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -15.397 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -15.277 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -15.227 | 
     | U12_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M  | 0.049 | 0.001 |   0.235 |  -15.226 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.660
- Arrival Time                  4.198
= Slack Time                   15.462
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.462 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   16.402 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   17.434 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   18.254 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   18.854 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   19.612 | 
     | U12_ALU/\ALU_OUT_reg[12]      | RN ^       | SDFFRQX2M | 1.114 | 0.048 |   4.198 |   19.660 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -15.462 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.461 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -15.398 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -15.278 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -15.228 | 
     | U12_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.236 |  -15.226 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.660
- Arrival Time                  4.198
= Slack Time                   15.462
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.462 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   16.402 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   17.434 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   18.255 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   18.855 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   19.612 | 
     | U12_ALU/\ALU_OUT_reg[8]       | RN ^       | SDFFRQX2M | 1.113 | 0.048 |   4.198 |   19.660 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -15.462 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.462 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -15.398 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -15.278 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -15.228 | 
     | U12_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.236 |  -15.226 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.660
- Arrival Time                  4.198
= Slack Time                   15.462
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.462 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   16.402 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   17.434 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   18.255 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   18.855 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   19.612 | 
     | U12_ALU/\ALU_OUT_reg[9]       | RN ^       | SDFFRQX2M | 1.114 | 0.048 |   4.198 |   19.660 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -15.462 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.462 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -15.398 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -15.278 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -15.228 | 
     | U12_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.236 |  -15.226 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.660
- Arrival Time                  4.195
= Slack Time                   15.465
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.465 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   16.405 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   17.437 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   18.257 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   18.857 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   19.615 | 
     | U12_ALU/\ALU_OUT_reg[10]      | RN ^       | SDFFRQX2M | 1.113 | 0.045 |   4.195 |   19.660 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -15.465 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.464 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -15.401 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -15.280 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -15.231 | 
     | U12_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.236 |  -15.229 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.660
- Arrival Time                  4.193
= Slack Time                   15.467
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.467 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   16.407 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   17.439 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   18.259 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   18.859 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   19.617 | 
     | U12_ALU/\ALU_OUT_reg[13]      | RN ^       | SDFFRQX2M | 1.113 | 0.043 |   4.193 |   19.660 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -15.467 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.466 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -15.403 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -15.283 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -15.233 | 
     | U12_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.236 |  -15.231 | 
     +---------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.660
- Arrival Time                  4.191
= Slack Time                   15.469
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.469 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   16.410 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   17.442 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   18.262 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   18.862 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   19.620 | 
     | U12_ALU/\ALU_OUT_reg[11]      | RN ^       | SDFFRQX2M | 1.113 | 0.041 |   4.191 |   19.660 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -15.469 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.469 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -15.406 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -15.285 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -15.235 | 
     | U12_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.236 |  -15.233 | 
     +---------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.661
- Arrival Time                  4.188
= Slack Time                   15.473
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.473 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   16.413 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   17.445 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   18.265 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   18.865 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   19.623 | 
     | U12_ALU/\ALU_OUT_reg[15]      | RN ^       | SDFFRQX2M | 1.113 | 0.038 |   4.188 |   19.661 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -15.473 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.472 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -15.409 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -15.288 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -15.239 | 
     | U12_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.236 |  -15.236 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.235
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.659
- Arrival Time                  4.186
= Slack Time                   15.473
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.473 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   16.413 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   17.445 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   18.265 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   18.865 | 
     | FE_OFC3_O_RST2                | A v -> Y ^ | CLKINVX8M | 1.123 | 0.778 |   4.170 |   19.643 | 
     | U12_ALU/\ALU_OUT_reg[0]       | RN ^       | SDFFRQX2M | 1.123 | 0.016 |   4.186 |   19.659 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -15.473 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.472 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -15.409 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -15.289 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -15.239 | 
     | U12_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRQX2M  | 0.049 | 0.001 |   0.235 |  -15.238 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U12_ALU/OUT_VALID_reg/CK 
Endpoint:   U12_ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.660
- Arrival Time                  4.185
= Slack Time                   15.475
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.475 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   16.415 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   17.447 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   18.267 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   18.867 | 
     | FE_OFC3_O_RST2                | A v -> Y ^ | CLKINVX8M | 1.123 | 0.778 |   4.171 |   19.645 | 
     | U12_ALU/OUT_VALID_reg         | RN ^       | SDFFRQX2M | 1.123 | 0.015 |   4.185 |   19.660 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -15.475 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.474 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -15.411 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -15.290 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -15.241 | 
     | U12_ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.236 |  -15.238 | 
     +---------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.661
- Arrival Time                  4.182
= Slack Time                   15.478
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   15.478 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   16.419 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   17.451 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   18.271 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   18.871 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   19.629 | 
     | U12_ALU/\ALU_OUT_reg[14]      | RN ^       | SDFFRQX2M | 1.113 | 0.032 |   4.182 |   19.661 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -15.478 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.478 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -15.415 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -15.294 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -15.244 | 
     | U12_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.236 |  -15.242 | 
     +---------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/
\edge_count_reg[3] /CK 
Endpoint:   U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI 
(v) checked with  leading edge of 'DFTCLK'
Beginpoint: SI[1]                                                             
(v) triggered by  leading edge of 'DFTCLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.643
- Setup                         0.569
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.049
- Arrival Time                  4.109
= Slack Time                   16.940
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     + Drive Adjustment                   0.103
     = Beginpoint Arrival Time            4.103
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc   |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |         |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------+----------+-------+-------+---------+----------| 
     |                                                    | SI[1] v |          | 0.179 |       |   4.104 |   21.043 | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_c | SI v    | SDFFRX1M | 0.179 | 0.006 |   4.109 |   21.049 | 
     | ount_reg[3]                                        |         |          |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.940 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.908 | 
     | scan_clk__L2_I0                                    | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -16.855 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.804 | 
     | scan_clk__L4_I1                                    | A v -> Y v | CLKBUFX12M | 0.047 | 0.111 |   0.247 |  -16.693 | 
     | scan_clk__L5_I1                                    | A v -> Y v | CLKBUFX20M | 0.051 | 0.118 |   0.365 |  -16.574 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX20M | 0.043 | 0.114 |   0.480 |  -16.460 | 
     | scan_clk__L7_I1                                    | A v -> Y v | CLKBUFX20M | 0.045 | 0.112 |   0.592 |  -16.348 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.050 | 0.117 |   0.709 |  -16.231 | 
     | scan_clk__L9_I1                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.827 |  -16.112 | 
     | scan_clk__L10_I1                                   | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.949 |  -15.990 | 
     | scan_clk__L11_I1                                   | A v -> Y v | CLKBUFX20M | 0.070 | 0.137 |   1.086 |  -15.853 | 
     | scan_clk__L12_I1                                   | A v -> Y ^ | CLKINVX32M | 0.051 | 0.054 |   1.141 |  -15.799 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v | CLKINVX40M | 0.034 | 0.046 |   1.186 |  -15.753 | 
     | scan_clk__L14_I0                                   | A v -> Y ^ | CLKINVX32M | 0.024 | 0.030 |   1.217 |  -15.723 | 
     | DIV_RX_MUX/U1                                      | B ^ -> Y ^ | MX2X6M     | 0.113 | 0.183 |   1.399 |  -15.540 | 
     | O_CLK4__L1_I0                                      | A ^ -> Y ^ | BUFX20M    | 0.087 | 0.122 |   1.522 |  -15.418 | 
     | O_CLK4__L2_I0                                      | A ^ -> Y v | CLKINVX40M | 0.056 | 0.071 |   1.592 |  -15.347 | 
     | O_CLK4__L3_I0                                      | A v -> Y ^ | CLKINVX32M | 0.046 | 0.049 |   1.641 |  -15.298 | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_c | CK ^       | SDFFRX1M   | 0.046 | 0.001 |   1.642 |  -15.297 | 
     | ount_reg[3]                                        |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[1][3] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[1][3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.609
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.210
- Arrival Time                  4.234
= Slack Time                   16.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   16.977 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.917 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.949 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.769 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.369 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.127 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[1][3] | RN ^       | SDFFRQX2M | 1.116 | 0.083 |   4.234 |   21.210 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.977 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.945 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -16.892 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.841 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.808 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.713 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.611 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.507 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.405 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.298 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.193 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.084 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.006 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.789 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.642 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.568 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.501 | 
     | O_CLK1__L4_I2                     | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   1.540 |  -15.436 | 
     | O_CLK1__L5_I5                     | A v -> Y ^ | CLKINVX40M | 0.064 | 0.064 |   1.604 |  -15.372 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[1][3] | CK ^       | SDFFRQX2M  | 0.064 | 0.004 |   1.609 |  -15.368 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[3][0] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[3][0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.611
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.214
- Arrival Time                  4.231
= Slack Time                   16.983
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   16.983 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.923 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.955 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.775 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.375 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.133 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][0] | RN ^       | SDFFRQX2M | 1.116 | 0.081 |   4.231 |   21.214 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.983 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.951 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -16.898 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.847 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.813 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.719 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.617 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.513 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.410 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.304 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.198 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.089 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.012 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.795 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.648 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.573 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.507 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.440 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -15.376 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][0] | CK ^       | SDFFRQX2M  | 0.067 | 0.004 |   1.611 |  -15.371 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U2_DATA_SYNC/enable_flop_reg/CK 
Endpoint:   U2_DATA_SYNC/enable_flop_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.607
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.208
- Arrival Time                  4.225
= Slack Time                   16.983
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   16.983 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.923 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.955 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.776 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.376 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.133 | 
     | U2_DATA_SYNC/enable_flop_reg  | RN ^       | SDFFRQX2M | 1.117 | 0.075 |   4.225 |   21.208 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.983 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.951 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -16.899 | 
     | scan_clk__L3_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.847 | 
     | scan_clk__L4_I0              | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.814 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.719 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.617 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.513 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.411 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.305 | 
     | scan_clk__L10_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.199 | 
     | scan_clk__L11_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.090 | 
     | scan_clk__L12_I0             | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.012 | 
     | REF_CLK_MUX/U1               | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.795 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.648 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.574 | 
     | O_CLK1__L3_I1                | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.508 | 
     | O_CLK1__L4_I3                | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.440 | 
     | O_CLK1__L5_I7                | A v -> Y ^ | CLKINVX40M | 0.062 | 0.058 |   1.601 |  -15.382 | 
     | U2_DATA_SYNC/enable_flop_reg | CK ^       | SDFFRQX2M  | 0.062 | 0.005 |   1.607 |  -15.377 | 
     +---------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U2_DATA_SYNC/\sync_bus_reg[0] /CK 
Endpoint:   U2_DATA_SYNC/\sync_bus_reg[0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.607
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.208
- Arrival Time                  4.225
= Slack Time                   16.983
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   16.983 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.923 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.955 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.776 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.376 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.134 | 
     | U2_DATA_SYNC/\sync_bus_reg[0] | RN ^       | SDFFRQX2M | 1.117 | 0.075 |   4.225 |   21.208 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.983 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.952 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -16.899 | 
     | scan_clk__L3_I0               | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.847 | 
     | scan_clk__L4_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.814 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.719 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.617 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.514 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.411 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.305 | 
     | scan_clk__L10_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.199 | 
     | scan_clk__L11_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.090 | 
     | scan_clk__L12_I0              | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.012 | 
     | REF_CLK_MUX/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.795 | 
     | O_CLK1__L1_I0                 | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.648 | 
     | O_CLK1__L2_I0                 | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.574 | 
     | O_CLK1__L3_I1                 | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.508 | 
     | O_CLK1__L4_I3                 | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.440 | 
     | O_CLK1__L5_I7                 | A v -> Y ^ | CLKINVX40M | 0.062 | 0.058 |   1.601 |  -15.382 | 
     | U2_DATA_SYNC/\sync_bus_reg[0] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.607 |  -15.376 | 
     +----------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[2][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[2][2] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.609
- Setup                         0.397
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.187
- Arrival Time                  4.204
= Slack Time                   16.983
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   16.983 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.923 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.956 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.776 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.376 | 
     | FE_OFC3_O_RST2                   | A v -> Y ^ | CLKINVX8M | 1.123 | 0.778 |   4.170 |   21.154 | 
     | U11_REG_FILE/\REG_FILE_reg[2][2] | RN ^       | SDFFSRX1M | 1.123 | 0.034 |   4.204 |   21.187 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.983 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.952 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -16.899 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.848 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.814 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.720 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.618 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.514 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.411 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.305 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.199 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.090 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.013 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.795 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.649 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.574 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.508 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   1.540 |  -15.443 | 
     | O_CLK1__L5_I5                    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.064 |   1.604 |  -15.379 | 
     | U11_REG_FILE/\REG_FILE_reg[2][2] | CK ^       | SDFFSRX1M  | 0.064 | 0.005 |   1.609 |  -15.374 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[4][3] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[4][3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.612
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.215
- Arrival Time                  4.231
= Slack Time                   16.983
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   16.983 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.923 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.956 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.776 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.376 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.134 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[4][3] | RN ^       | SDFFRQX2M | 1.116 | 0.081 |   4.231 |   21.215 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.983 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.952 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -16.899 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.848 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.814 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.720 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.618 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.514 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.411 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.305 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.199 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.090 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.013 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.795 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.649 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.574 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.508 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.440 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -15.376 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[4][3] | CK ^       | SDFFRQX2M  | 0.067 | 0.005 |   1.612 |  -15.371 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U10_SYS_CTRL/\current_state_reg[1] /CK 
Endpoint:   U10_SYS_CTRL/\current_state_reg[1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.607
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.208
- Arrival Time                  4.225
= Slack Time                   16.983
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |           |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^ |           | 0.000 |       |   0.000 |   16.983 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.923 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.956 | 
     | GEN_RST1_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.776 | 
     | FE_OFC0_O_RST2                     | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.376 | 
     | FE_OFC2_O_RST2                     | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.134 | 
     | U10_SYS_CTRL/\current_state_reg[1] | RN ^       | SDFFRQX2M | 1.117 | 0.075 |   4.225 |   21.208 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.983 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.952 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -16.899 | 
     | scan_clk__L3_I0                    | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.848 | 
     | scan_clk__L4_I0                    | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.814 | 
     | scan_clk__L5_I0                    | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.720 | 
     | scan_clk__L6_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.618 | 
     | scan_clk__L7_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.514 | 
     | scan_clk__L8_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.411 | 
     | scan_clk__L9_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.305 | 
     | scan_clk__L10_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.199 | 
     | scan_clk__L11_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.090 | 
     | scan_clk__L12_I0                   | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.013 | 
     | REF_CLK_MUX/U1                     | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.795 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.649 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.574 | 
     | O_CLK1__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.508 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.440 | 
     | O_CLK1__L5_I7                      | A v -> Y ^ | CLKINVX40M | 0.062 | 0.058 |   1.601 |  -15.382 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.607 |  -15.376 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[2][6] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[2][6] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.609
- Setup                         0.397
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.188
- Arrival Time                  4.204
= Slack Time                   16.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   16.984 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.924 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.956 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.776 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.376 | 
     | FE_OFC3_O_RST2                   | A v -> Y ^ | CLKINVX8M | 1.123 | 0.778 |   4.171 |   21.154 | 
     | U11_REG_FILE/\REG_FILE_reg[2][6] | RN ^       | SDFFSRX1M | 1.123 | 0.033 |   4.204 |   21.188 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.984 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.952 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -16.899 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.848 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.815 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.720 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.618 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.514 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.412 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.305 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.200 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.091 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.013 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.796 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.649 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.575 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.508 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   1.540 |  -15.443 | 
     | O_CLK1__L5_I5                    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.064 |   1.604 |  -15.379 | 
     | U11_REG_FILE/\REG_FILE_reg[2][6] | CK ^       | SDFFSRX1M  | 0.064 | 0.005 |   1.609 |  -15.374 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[5][4] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[5][4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.607
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.209
- Arrival Time                  4.225
= Slack Time                   16.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   16.984 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.924 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.956 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.777 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.377 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.134 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[5][4] | RN ^       | SDFFRQX2M | 1.117 | 0.074 |   4.225 |   21.209 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.984 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.952 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -16.899 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.848 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.815 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.720 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.618 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.514 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.412 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.306 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.200 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.091 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.013 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.796 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.649 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.575 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.509 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.441 | 
     | O_CLK1__L5_I7                     | A v -> Y ^ | CLKINVX40M | 0.062 | 0.058 |   1.601 |  -15.383 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[5][4] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.607 |  -15.377 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[5][3] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[5][3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.607
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.208
- Arrival Time                  4.224
= Slack Time                   16.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   16.984 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.924 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.956 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.777 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.377 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.135 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[5][3] | RN ^       | SDFFRQX2M | 1.117 | 0.074 |   4.224 |   21.208 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.984 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.953 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -16.900 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.848 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.815 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.720 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.618 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.514 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.412 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.306 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.200 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.091 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.013 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.796 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.649 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.575 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.509 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.441 | 
     | O_CLK1__L5_I7                     | A v -> Y ^ | CLKINVX40M | 0.062 | 0.058 |   1.601 |  -15.383 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[5][3] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.607 |  -15.377 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[5][2] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[5][2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.607
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.209
- Arrival Time                  4.224
= Slack Time                   16.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   16.984 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.924 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.956 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.777 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.377 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.135 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[5][2] | RN ^       | SDFFRQX2M | 1.117 | 0.074 |   4.224 |   21.209 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.984 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.953 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -16.900 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.848 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.815 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.721 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.618 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.515 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.412 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.306 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.200 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.091 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.013 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.796 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.649 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.575 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.509 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.441 | 
     | O_CLK1__L5_I7                     | A v -> Y ^ | CLKINVX40M | 0.062 | 0.058 |   1.601 |  -15.383 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[5][2] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.607 |  -15.377 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[1][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[1][2] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.610
- Setup                         0.397
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.188
- Arrival Time                  4.204
= Slack Time                   16.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   16.984 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.924 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.957 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.777 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.377 | 
     | FE_OFC3_O_RST2                   | A v -> Y ^ | CLKINVX8M | 1.123 | 0.778 |   4.171 |   21.155 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | RN ^       | SDFFSRX1M | 1.123 | 0.033 |   4.204 |   21.188 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.984 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.953 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -16.900 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.848 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.815 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.721 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.618 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.515 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.412 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.306 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.200 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.091 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.013 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.796 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.649 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.575 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.509 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   1.540 |  -15.444 | 
     | O_CLK1__L5_I5                    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.064 |   1.604 |  -15.380 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^       | SDFFSRX1M  | 0.064 | 0.005 |   1.610 |  -15.375 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[3][1] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[3][1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.613
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.216
- Arrival Time                  4.231
= Slack Time                   16.985
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   16.985 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.925 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.957 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.777 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.377 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.135 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][1] | RN ^       | SDFFRQX2M | 1.116 | 0.081 |   4.231 |   21.216 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.985 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.953 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -16.900 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.849 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.815 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.721 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.619 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.515 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.412 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.306 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.200 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.091 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.014 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.797 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.650 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.575 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.509 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.442 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -15.378 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][1] | CK ^       | SDFFRQX2M  | 0.067 | 0.006 |   1.613 |  -15.371 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[2][3] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[2][3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.615
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.218
- Arrival Time                  4.233
= Slack Time                   16.985
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   16.985 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.925 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.957 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.777 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.377 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.135 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][3] | RN ^       | SDFFRQX2M | 1.116 | 0.083 |   4.233 |   21.218 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.985 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.953 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -16.900 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.849 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.816 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.721 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.619 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.515 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.412 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.306 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.200 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.092 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.014 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.797 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.650 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.575 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.509 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.442 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -15.378 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][3] | CK ^       | SDFFRQX2M  | 0.067 | 0.008 |   1.615 |  -15.369 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[2][5] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[2][5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.615
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.217
- Arrival Time                  4.232
= Slack Time                   16.985
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   16.985 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.925 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.957 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.777 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.377 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.135 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][5] | RN ^       | SDFFRQX2M | 1.116 | 0.082 |   4.232 |   21.217 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.985 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.953 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -16.900 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.849 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.816 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.721 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.619 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.515 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.413 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.306 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.201 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.092 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.014 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.797 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.650 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.576 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.510 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.442 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -15.378 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][5] | CK ^       | SDFFRQX2M  | 0.067 | 0.008 |   1.615 |  -15.370 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[4][4] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[4][4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.611
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.213
- Arrival Time                  4.229
= Slack Time                   16.985
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   16.985 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.925 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.957 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.777 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.377 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.135 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[4][4] | RN ^       | SDFFRQX2M | 1.116 | 0.078 |   4.229 |   21.213 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.985 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.953 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -16.900 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.849 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.816 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.721 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.619 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.515 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.413 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.306 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.201 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.092 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.014 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.797 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.650 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.576 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.510 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.442 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -15.378 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[4][4] | CK ^       | SDFFRQX2M  | 0.067 | 0.004 |   1.611 |  -15.374 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[3][2] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[3][2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.614
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.216
- Arrival Time                  4.231
= Slack Time                   16.985
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   16.985 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.925 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.957 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.778 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.378 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.135 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][2] | RN ^       | SDFFRQX2M | 1.116 | 0.081 |   4.231 |   21.216 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.985 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.953 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -16.900 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.849 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.816 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.721 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.619 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.515 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.413 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.307 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.201 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.092 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.014 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.797 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.650 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.576 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.510 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.442 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -15.378 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][2] | CK ^       | SDFFRQX2M  | 0.067 | 0.007 |   1.614 |  -15.371 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[2][7] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[2][7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.615
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.217
- Arrival Time                  4.232
= Slack Time                   16.985
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   16.985 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.925 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.957 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.778 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.378 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.135 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][7] | RN ^       | SDFFRQX2M | 1.116 | 0.082 |   4.232 |   21.217 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.985 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.953 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -16.901 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.849 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.816 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.721 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.619 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.515 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.413 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.307 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.201 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.092 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.014 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.797 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.650 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.576 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.510 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.442 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -15.378 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][7] | CK ^       | SDFFRQX2M  | 0.067 | 0.007 |   1.615 |  -15.371 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[2][1] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[2][1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.616
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.219
- Arrival Time                  4.234
= Slack Time                   16.985
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   16.985 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.925 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.957 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.778 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.378 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.135 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][1] | RN ^       | SDFFRQX2M | 1.116 | 0.083 |   4.234 |   21.219 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.985 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.953 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -16.901 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.849 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.816 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.721 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.619 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.515 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.413 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.307 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.201 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.092 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.014 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.797 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.650 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.576 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.510 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.442 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -15.378 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][1] | CK ^       | SDFFRQX2M  | 0.067 | 0.009 |   1.616 |  -15.369 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U2_DATA_SYNC/\sync_bus_reg[7] /CK 
Endpoint:   U2_DATA_SYNC/\sync_bus_reg[7] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.608
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.209
- Arrival Time                  4.224
= Slack Time                   16.985
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   16.985 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.925 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.957 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.778 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.378 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.135 | 
     | U2_DATA_SYNC/\sync_bus_reg[7] | RN ^       | SDFFRQX2M | 1.117 | 0.074 |   4.224 |   21.209 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.985 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.953 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -16.901 | 
     | scan_clk__L3_I0               | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.849 | 
     | scan_clk__L4_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.816 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.721 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.619 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.515 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.413 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.307 | 
     | scan_clk__L10_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.201 | 
     | scan_clk__L11_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.092 | 
     | scan_clk__L12_I0              | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.014 | 
     | REF_CLK_MUX/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.797 | 
     | O_CLK1__L1_I0                 | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.650 | 
     | O_CLK1__L2_I0                 | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.576 | 
     | O_CLK1__L3_I1                 | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.510 | 
     | O_CLK1__L4_I3                 | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.442 | 
     | O_CLK1__L5_I7                 | A v -> Y ^ | CLKINVX40M | 0.062 | 0.058 |   1.601 |  -15.384 | 
     | U2_DATA_SYNC/\sync_bus_reg[7] | CK ^       | SDFFRQX2M  | 0.062 | 0.007 |   1.608 |  -15.377 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[2][6] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[2][6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.615
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.217
- Arrival Time                  4.232
= Slack Time                   16.985
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   16.985 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.925 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.957 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.778 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.378 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.135 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][6] | RN ^       | SDFFRQX2M | 1.116 | 0.082 |   4.232 |   21.217 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.985 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.954 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -16.901 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.849 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.816 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.721 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.619 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.515 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.413 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.307 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.201 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.092 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.014 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.797 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.650 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.576 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.510 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.442 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -15.378 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][6] | CK ^       | SDFFRQX2M  | 0.067 | 0.008 |   1.615 |  -15.371 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[3][6] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[3][6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.615
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.218
- Arrival Time                  4.233
= Slack Time                   16.985
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   16.985 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.925 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.957 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.778 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.378 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.135 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][6] | RN ^       | SDFFRQX2M | 1.116 | 0.082 |   4.233 |   21.218 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.985 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.954 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -16.901 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.849 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.816 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.721 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.619 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.515 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.413 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.307 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.201 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.092 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.014 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.797 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.650 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.576 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.510 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.442 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -15.378 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][6] | CK ^       | SDFFRQX2M  | 0.067 | 0.008 |   1.615 |  -15.370 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[3][4] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[3][4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.615
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.218
- Arrival Time                  4.232
= Slack Time                   16.985
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   16.985 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.925 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.958 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.778 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.378 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.136 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][4] | RN ^       | SDFFRQX2M | 1.116 | 0.082 |   4.232 |   21.218 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.985 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.954 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -16.901 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.850 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.816 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.722 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.619 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.516 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.413 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.307 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.201 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.092 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.014 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.797 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.651 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.576 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.510 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.442 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -15.378 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][4] | CK ^       | SDFFRQX2M  | 0.067 | 0.008 |   1.615 |  -15.370 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[2][0] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[2][0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.616
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.219
- Arrival Time                  4.233
= Slack Time                   16.985
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   16.985 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.925 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.958 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.778 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.378 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.136 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][0] | RN ^       | SDFFRQX2M | 1.116 | 0.083 |   4.233 |   21.219 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.985 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.954 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -16.901 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.850 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.816 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.722 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.620 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.516 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.413 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.307 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.201 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.092 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.015 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.797 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.651 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.576 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.510 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.442 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -15.378 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][0] | CK ^       | SDFFRQX2M  | 0.067 | 0.009 |   1.616 |  -15.369 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[2][4] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[2][4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.615
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.218
- Arrival Time                  4.232
= Slack Time                   16.985
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   16.985 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.926 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.958 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.778 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.378 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.136 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][4] | RN ^       | SDFFRQX2M | 1.116 | 0.082 |   4.232 |   21.218 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.985 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.954 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -16.901 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.850 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.816 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.722 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.620 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.516 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.413 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.307 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.201 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.092 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.015 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.797 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.651 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.576 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.510 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.443 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -15.378 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][4] | CK ^       | SDFFRQX2M  | 0.067 | 0.008 |   1.615 |  -15.370 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[3][5] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[3][5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.615
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.218
- Arrival Time                  4.232
= Slack Time                   16.985
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   16.985 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.926 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.958 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.778 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.378 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.136 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][5] | RN ^       | SDFFRQX2M | 1.116 | 0.082 |   4.232 |   21.218 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.985 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.954 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -16.901 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.850 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.816 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.722 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.620 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.516 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.413 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.307 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.201 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.092 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.015 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.797 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.651 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.576 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.510 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.443 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -15.378 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][5] | CK ^       | SDFFRQX2M  | 0.067 | 0.008 |   1.615 |  -15.370 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[3][3] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[3][3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.615
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.217
- Arrival Time                  4.232
= Slack Time                   16.986
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   16.986 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.926 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.958 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.778 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.378 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.136 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][3] | RN ^       | SDFFRQX2M | 1.116 | 0.081 |   4.232 |   21.217 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.986 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.954 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -16.901 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.850 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.816 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.722 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.620 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.516 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.413 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.307 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.201 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.092 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.015 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.798 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.651 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.576 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.510 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.443 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -15.379 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][3] | CK ^       | SDFFRQX2M  | 0.067 | 0.008 |   1.615 |  -15.371 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[2][2] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[2][2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.616
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.218
- Arrival Time                  4.233
= Slack Time                   16.986
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   16.986 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.926 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.958 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.778 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.378 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.136 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][2] | RN ^       | SDFFRQX2M | 1.116 | 0.082 |   4.233 |   21.218 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.986 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.954 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -16.901 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.850 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.817 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.722 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.620 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.516 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.413 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.307 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.201 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.093 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.015 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.798 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.651 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.577 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.510 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.443 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -15.379 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][2] | CK ^       | SDFFRQX2M  | 0.067 | 0.009 |   1.616 |  -15.370 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U2_DATA_SYNC/\sync_flops_reg[1] /CK 
Endpoint:   U2_DATA_SYNC/\sync_flops_reg[1] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.608
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.210
- Arrival Time                  4.224
= Slack Time                   16.986
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   16.986 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.926 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.958 | 
     | GEN_RST1_MUX/U1                 | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.778 | 
     | FE_OFC0_O_RST2                  | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.378 | 
     | FE_OFC2_O_RST2                  | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.136 | 
     | U2_DATA_SYNC/\sync_flops_reg[1] | RN ^       | SDFFRQX2M | 1.117 | 0.074 |   4.224 |   21.210 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.986 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.954 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -16.901 | 
     | scan_clk__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.850 | 
     | scan_clk__L4_I0                 | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.817 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.722 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.620 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.516 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.413 | 
     | scan_clk__L9_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.307 | 
     | scan_clk__L10_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.201 | 
     | scan_clk__L11_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.093 | 
     | scan_clk__L12_I0                | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.015 | 
     | REF_CLK_MUX/U1                  | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.798 | 
     | O_CLK1__L1_I0                   | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.651 | 
     | O_CLK1__L2_I0                   | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.577 | 
     | O_CLK1__L3_I1                   | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.510 | 
     | O_CLK1__L4_I3                   | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.443 | 
     | O_CLK1__L5_I7                   | A v -> Y ^ | CLKINVX40M | 0.062 | 0.058 |   1.601 |  -15.385 | 
     | U2_DATA_SYNC/\sync_flops_reg[1] | CK ^       | SDFFRQX2M  | 0.062 | 0.007 |   1.608 |  -15.378 | 
     +------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[3][7] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[3][7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.616
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.218
- Arrival Time                  4.232
= Slack Time                   16.986
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   16.986 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.926 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.958 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.779 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.379 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.136 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][7] | RN ^       | SDFFRQX2M | 1.116 | 0.082 |   4.232 |   21.218 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.986 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.954 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -16.902 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.850 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.817 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.722 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.620 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.516 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.414 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.308 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.202 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.093 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.015 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.798 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.651 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.577 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.511 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.443 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -15.379 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][7] | CK ^       | SDFFRQX2M  | 0.067 | 0.009 |   1.616 |  -15.370 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[5][0] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[5][0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.611
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.213
- Arrival Time                  4.227
= Slack Time                   16.986
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   16.986 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.926 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.959 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.779 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.379 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.137 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[5][0] | RN ^       | SDFFRQX2M | 1.116 | 0.076 |   4.227 |   21.213 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.986 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.955 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -16.902 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.851 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.817 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.723 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.620 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.517 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.414 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.308 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.202 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.093 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.015 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.798 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.651 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.577 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.511 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.443 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -15.379 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[5][0] | CK ^       | SDFFRQX2M  | 0.067 | 0.004 |   1.611 |  -15.376 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[4][2] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[4][2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.611
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.213
- Arrival Time                  4.227
= Slack Time                   16.986
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   16.986 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.302 | 0.940 |   0.940 |   17.926 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.365 | 1.032 |   1.972 |   18.959 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.820 |   2.793 |   19.779 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.608 | 0.600 |   3.393 |   20.379 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.758 |   4.150 |   21.137 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[4][2] | RN ^       | SDFFRQX2M | 1.116 | 0.076 |   4.227 |   21.213 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.986 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.955 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -16.902 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.851 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.817 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.723 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.621 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.517 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.414 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.308 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.202 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.093 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.016 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.798 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.652 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.577 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.511 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -15.444 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -15.379 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[4][2] | CK ^       | SDFFRQX2M  | 0.067 | 0.004 |   1.611 |  -15.376 | 
     +--------------------------------------------------------------------------------------------------+ 

