// Seed: 3233444826
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input supply0 id_2,
    output tri0 id_3,
    input wand id_4,
    input wor id_5,
    input tri id_6,
    output wand id_7,
    output tri id_8,
    output tri0 id_9,
    input tri1 id_10
);
endmodule
macromodule module_1 (
    output wand  id_0,
    output logic id_1,
    input  wire  id_2,
    output tri1  id_3,
    input  tri0  id_4,
    input  wire  id_5,
    input  uwire id_6
);
  assign id_3 = 1;
  wire id_8;
  id_9(
      .id_0(1 | id_1),
      .id_1(),
      .id_2((1)),
      .id_3(id_4),
      .id_4(id_0),
      .id_5(1'b0),
      .id_6(id_6),
      .id_7(),
      .id_8(id_8)
  );
  wire id_10;
  id_11 :
  assert property (@(1 or 1'b0) 1 - 1)
  else id_1 <= 1;
  wire id_12;
  tri  id_13 = 1'b0;
  wire id_14;
  module_0(
      id_2, id_4, id_5, id_3, id_4, id_5, id_5, id_3, id_3, id_3, id_4
  );
  tri id_15 = 1 > 1'b0, id_16;
endmodule
