Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Sat Nov 17 18:34:54 2018
| Host             : fabian running 64-bit Ubuntu 16.04.5 LTS
| Command          : report_power -file microblaze_arm_wrapper_power_routed.rpt -pb microblaze_arm_wrapper_power_summary_routed.pb -rpx microblaze_arm_wrapper_power_routed.rpx
| Design           : microblaze_arm_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.766        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.622        |
| Device Static (W)        | 0.144        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.6         |
| Junction Temperature (C) | 45.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.026 |        5 |       --- |             --- |
| Slice Logic              |     0.015 |    13975 |       --- |             --- |
|   LUT as Logic           |     0.011 |     4421 |     53200 |            8.31 |
|   LUT as Distributed RAM |     0.003 |      574 |     17400 |            3.30 |
|   Register               |    <0.001 |     5861 |    106400 |            5.51 |
|   CARRY4                 |    <0.001 |      118 |     13300 |            0.89 |
|   LUT as Shift Register  |    <0.001 |      263 |     17400 |            1.51 |
|   F7/F8 Muxes            |    <0.001 |      111 |     53200 |            0.21 |
|   Others                 |    <0.001 |      994 |       --- |             --- |
| Signals                  |     0.019 |     9099 |       --- |             --- |
| Block RAM                |     0.025 |        8 |       140 |            5.71 |
| PS7                      |     1.535 |        1 |       --- |             --- |
| Static Power             |     0.144 |          |           |                 |
| Total                    |     1.766 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.100 |       0.084 |      0.016 |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.755 |       0.724 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                            | Domain                                                            | Constraint (ns) |
+------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                       | microblaze_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/drck_i                   |            33.3 |
| microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE          |            33.3 |
+------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                              | Power (W) |
+---------------------------------------------------------------------------------------------------+-----------+
| microblaze_arm_wrapper                                                                            |     1.621 |
|   microblaze_arm_i                                                                                |     1.621 |
|     axi_mem_intercon                                                                              |     0.002 |
|       m00_couplers                                                                                |     0.000 |
|         auto_pc                                                                                   |     0.000 |
|           inst                                                                                    |     0.000 |
|       xbar                                                                                        |     0.002 |
|         inst                                                                                      |     0.002 |
|           gen_sasd.crossbar_sasd_0                                                                |     0.002 |
|             addr_arbiter_inst                                                                     |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                          |    <0.001 |
|             reg_slice_r                                                                           |    <0.001 |
|             splitter_ar                                                                           |    <0.001 |
|             splitter_aw                                                                           |    <0.001 |
|     axi_smc                                                                                       |     0.037 |
|       inst                                                                                        |     0.037 |
|         clk_map                                                                                   |    <0.001 |
|           psr_aclk                                                                                |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|         m00_exit_pipeline                                                                         |     0.005 |
|           m00_exit                                                                                |     0.005 |
|             inst                                                                                  |     0.005 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|               r_reg                                                                               |     0.001 |
|               splitter_inst                                                                       |     0.002 |
|                 gen_axi3.axi3_conv_inst                                                           |     0.002 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                             |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                                       |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                                           |    <0.001 |
|                   USE_WRITE.write_addr_inst                                                       |    <0.001 |
|                     USE_BURSTS.cmd_queue                                                          |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                       gen_srls[1].srl_nx1                                                         |    <0.001 |
|                       gen_srls[2].srl_nx1                                                         |    <0.001 |
|                       gen_srls[3].srl_nx1                                                         |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                                                     |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                       gen_srls[1].srl_nx1                                                         |    <0.001 |
|                       gen_srls[2].srl_nx1                                                         |    <0.001 |
|                       gen_srls[3].srl_nx1                                                         |    <0.001 |
|                       gen_srls[4].srl_nx1                                                         |    <0.001 |
|                   USE_WRITE.write_data_inst                                                       |    <0.001 |
|               w_reg                                                                               |    <0.001 |
|         m00_nodes                                                                                 |     0.007 |
|           m00_ar_node                                                                             |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|           m00_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                            |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|           m00_b_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_r_node                                                                              |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_w_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late         |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|         s00_entry_pipeline                                                                        |     0.008 |
|           s00_mmu                                                                                 |     0.004 |
|             inst                                                                                  |     0.004 |
|               ar_reg_stall                                                                        |     0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |    <0.001 |
|               w_sreg                                                                              |    <0.001 |
|           s00_si_converter                                                                        |     0.004 |
|             inst                                                                                  |     0.004 |
|               converter.wrap_narrow_inst                                                          |     0.004 |
|                 ar_reg_slice                                                                      |     0.001 |
|                 aw_reg_slice                                                                      |    <0.001 |
|                 gen_thread_loop[0].r_cmd_fifo                                                     |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_thread_loop[0].r_payld_fifo                                                   |     0.002 |
|                   cmd_fifo                                                                        |    <0.001 |
|                     gen_srls[0].srl_nx1                                                           |    <0.001 |
|                     gen_srls[11].srl_nx1                                                          |    <0.001 |
|                     gen_srls[1].srl_nx1                                                           |    <0.001 |
|                     gen_srls[8].srl_nx1                                                           |    <0.001 |
|                     gen_srls[9].srl_nx1                                                           |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[21].srl_nx1                                                            |    <0.001 |
|                   gen_srls[22].srl_nx1                                                            |    <0.001 |
|                   gen_srls[23].srl_nx1                                                            |    <0.001 |
|                   gen_srls[24].srl_nx1                                                            |    <0.001 |
|                   gen_srls[25].srl_nx1                                                            |    <0.001 |
|                   gen_srls[26].srl_nx1                                                            |    <0.001 |
|                   gen_srls[27].srl_nx1                                                            |    <0.001 |
|                   gen_srls[28].srl_nx1                                                            |    <0.001 |
|                   gen_srls[29].srl_nx1                                                            |    <0.001 |
|                   gen_srls[30].srl_nx1                                                            |    <0.001 |
|                   gen_srls[31].srl_nx1                                                            |    <0.001 |
|                   gen_srls[32].srl_nx1                                                            |    <0.001 |
|                   gen_srls[33].srl_nx1                                                            |    <0.001 |
|                   gen_srls[34].srl_nx1                                                            |    <0.001 |
|                   gen_srls[35].srl_nx1                                                            |    <0.001 |
|                   gen_srls[38].srl_nx1                                                            |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 w_cmd_fifo                                                                        |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                 w_payld_fifo                                                                      |    <0.001 |
|                   cmd_fifo                                                                        |    <0.001 |
|                   gen_srls[100].srl_nx1                                                           |    <0.001 |
|                   gen_srls[101].srl_nx1                                                           |    <0.001 |
|                   gen_srls[102].srl_nx1                                                           |    <0.001 |
|                   gen_srls[103].srl_nx1                                                           |    <0.001 |
|                   gen_srls[68].srl_nx1                                                            |    <0.001 |
|                   gen_srls[69].srl_nx1                                                            |    <0.001 |
|                   gen_srls[70].srl_nx1                                                            |    <0.001 |
|                   gen_srls[71].srl_nx1                                                            |    <0.001 |
|                   gen_srls[72].srl_nx1                                                            |    <0.001 |
|                   gen_srls[73].srl_nx1                                                            |    <0.001 |
|                   gen_srls[74].srl_nx1                                                            |    <0.001 |
|                   gen_srls[75].srl_nx1                                                            |    <0.001 |
|                   gen_srls[76].srl_nx1                                                            |    <0.001 |
|                   gen_srls[77].srl_nx1                                                            |    <0.001 |
|                   gen_srls[78].srl_nx1                                                            |    <0.001 |
|                   gen_srls[79].srl_nx1                                                            |    <0.001 |
|                   gen_srls[80].srl_nx1                                                            |    <0.001 |
|                   gen_srls[81].srl_nx1                                                            |    <0.001 |
|                   gen_srls[82].srl_nx1                                                            |    <0.001 |
|                   gen_srls[83].srl_nx1                                                            |    <0.001 |
|                   gen_srls[84].srl_nx1                                                            |    <0.001 |
|                   gen_srls[85].srl_nx1                                                            |    <0.001 |
|                   gen_srls[86].srl_nx1                                                            |    <0.001 |
|                   gen_srls[87].srl_nx1                                                            |    <0.001 |
|                   gen_srls[88].srl_nx1                                                            |    <0.001 |
|                   gen_srls[89].srl_nx1                                                            |    <0.001 |
|                   gen_srls[90].srl_nx1                                                            |    <0.001 |
|                   gen_srls[91].srl_nx1                                                            |    <0.001 |
|                   gen_srls[92].srl_nx1                                                            |    <0.001 |
|                   gen_srls[93].srl_nx1                                                            |    <0.001 |
|                   gen_srls[94].srl_nx1                                                            |    <0.001 |
|                   gen_srls[95].srl_nx1                                                            |    <0.001 |
|                   gen_srls[96].srl_nx1                                                            |    <0.001 |
|                   gen_srls[97].srl_nx1                                                            |    <0.001 |
|                   gen_srls[98].srl_nx1                                                            |    <0.001 |
|                   gen_srls[99].srl_nx1                                                            |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|         s00_nodes                                                                                 |     0.007 |
|           s00_ar_node                                                                             |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_b_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_r_node                                                                              |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_w_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                   inst_upsizer_target_pipeline                                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         s01_entry_pipeline                                                                        |     0.005 |
|           s01_mmu                                                                                 |     0.002 |
|             inst                                                                                  |     0.002 |
|               ar_reg_stall                                                                        |    <0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |    <0.001 |
|           s01_si_converter                                                                        |     0.003 |
|             inst                                                                                  |     0.003 |
|               converter.wrap_narrow_inst                                                          |     0.003 |
|                 ar_reg_slice                                                                      |    <0.001 |
|                 gen_thread_loop[0].r_cmd_fifo                                                     |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_thread_loop[0].r_payld_fifo                                                   |     0.002 |
|                   cmd_fifo                                                                        |    <0.001 |
|                     gen_srls[0].srl_nx1                                                           |    <0.001 |
|                     gen_srls[11].srl_nx1                                                          |    <0.001 |
|                     gen_srls[1].srl_nx1                                                           |    <0.001 |
|                     gen_srls[8].srl_nx1                                                           |    <0.001 |
|                     gen_srls[9].srl_nx1                                                           |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[21].srl_nx1                                                            |    <0.001 |
|                   gen_srls[22].srl_nx1                                                            |    <0.001 |
|                   gen_srls[23].srl_nx1                                                            |    <0.001 |
|                   gen_srls[24].srl_nx1                                                            |    <0.001 |
|                   gen_srls[25].srl_nx1                                                            |    <0.001 |
|                   gen_srls[26].srl_nx1                                                            |    <0.001 |
|                   gen_srls[27].srl_nx1                                                            |    <0.001 |
|                   gen_srls[28].srl_nx1                                                            |    <0.001 |
|                   gen_srls[29].srl_nx1                                                            |    <0.001 |
|                   gen_srls[30].srl_nx1                                                            |    <0.001 |
|                   gen_srls[31].srl_nx1                                                            |    <0.001 |
|                   gen_srls[32].srl_nx1                                                            |    <0.001 |
|                   gen_srls[33].srl_nx1                                                            |    <0.001 |
|                   gen_srls[34].srl_nx1                                                            |    <0.001 |
|                   gen_srls[35].srl_nx1                                                            |    <0.001 |
|                   gen_srls[38].srl_nx1                                                            |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|         s01_nodes                                                                                 |     0.003 |
|           s01_ar_node                                                                             |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s01_r_node                                                                              |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         switchboards                                                                              |     0.001 |
|           ar_switchboard                                                                          |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                            |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           aw_switchboard                                                                          |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           r_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                          |    <0.001 |
|           w_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|     axi_timer_0                                                                                   |     0.004 |
|       U0                                                                                          |     0.004 |
|         AXI4_LITE_I                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|             I_DECODER                                                                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|         TC_CORE_I                                                                                 |     0.003 |
|           COUNTER_0_I                                                                             |     0.001 |
|             COUNTER_I                                                                             |     0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                                            |     0.001 |
|             COUNTER_I                                                                             |     0.001 |
|           READ_MUX_I                                                                              |    <0.001 |
|           TIMER_CONTROL_I                                                                         |    <0.001 |
|             INPUT_DOUBLE_REGS                                                                     |    <0.001 |
|             INPUT_DOUBLE_REGS2                                                                    |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                    |    <0.001 |
|     mdm_1                                                                                         |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         MDM_Core_I1                                                                               |    <0.001 |
|           JTAG_CONTROL_I                                                                          |    <0.001 |
|             Use_BSCAN.FDC_I                                                                       |    <0.001 |
|             Use_BSCAN.SYNC_FDRE                                                                   |    <0.001 |
|             Use_Config_SRL16E.SRL16E_1                                                            |    <0.001 |
|             Use_Config_SRL16E.SRL16E_2                                                            |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_1                                                             |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_2                                                             |    <0.001 |
|         No_Dbg_Reg_Access.BUFG_DRCK                                                               |    <0.001 |
|         Use_E2.BSCAN_I                                                                            |    <0.001 |
|     microblaze_0                                                                                  |     0.042 |
|       U0                                                                                          |     0.042 |
|         MicroBlaze_Core_I                                                                         |     0.042 |
|           Performance.Core                                                                        |     0.042 |
|             Data_Flow_I                                                                           |     0.006 |
|               ALU_I                                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                 |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                            |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                             |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|               Byte_Doublet_Handle_gti_I                                                           |    <0.001 |
|               Data_Flow_Logic_I                                                                   |    <0.001 |
|                 Gen_Bits[0].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[10].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[11].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[12].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[13].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[14].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[15].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[16].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[17].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[18].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[19].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[1].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[20].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[21].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[22].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[23].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[24].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[25].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[26].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[27].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[28].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[29].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[2].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[30].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[31].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[3].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[4].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[5].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[6].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[7].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[8].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[9].MEM_EX_Result_Inst                                                    |    <0.001 |
|               Operand_Select_I                                                                    |    <0.001 |
|                 Gen_Bit[0].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[10].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[11].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[12].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[13].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[14].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[15].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[16].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[17].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[18].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[19].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[1].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[20].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[21].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[22].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[23].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[24].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[25].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[26].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[27].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[28].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[29].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[2].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[30].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[31].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[3].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[4].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[5].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[6].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[7].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[8].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[9].MUXF7_I1                                                               |    <0.001 |
|               Register_File_I                                                                     |     0.002 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                                |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                                |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                                |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                                |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                                |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                                |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Shift_Logic_Module_I                                                                |     0.000 |
|               Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                 |    <0.001 |
|               Using_DAXI_ALU_Carry.Post_MUXCY_I                                                   |     0.000 |
|               Using_DAXI_ALU_Carry.direct_lut_INST                                                |     0.000 |
|               Zero_Detect_I                                                                       |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                                          |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                           |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                           |    <0.001 |
|               exception_registers_I1                                                              |    <0.001 |
|                 CarryIn_MUXCY                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                         |    <0.001 |
|               msr_reg_i                                                                           |    <0.001 |
|                 MEM_MSR_Bits[24].Using_FDR.MSR_I                                                  |    <0.001 |
|                 MEM_MSR_Bits[26].Using_FDR.MSR_I                                                  |    <0.001 |
|                 MEM_MSR_Bits[28].Using_FDR.MSR_I                                                  |    <0.001 |
|                 MEM_MSR_Bits[29].Using_FDR.MSR_I                                                  |    <0.001 |
|                 MEM_MSR_Bits[30].Using_FDR.MSR_I                                                  |    <0.001 |
|                 OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                             |    <0.001 |
|             Decode_I                                                                              |     0.005 |
|               PC_Module_I                                                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                          |    <0.001 |
|                 Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                |    <0.001 |
|                 Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                |    <0.001 |
|                 Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                |    <0.001 |
|                 Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                |    <0.001 |
|                 Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                |    <0.001 |
|                 Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                |     0.000 |
|                 Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                 |     0.000 |
|                 Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                 |     0.000 |
|               PreFetch_Buffer_I1                                                                  |     0.002 |
|                 Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                |    <0.001 |
|                 Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                   |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                               |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Last_Sel_DFF                                                                      |    <0.001 |
|                 Mux_Select_Empty_LUT6                                                             |    <0.001 |
|                 Mux_Select_OF_Valid_LUT6                                                          |    <0.001 |
|                 OF_Valid_DFF                                                                      |    <0.001 |
|               Use_MuxCy[10].OF_Piperun_Stage                                                      |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Use_MuxCy[11].OF_Piperun_Stage                                                      |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Use_MuxCy[1].OF_Piperun_Stage                                                       |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Use_MuxCy[2].OF_Piperun_Stage                                                       |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Use_MuxCy[3].OF_Piperun_Stage                                                       |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Use_MuxCy[4].OF_Piperun_Stage                                                       |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Use_MuxCy[5].OF_Piperun_Stage                                                       |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Use_MuxCy[6].OF_Piperun_Stage                                                       |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Use_MuxCy[7].OF_Piperun_Stage                                                       |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Use_MuxCy[8].OF_Piperun_Stage                                                       |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Use_MuxCy[9].OF_Piperun_Stage                                                       |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                          |    <0.001 |
|               Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                          |    <0.001 |
|               Using_FPGA_2.ex_byte_access_i_Inst                                                  |    <0.001 |
|               Using_FPGA_2.ex_doublet_access_i_Inst                                               |    <0.001 |
|               Using_FPGA_2.ex_is_load_instr_Inst                                                  |    <0.001 |
|               Using_FPGA_2.ex_is_lwx_instr_Inst                                                   |    <0.001 |
|               Using_FPGA_2.ex_is_swx_instr_Inst                                                   |    <0.001 |
|               Using_FPGA_2.ex_load_store_instr_Inst                                               |    <0.001 |
|               Using_FPGA_2.ex_reverse_mem_access_inst                                             |    <0.001 |
|               Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                            |    <0.001 |
|               Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                             |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                    |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                    |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                    |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                    |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                    |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                   |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                   |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                   |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                   |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                   |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                   |    <0.001 |
|               Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1                            |    <0.001 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                                 |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                                  |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and                                |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                                      |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                    |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               if_pc_incr_carry_and_0                                                              |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               if_pc_incr_carry_and_3                                                              |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               jump_logic_I1                                                                       |    <0.001 |
|                 MUXCY_JUMP_CARRY                                                                  |     0.000 |
|                 MUXCY_JUMP_CARRY2                                                                 |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                                 |     0.000 |
|                 MUXCY_JUMP_CARRY4                                                                 |     0.000 |
|                 MUXCY_JUMP_CARRY5                                                                 |     0.000 |
|                 MUXCY_JUMP_CARRY6                                                                 |    <0.001 |
|               mem_PipeRun_carry_and                                                               |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               mem_wait_on_ready_N_carry_or                                                        |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|             Use_DBUS.DAXI_Interface_I1                                                            |    <0.001 |
|             Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                              |    <0.001 |
|             Use_Debug_Logic.Master_Core.Debug_Perf                                                |     0.001 |
|               Serial_Dbg_Intf.SRL16E_1                                                            |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_3                                                            |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_4                                                            |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_brk_hit                                                    |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_hit                                                        |    <0.001 |
|                 sync_bits[0].sync_bit                                                             |    <0.001 |
|               Serial_Dbg_Intf.sync_pause                                                          |     0.000 |
|               Serial_Dbg_Intf.sync_running_clock                                                  |    <0.001 |
|               Serial_Dbg_Intf.sync_sample                                                         |    <0.001 |
|                 sync_bits[0].sync_bit                                                             |    <0.001 |
|                 sync_bits[1].sync_bit                                                             |    <0.001 |
|                 sync_bits[2].sync_bit                                                             |    <0.001 |
|                 sync_bits[3].sync_bit                                                             |    <0.001 |
|                 sync_bits[4].sync_bit                                                             |    <0.001 |
|                 sync_bits[5].sync_bit                                                             |    <0.001 |
|                 sync_bits[6].sync_bit                                                             |    <0.001 |
|                 sync_bits[7].sync_bit                                                             |    <0.001 |
|               Serial_Dbg_Intf.sync_sleep                                                          |    <0.001 |
|               Serial_Dbg_Intf.sync_stop_CPU                                                       |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                |    <0.001 |
|                 Compare[0].MUXCY_I                                                                |    <0.001 |
|                 Compare[0].SRLC16E_I                                                              |    <0.001 |
|                 Compare[1].MUXCY_I                                                                |     0.000 |
|                 Compare[1].SRLC16E_I                                                              |    <0.001 |
|                 Compare[2].MUXCY_I                                                                |     0.000 |
|                 Compare[2].SRLC16E_I                                                              |    <0.001 |
|                 Compare[3].MUXCY_I                                                                |     0.000 |
|                 Compare[3].SRLC16E_I                                                              |    <0.001 |
|                 Compare[4].MUXCY_I                                                                |    <0.001 |
|                 Compare[4].SRLC16E_I                                                              |    <0.001 |
|                 Compare[5].MUXCY_I                                                                |     0.000 |
|                 Compare[5].SRLC16E_I                                                              |    <0.001 |
|                 Compare[6].MUXCY_I                                                                |     0.000 |
|                 Compare[6].SRLC16E_I                                                              |    <0.001 |
|                 Compare[7].MUXCY_I                                                                |     0.000 |
|                 Compare[7].SRLC16E_I                                                              |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                                  |    <0.001 |
|               sync_trig_out_0                                                                     |    <0.001 |
|             Using_DCache.Using_WriteThrough.DCache_I1                                             |     0.014 |
|               DATA_RAM_Module                                                                     |     0.009 |
|                 Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1                                |     0.005 |
|                 Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1                                |     0.005 |
|               Gen_WE[0].SUM_I                                                                     |    <0.001 |
|               Gen_WE[1].SUM_I                                                                     |    <0.001 |
|               Gen_WE[2].SUM_I                                                                     |    <0.001 |
|               Gen_WE[3].SUM_I                                                                     |    <0.001 |
|               TAG_RAM_Module                                                                      |     0.003 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                |     0.003 |
|               Use_XX_Accesses3.xx_access_read_miss                                                |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or                                |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Using_Latch_AS_Logic_1.AND2B1L_I1                                                   |    <0.001 |
|               Using_Latch_AS_Logic_3.AND2B1L_I1                                                   |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Cache_Interface_I1                                 |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                                 |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                                 |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                                 |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                                 |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_FDRE                                            |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_LUT                                             |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[14].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[15].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[17].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[18].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[19].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[1].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[28].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[29].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem                          |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[3].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[5].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[6].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[7].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[8].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[9].Copy_Mem                           |    <0.001 |
|                 Retarget                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[0].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[10].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[10].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[11].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[11].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[12].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[12].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[13].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[13].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[14].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[14].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[15].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[15].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[16].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[17].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[17].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[18].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[18].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[19].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[19].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[1].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[1].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[20].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[20].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[21].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[21].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[22].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[22].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[23].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[23].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[24].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[24].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[25].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[25].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[26].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[26].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[27].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[27].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[28].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[28].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[29].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[29].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[2].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[2].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[30].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[30].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[31].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[31].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[3].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[3].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[4].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[4].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[5].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[5].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[6].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[6].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[7].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[7].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[8].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[8].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[9].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[9].Mux_Select_LUT5                                    |    <0.001 |
|               cache_valid_bit_detect_I1                                                           |     0.000 |
|                 Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                       |     0.000 |
|                   MUXCY_I                                                                         |     0.000 |
|               dcache_data_strobe_sel_carry_or_0                                                   |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               dcache_data_strobe_sel_carry_or_1                                                   |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               dcache_data_strobe_sel_carry_or_2                                                   |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               mem_read_cache_hit_carry_or                                                         |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               mem_read_cache_hit_direct_carry_and                                                 |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               mem_read_cache_miss_sel_carry_and                                                   |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               mem_tag_hit_comparator                                                              |    <0.001 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                       |    <0.001 |
|                 Comp_Carry_Chain[1].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[2].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[3].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[4].MUXCY_I                                                       |    <0.001 |
|                 Comp_Carry_Chain[5].MUXCY_I                                                       |     0.000 |
|               mem_tag_miss_comparator                                                             |    <0.001 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                       |    <0.001 |
|                 Comp_Carry_Chain[3].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[4].MUXCY_I                                                       |    <0.001 |
|                 Comp_Carry_Chain[5].MUXCY_I                                                       |    <0.001 |
|             Using_Debug.Using_ICache.combined_carry_and_I2                                        |     0.000 |
|               MUXCY_I                                                                             |     0.000 |
|             Using_Debug.Using_ICache.combined_carry_or_I                                          |     0.000 |
|               MUXCY_I                                                                             |     0.000 |
|             Using_Debug.Using_ICache.debug_combinded_carry_or_I                                   |     0.000 |
|               MUXCY_I                                                                             |     0.000 |
|             Using_ICache.ICache_I1                                                                |     0.015 |
|               Cache_Interface_I1                                                                  |    <0.001 |
|               Data_RAM_Module                                                                     |     0.009 |
|                 Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1                                |     0.005 |
|                 Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1                                |     0.005 |
|               Tag_RAM_Module                                                                      |     0.004 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                |     0.004 |
|               Using_FPGA_FSL_1.tag_hit_comparator                                                 |    <0.001 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[1].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[2].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[3].MUXCY_I                                                       |    <0.001 |
|                 Comp_Carry_Chain[4].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[5].MUXCY_I                                                       |    <0.001 |
|                 Using_Extra_Carry.MUXCY_EXTRA_I                                                   |    <0.001 |
|               Using_XX_Access_Part2.carry_or_I1                                                   |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               cache_valid_bit_detect_I1                                                           |     0.000 |
|                 Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                       |     0.000 |
|                   MUXCY_I                                                                         |     0.000 |
|             instr_mux_I                                                                           |    <0.001 |
|             mem_databus_ready_sel_carry_or                                                        |     0.000 |
|               MUXCY_I                                                                             |     0.000 |
|             read_data_mux_I                                                                       |    <0.001 |
|           Reset_DFF                                                                               |    <0.001 |
|           Using_Async_Wakeup_0.Wakeup_DFF                                                         |    <0.001 |
|           Using_Async_Wakeup_1.Wakeup_DFF                                                         |    <0.001 |
|     microblaze_0_local_memory                                                                     |     0.001 |
|       dlmb_bram_if_cntlr                                                                          |    <0.001 |
|         U0                                                                                        |    <0.001 |
|       dlmb_v10                                                                                    |     0.000 |
|         U0                                                                                        |     0.000 |
|       ilmb_bram_if_cntlr                                                                          |    <0.001 |
|         U0                                                                                        |    <0.001 |
|       ilmb_v10                                                                                    |     0.000 |
|         U0                                                                                        |     0.000 |
|       lmb_bram                                                                                    |     0.001 |
|         U0                                                                                        |     0.001 |
|           inst_blk_mem_gen                                                                        |     0.001 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                 |     0.001 |
|               valid.cstr                                                                          |     0.001 |
|                 ramloop[0].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[1].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|     processing_system7_0                                                                          |     1.536 |
|       inst                                                                                        |     1.536 |
|     rst_ps7_0_50M                                                                                 |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         EXT_LPF                                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|         SEQ                                                                                       |    <0.001 |
|           SEQ_COUNTER                                                                             |    <0.001 |
+---------------------------------------------------------------------------------------------------+-----------+


