#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001ab1b6eb610 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ab1b6ea6c0 .scope module, "tb" "tb" 3 1;
 .timescale 0 0;
L_000001ab1b6ea490 .functor BUFZ 16, L_000001ab1b8f9030, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001ab1b71dbe0_0 .array/port v000001ab1b71dbe0, 0;
L_000001ab1b6ea500 .functor BUFZ 16, v000001ab1b71dbe0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001ab1b71dbe0_1 .array/port v000001ab1b71dbe0, 1;
L_000001ab1b6e98c0 .functor BUFZ 16, v000001ab1b71dbe0_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001ab1b71dbe0_2 .array/port v000001ab1b71dbe0, 2;
L_000001ab1b6e9930 .functor BUFZ 16, v000001ab1b71dbe0_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001ab1b71dbe0_3 .array/port v000001ab1b71dbe0, 3;
L_000001ab1b6ea2d0 .functor BUFZ 16, v000001ab1b71dbe0_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001ab1b71dbe0_4 .array/port v000001ab1b71dbe0, 4;
L_000001ab1b6e9a80 .functor BUFZ 16, v000001ab1b71dbe0_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001ab1b71dbe0_5 .array/port v000001ab1b71dbe0, 5;
L_000001ab1b6ea340 .functor BUFZ 16, v000001ab1b71dbe0_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001ab1b71dbe0_6 .array/port v000001ab1b71dbe0, 6;
L_000001ab1b6ea110 .functor BUFZ 16, v000001ab1b71dbe0_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001ab1b71dbe0_7 .array/port v000001ab1b71dbe0, 7;
L_000001ab1b6ea3b0 .functor BUFZ 16, v000001ab1b71dbe0_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001ab1b71dbe0_8 .array/port v000001ab1b71dbe0, 8;
L_000001ab1b6ea5e0 .functor BUFZ 16, v000001ab1b71dbe0_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001ab1b71dbe0_9 .array/port v000001ab1b71dbe0, 9;
L_000001ab1b6e9700 .functor BUFZ 16, v000001ab1b71dbe0_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001ab1b71dbe0_10 .array/port v000001ab1b71dbe0, 10;
L_000001ab1b6e9770 .functor BUFZ 16, v000001ab1b71dbe0_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001ab1b71dbe0_11 .array/port v000001ab1b71dbe0, 11;
L_000001ab1b6e99a0 .functor BUFZ 16, v000001ab1b71dbe0_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001ab1b71dbe0_12 .array/port v000001ab1b71dbe0, 12;
L_000001ab1b6adfc0 .functor BUFZ 16, v000001ab1b71dbe0_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001ab1b71dbe0_13 .array/port v000001ab1b71dbe0, 13;
L_000001ab1b6ae030 .functor BUFZ 16, v000001ab1b71dbe0_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001ab1b71dbe0_14 .array/port v000001ab1b71dbe0, 14;
L_000001ab1b6ae110 .functor BUFZ 16, v000001ab1b71dbe0_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001ab1b71dbe0_15 .array/port v000001ab1b71dbe0, 15;
L_000001ab1b6ad540 .functor BUFZ 16, v000001ab1b71dbe0_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001ab1b8f8e50_0 .net *"_ivl_0", 15 0, L_000001ab1b8f9030;  1 drivers
v000001ab1b8f9170_0 .var "clock", 0 0;
v000001ab1b8f8310_0 .net "finished", 0 0, v000001ab1b8f3c40_0;  1 drivers
v000001ab1b8f9fd0_0 .var/i "i", 31 0;
v000001ab1b8f8b30_0 .net "instruction", 15 0, L_000001ab1b6ea490;  1 drivers
v000001ab1b8f8450 .array "instructions", 256 0, 15 0;
v000001ab1b8f8810 .array "register_file", 0 15;
v000001ab1b8f8810_0 .net v000001ab1b8f8810 0, 15 0, L_000001ab1b6ea500; 1 drivers
v000001ab1b8f8810_1 .net v000001ab1b8f8810 1, 15 0, L_000001ab1b6e98c0; 1 drivers
v000001ab1b8f8810_2 .net v000001ab1b8f8810 2, 15 0, L_000001ab1b6e9930; 1 drivers
v000001ab1b8f8810_3 .net v000001ab1b8f8810 3, 15 0, L_000001ab1b6ea2d0; 1 drivers
v000001ab1b8f8810_4 .net v000001ab1b8f8810 4, 15 0, L_000001ab1b6e9a80; 1 drivers
v000001ab1b8f8810_5 .net v000001ab1b8f8810 5, 15 0, L_000001ab1b6ea340; 1 drivers
v000001ab1b8f8810_6 .net v000001ab1b8f8810 6, 15 0, L_000001ab1b6ea110; 1 drivers
v000001ab1b8f8810_7 .net v000001ab1b8f8810 7, 15 0, L_000001ab1b6ea3b0; 1 drivers
v000001ab1b8f8810_8 .net v000001ab1b8f8810 8, 15 0, L_000001ab1b6ea5e0; 1 drivers
v000001ab1b8f8810_9 .net v000001ab1b8f8810 9, 15 0, L_000001ab1b6e9700; 1 drivers
v000001ab1b8f8810_10 .net v000001ab1b8f8810 10, 15 0, L_000001ab1b6e9770; 1 drivers
v000001ab1b8f8810_11 .net v000001ab1b8f8810 11, 15 0, L_000001ab1b6e99a0; 1 drivers
v000001ab1b8f8810_12 .net v000001ab1b8f8810 12, 15 0, L_000001ab1b6adfc0; 1 drivers
v000001ab1b8f8810_13 .net v000001ab1b8f8810 13, 15 0, L_000001ab1b6ae030; 1 drivers
v000001ab1b8f8810_14 .net v000001ab1b8f8810 14, 15 0, L_000001ab1b6ae110; 1 drivers
v000001ab1b8f8810_15 .net v000001ab1b8f8810 15, 15 0, L_000001ab1b6ad540; 1 drivers
v000001ab1b8f9ad0_0 .var "reset_n", 0 0;
v000001ab1b8f9710_0 .var "start", 0 0;
v000001ab1b8f84f0_0 .var "valid_n", 0 0;
E_000001ab1b6eeb90 .event posedge, v000001ab1b6d3410_0;
L_000001ab1b8f9030 .array/port v000001ab1b8f8450, v000001ab1b8f9fd0_0;
S_000001ab1b6ead50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 37, 3 37 0, S_000001ab1b6ea6c0;
 .timescale 0 0;
v000001ab1b6d4270_0 .var/2s "i", 31 0;
S_000001ab1b679890 .scope module, "cpu" "router" 3 46, 3 406 0, S_000001ab1b6ea6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 16 "instruction";
    .port_info 3 /INPUT 1 "valid_n";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 256 "register_file_out";
    .port_info 6 /OUTPUT 1 "valido_n";
    .port_info 7 /OUTPUT 1 "finished_o2";
    .port_info 8 /OUTPUT 1 "start_o";
L_000001ab1b6e9af0 .functor BUFZ 1, v000001ab1b8f84f0_0, C4<0>, C4<0>, C4<0>;
L_000001ab1b6ea1f0 .functor BUFZ 1, v000001ab1b8f9710_0, C4<0>, C4<0>, C4<0>;
v000001ab1b8f2b30_0 .net "ALUsrc", 0 0, v000001ab1b71c380_0;  1 drivers
v000001ab1b8f28b0_0 .net "ALUsrc_f_if", 0 0, v000001ab1b6d35f0_0;  1 drivers
v000001ab1b8f2310_0 .net "MemtoReg", 0 0, v000001ab1b71c420_0;  1 drivers
v000001ab1b8f19b0_0 .var "STALL", 0 0;
v000001ab1b8f2590_0 .var "STALL_FELL", 0 0;
v000001ab1b8f2630_0 .net *"_ivl_11", 0 0, L_000001ab1b8f9350;  1 drivers
v000001ab1b8f1410_0 .net *"_ivl_15", 0 0, L_000001ab1b8f9cb0;  1 drivers
v000001ab1b8f1eb0_0 .net *"_ivl_17", 0 0, L_000001ab1b8f81d0;  1 drivers
v000001ab1b8f2270_0 .net *"_ivl_19", 0 0, L_000001ab1b8f9d50;  1 drivers
v000001ab1b8f1c30_0 .net *"_ivl_21", 0 0, L_000001ab1b8f8590;  1 drivers
v000001ab1b8f1190_0 .net *"_ivl_25", 0 0, L_000001ab1b8f8950;  1 drivers
v000001ab1b8f1d70_0 .net *"_ivl_27", 0 0, L_000001ab1b8f9c10;  1 drivers
v000001ab1b8f1550_0 .net *"_ivl_29", 0 0, L_000001ab1b8f9f30;  1 drivers
v000001ab1b8f2950_0 .net *"_ivl_31", 0 0, L_000001ab1b8f8270;  1 drivers
v000001ab1b8f1cd0_0 .net *"_ivl_35", 0 0, L_000001ab1b8f9df0;  1 drivers
v000001ab1b8f1870_0 .net *"_ivl_37", 0 0, L_000001ab1b8f8f90;  1 drivers
v000001ab1b8f1e10_0 .net *"_ivl_39", 0 0, L_000001ab1b8f9490;  1 drivers
v000001ab1b8f1f50_0 .net *"_ivl_41", 0 0, L_000001ab1b8f9e90;  1 drivers
v000001ab1b8f2ef0_0 .net *"_ivl_49", 0 0, L_000001ab1b8f9210;  1 drivers
v000001ab1b8f2bd0_0 .net *"_ivl_5", 0 0, L_000001ab1b8f8ef0;  1 drivers
v000001ab1b8f1690_0 .net *"_ivl_51", 0 0, L_000001ab1b8f8d10;  1 drivers
v000001ab1b8f26d0_0 .net *"_ivl_52", 15 0, L_000001ab1b8f86d0;  1 drivers
v000001ab1b8f2db0_0 .net *"_ivl_59", 0 0, L_000001ab1b8f9990;  1 drivers
v000001ab1b8f21d0_0 .net *"_ivl_61", 0 0, L_000001ab1b8f9530;  1 drivers
v000001ab1b8f29f0_0 .net *"_ivl_63", 0 0, L_000001ab1b8f9a30;  1 drivers
v000001ab1b8f1a50_0 .net *"_ivl_64", 15 0, L_000001ab1b8f95d0;  1 drivers
L_000001ab1b8fc108 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab1b8f2a90_0 .net *"_ivl_67", 11 0, L_000001ab1b8fc108;  1 drivers
v000001ab1b8f2d10_0 .net *"_ivl_68", 15 0, L_000001ab1b8f9670;  1 drivers
v000001ab1b8f2e50_0 .net *"_ivl_7", 0 0, L_000001ab1b8f8130;  1 drivers
v000001ab1b8f1730_0 .net *"_ivl_70", 15 0, L_000001ab1b8f88b0;  1 drivers
v000001ab1b8f14b0_0 .net *"_ivl_9", 0 0, L_000001ab1b8f93f0;  1 drivers
v000001ab1b8f2f90_0 .net/s "alu_mux_rs1_input", 15 0, L_000001ab1b8f92b0;  1 drivers
v000001ab1b8f1230_0 .net "alu_mux_rs1_select", 1 0, L_000001ab1b8f98f0;  1 drivers
v000001ab1b8f12d0_0 .net/s "alu_mux_rs2_input", 15 0, L_000001ab1b8f8db0;  1 drivers
v000001ab1b8f1910_0 .net "alu_mux_rs2_select", 2 0, L_000001ab1b8f8770;  1 drivers
v000001ab1b8f1370_0 .net/s "alu_out", 15 0, v000001ab1b6d44f0_0;  1 drivers
v000001ab1b8f1af0_0 .net/s "alu_out_f_mem", 15 0, v000001ab1b71d1e0_0;  1 drivers
v000001ab1b8f1b90_0 .net "clk", 0 0, v000001ab1b8f9170_0;  1 drivers
v000001ab1b8f46e0_0 .net/s "data_f_alu_rs1", 15 0, v000001ab1b6d39b0_0;  1 drivers
v000001ab1b8f39c0_0 .net/s "data_f_mem", 15 0, v000001ab1b71d640_0;  1 drivers
v000001ab1b8f45a0_0 .net/s "data_f_mem_pc", 0 15, L_000001ab1b6ea420;  1 drivers
v000001ab1b8f4460_0 .net/s "data_f_rf_rs1", 15 0, v000001ab1b8f2090_0;  1 drivers
v000001ab1b8f4be0_0 .net/s "data_f_rf_rs2", 15 0, v000001ab1b8f2810_0;  1 drivers
v000001ab1b8f4780_0 .net "finished_internal", 0 0, v000001ab1b6d2c90_0;  1 drivers
v000001ab1b8f3c40_0 .var "finished_o2", 0 0;
v000001ab1b8f3f60_0 .net "first_bits", 3 0, L_000001ab1b8f9b70;  1 drivers
v000001ab1b8f4dc0_0 .net "forward_disable", 0 0, v000001ab1b6d3190_0;  1 drivers
v000001ab1b8f3ba0_0 .var "forward_enable_rs1_EX_ID", 0 0;
v000001ab1b8f4820_0 .var "forward_enable_rs1_MEM_ID", 0 0;
v000001ab1b8f48c0_0 .var "forward_enable_rs2_EX_ID", 0 0;
v000001ab1b8f4000_0 .var "forward_enable_rs2_MEM_ID", 0 0;
v000001ab1b8f3ce0_0 .net "fourth_bits", 3 0, L_000001ab1b8f9850;  1 drivers
v000001ab1b8f4960_0 .net "instruction", 15 0, L_000001ab1b6ea490;  alias, 1 drivers
v000001ab1b8f4f00_0 .net "is_immed_f_if", 0 0, v000001ab1b6d3c30_0;  1 drivers
v000001ab1b8f3d80_0 .net "is_immed_f_rf", 0 0, v000001ab1b71d460_0;  1 drivers
v000001ab1b8f3e20_0 .net "is_jump_f_if", 0 0, v000001ab1b6d32d0_0;  1 drivers
v000001ab1b8f3100_0 .net "is_jump_f_rf", 0 0, v000001ab1b71cce0_0;  1 drivers
v000001ab1b8f43c0_0 .net "mem_write_enable_f_alu", 0 0, v000001ab1b6d46d0_0;  1 drivers
v000001ab1b8f3420_0 .net "mem_write_enable_f_if", 0 0, v000001ab1b6d3370_0;  1 drivers
v000001ab1b8f3ec0_0 .net "mem_write_enable_f_rf", 0 0, v000001ab1b71ddc0_0;  1 drivers
v000001ab1b8f4500_0 .net "opcode_f_alu", 3 0, v000001ab1b6d48b0_0;  1 drivers
v000001ab1b8f4b40_0 .net "opcode_f_if", 3 0, v000001ab1b6d3cd0_0;  1 drivers
v000001ab1b8f40a0_0 .net "opcode_f_rf", 3 0, v000001ab1b71cc40_0;  1 drivers
v000001ab1b8f4140_0 .var "pc", 7 0;
v000001ab1b8f37e0_0 .net "pc_f_alu", 7 0, v000001ab1b6d2e70_0;  1 drivers
v000001ab1b8f32e0_0 .net "pc_f_if", 7 0, v000001ab1b6d3550_0;  1 drivers
v000001ab1b8f4c80_0 .net "pc_f_mem", 7 0, v000001ab1b71d3c0_0;  1 drivers
v000001ab1b8f4640_0 .net "pc_f_rf", 7 0, v000001ab1b71ca60_0;  1 drivers
v000001ab1b8f4a00_0 .net "rd_f_alu", 3 0, v000001ab1b6d3af0_0;  1 drivers
v000001ab1b8f34c0_0 .net "rd_f_if", 3 0, v000001ab1b6d3730_0;  1 drivers
v000001ab1b8f4320_0 .net "rd_f_mem", 3 0, v000001ab1b71d5a0_0;  1 drivers
v000001ab1b8f41e0_0 .net "rd_f_rf", 3 0, v000001ab1b71c1a0_0;  1 drivers
v000001ab1b8f3560_0 .net "reg_write_enable_f_alu", 0 0, v000001ab1b6d3ff0_0;  1 drivers
v000001ab1b8f4280_0 .net "reg_write_enable_f_if", 0 0, v000001ab1b6d3d70_0;  1 drivers
v000001ab1b8f3600_0 .net "reg_write_enable_f_mem", 0 0, v000001ab1b71c4c0_0;  1 drivers
v000001ab1b8f4aa0_0 .net "reg_write_enable_f_rf", 0 0, v000001ab1b8f15f0_0;  1 drivers
v000001ab1b8f4d20 .array "register_file_out", 0 15;
v000001ab1b8f4d20_0 .net v000001ab1b8f4d20 0, 15 0, v000001ab1b71dbe0_0; 1 drivers
v000001ab1b8f4d20_1 .net v000001ab1b8f4d20 1, 15 0, v000001ab1b71dbe0_1; 1 drivers
v000001ab1b8f4d20_2 .net v000001ab1b8f4d20 2, 15 0, v000001ab1b71dbe0_2; 1 drivers
v000001ab1b8f4d20_3 .net v000001ab1b8f4d20 3, 15 0, v000001ab1b71dbe0_3; 1 drivers
v000001ab1b8f4d20_4 .net v000001ab1b8f4d20 4, 15 0, v000001ab1b71dbe0_4; 1 drivers
v000001ab1b8f4d20_5 .net v000001ab1b8f4d20 5, 15 0, v000001ab1b71dbe0_5; 1 drivers
v000001ab1b8f4d20_6 .net v000001ab1b8f4d20 6, 15 0, v000001ab1b71dbe0_6; 1 drivers
v000001ab1b8f4d20_7 .net v000001ab1b8f4d20 7, 15 0, v000001ab1b71dbe0_7; 1 drivers
v000001ab1b8f4d20_8 .net v000001ab1b8f4d20 8, 15 0, v000001ab1b71dbe0_8; 1 drivers
v000001ab1b8f4d20_9 .net v000001ab1b8f4d20 9, 15 0, v000001ab1b71dbe0_9; 1 drivers
v000001ab1b8f4d20_10 .net v000001ab1b8f4d20 10, 15 0, v000001ab1b71dbe0_10; 1 drivers
v000001ab1b8f4d20_11 .net v000001ab1b8f4d20 11, 15 0, v000001ab1b71dbe0_11; 1 drivers
v000001ab1b8f4d20_12 .net v000001ab1b8f4d20 12, 15 0, v000001ab1b71dbe0_12; 1 drivers
v000001ab1b8f4d20_13 .net v000001ab1b8f4d20 13, 15 0, v000001ab1b71dbe0_13; 1 drivers
v000001ab1b8f4d20_14 .net v000001ab1b8f4d20 14, 15 0, v000001ab1b71dbe0_14; 1 drivers
v000001ab1b8f4d20_15 .net v000001ab1b8f4d20 15, 15 0, v000001ab1b71dbe0_15; 1 drivers
v000001ab1b8f4e60_0 .net "reset_n", 0 0, v000001ab1b8f9ad0_0;  1 drivers
v000001ab1b8f36a0_0 .net/s "rf_mux_write_input_data", 15 0, L_000001ab1b8f90d0;  1 drivers
v000001ab1b8f3a60_0 .net "rs1_f_if", 3 0, v000001ab1b6d37d0_0;  1 drivers
v000001ab1b8f4fa0_0 .net "rs1_f_rf", 3 0, v000001ab1b8f24f0_0;  1 drivers
v000001ab1b8f31a0_0 .net "rs2_f_if", 3 0, v000001ab1b6d3870_0;  1 drivers
v000001ab1b8f3380_0 .net "rs2_f_rf", 3 0, v000001ab1b8f1ff0_0;  1 drivers
v000001ab1b8f3740_0 .net "second_bits", 3 0, L_000001ab1b8f83b0;  1 drivers
v000001ab1b8f3240_0 .net "start", 0 0, v000001ab1b8f9710_0;  1 drivers
v000001ab1b8f3880_0 .net "start_o", 0 0, L_000001ab1b6ea1f0;  1 drivers
v000001ab1b8f3920_0 .var "terminate_in_5", 15 0;
v000001ab1b8f3b00_0 .net "third_bits", 3 0, L_000001ab1b8f97b0;  1 drivers
v000001ab1b8f8bd0_0 .net "valid_n", 0 0, v000001ab1b8f84f0_0;  1 drivers
v000001ab1b8f8630_0 .net "valido_n", 0 0, L_000001ab1b6e9af0;  1 drivers
L_000001ab1b8f8ef0 .part L_000001ab1b6ea420, 15, 1;
L_000001ab1b8f8130 .part L_000001ab1b6ea420, 14, 1;
L_000001ab1b8f93f0 .part L_000001ab1b6ea420, 13, 1;
L_000001ab1b8f9350 .part L_000001ab1b6ea420, 12, 1;
L_000001ab1b8f9b70 .concat [ 1 1 1 1], L_000001ab1b8f9350, L_000001ab1b8f93f0, L_000001ab1b8f8130, L_000001ab1b8f8ef0;
L_000001ab1b8f9cb0 .part L_000001ab1b6ea420, 11, 1;
L_000001ab1b8f81d0 .part L_000001ab1b6ea420, 10, 1;
L_000001ab1b8f9d50 .part L_000001ab1b6ea420, 9, 1;
L_000001ab1b8f8590 .part L_000001ab1b6ea420, 8, 1;
L_000001ab1b8f83b0 .concat [ 1 1 1 1], L_000001ab1b8f8590, L_000001ab1b8f9d50, L_000001ab1b8f81d0, L_000001ab1b8f9cb0;
L_000001ab1b8f8950 .part L_000001ab1b6ea420, 7, 1;
L_000001ab1b8f9c10 .part L_000001ab1b6ea420, 6, 1;
L_000001ab1b8f9f30 .part L_000001ab1b6ea420, 5, 1;
L_000001ab1b8f8270 .part L_000001ab1b6ea420, 4, 1;
L_000001ab1b8f97b0 .concat [ 1 1 1 1], L_000001ab1b8f8270, L_000001ab1b8f9f30, L_000001ab1b8f9c10, L_000001ab1b8f8950;
L_000001ab1b8f9df0 .part L_000001ab1b6ea420, 3, 1;
L_000001ab1b8f8f90 .part L_000001ab1b6ea420, 2, 1;
L_000001ab1b8f9490 .part L_000001ab1b6ea420, 1, 1;
L_000001ab1b8f9e90 .part L_000001ab1b6ea420, 0, 1;
L_000001ab1b8f9850 .concat [ 1 1 1 1], L_000001ab1b8f9e90, L_000001ab1b8f9490, L_000001ab1b8f8f90, L_000001ab1b8f9df0;
L_000001ab1b8f90d0 .functor MUXZ 16, v000001ab1b71d1e0_0, v000001ab1b71d640_0, v000001ab1b71c420_0, C4<>;
L_000001ab1b8f98f0 .concat [ 1 1 0 0], v000001ab1b8f4820_0, v000001ab1b8f3ba0_0;
L_000001ab1b8f9210 .part L_000001ab1b8f98f0, 1, 1;
L_000001ab1b8f8d10 .part L_000001ab1b8f98f0, 0, 1;
L_000001ab1b8f86d0 .functor MUXZ 16, v000001ab1b8f2090_0, v000001ab1b71d1e0_0, L_000001ab1b8f8d10, C4<>;
L_000001ab1b8f92b0 .functor MUXZ 16, L_000001ab1b8f86d0, v000001ab1b6d44f0_0, L_000001ab1b8f9210, C4<>;
L_000001ab1b8f8770 .concat [ 1 1 1 0], v000001ab1b71c380_0, v000001ab1b8f4000_0, v000001ab1b8f48c0_0;
L_000001ab1b8f9990 .part L_000001ab1b8f8770, 2, 1;
L_000001ab1b8f9530 .part L_000001ab1b8f8770, 1, 1;
L_000001ab1b8f9a30 .part L_000001ab1b8f8770, 0, 1;
L_000001ab1b8f95d0 .concat [ 4 12 0 0], v000001ab1b8f1ff0_0, L_000001ab1b8fc108;
L_000001ab1b8f9670 .functor MUXZ 16, v000001ab1b8f2810_0, L_000001ab1b8f95d0, L_000001ab1b8f9a30, C4<>;
L_000001ab1b8f88b0 .functor MUXZ 16, L_000001ab1b8f9670, v000001ab1b71d1e0_0, L_000001ab1b8f9530, C4<>;
L_000001ab1b8f8db0 .functor MUXZ 16, L_000001ab1b8f88b0, v000001ab1b6d44f0_0, L_000001ab1b8f9990, C4<>;
S_000001ab1b679a20 .scope module, "alu" "ALU" 3 552, 3 244 0, S_000001ab1b679890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "reg_write_enable_f_rf";
    .port_info 3 /INPUT 1 "mem_write_enable_f_rf";
    .port_info 4 /INPUT 1 "is_jump_f_rf";
    .port_info 5 /INPUT 8 "pc_f_rf";
    .port_info 6 /OUTPUT 8 "pc_f_alu";
    .port_info 7 /INPUT 4 "opcode_f_rf";
    .port_info 8 /INPUT 4 "rs2_f_rf";
    .port_info 9 /INPUT 4 "rd_f_rf";
    .port_info 10 /OUTPUT 4 "opcode_f_alu";
    .port_info 11 /OUTPUT 4 "rd_f_alu";
    .port_info 12 /OUTPUT 1 "reg_write_enable_f_alu";
    .port_info 13 /OUTPUT 1 "mem_write_enable_f_alu";
    .port_info 14 /INPUT 16 "alu_input_rs1";
    .port_info 15 /INPUT 16 "alu_input_rs2";
    .port_info 16 /OUTPUT 16 "alu_out";
    .port_info 17 /OUTPUT 16 "data_f_alu_rs1";
    .port_info 18 /INPUT 1 "STALL";
    .port_info 19 /INPUT 1 "STALL_FELL";
    .port_info 20 /INPUT 1 "start";
v000001ab1b6d4130_0 .net "STALL", 0 0, v000001ab1b8f19b0_0;  1 drivers
v000001ab1b6d2dd0_0 .net "STALL_FELL", 0 0, v000001ab1b8f2590_0;  1 drivers
v000001ab1b6d4590_0 .net "alu_input_rs1", 15 0, L_000001ab1b8f92b0;  alias, 1 drivers
v000001ab1b6d4310_0 .net "alu_input_rs2", 15 0, L_000001ab1b8f8db0;  alias, 1 drivers
v000001ab1b6d44f0_0 .var "alu_out", 15 0;
v000001ab1b6d3410_0 .net "clk", 0 0, v000001ab1b8f9170_0;  alias, 1 drivers
v000001ab1b6d39b0_0 .var "data_f_alu_rs1", 15 0;
v000001ab1b6d4630_0 .net "is_jump_f_rf", 0 0, v000001ab1b71cce0_0;  alias, 1 drivers
v000001ab1b6d46d0_0 .var "mem_write_enable_f_alu", 0 0;
v000001ab1b6d4770_0 .net "mem_write_enable_f_rf", 0 0, v000001ab1b71ddc0_0;  alias, 1 drivers
v000001ab1b6d48b0_0 .var "opcode_f_alu", 3 0;
v000001ab1b6d3910_0 .net "opcode_f_rf", 3 0, v000001ab1b71cc40_0;  alias, 1 drivers
v000001ab1b6d2e70_0 .var "pc_f_alu", 7 0;
v000001ab1b6d3a50_0 .net "pc_f_rf", 7 0, v000001ab1b71ca60_0;  alias, 1 drivers
v000001ab1b6d3af0_0 .var "rd_f_alu", 3 0;
v000001ab1b6d2fb0_0 .net "rd_f_rf", 3 0, v000001ab1b71c1a0_0;  alias, 1 drivers
v000001ab1b6d3ff0_0 .var "reg_write_enable_f_alu", 0 0;
v000001ab1b6d4950_0 .net "reg_write_enable_f_rf", 0 0, v000001ab1b8f15f0_0;  alias, 1 drivers
v000001ab1b6d49f0_0 .net "reset_n", 0 0, v000001ab1b8f9ad0_0;  alias, 1 drivers
v000001ab1b6d3690_0 .net "rs2_f_rf", 3 0, v000001ab1b8f1ff0_0;  alias, 1 drivers
v000001ab1b6d30f0_0 .net "start", 0 0, v000001ab1b8f9710_0;  alias, 1 drivers
E_000001ab1b6ef6d0/0 .event negedge, v000001ab1b6d49f0_0;
E_000001ab1b6ef6d0/1 .event posedge, v000001ab1b6d3410_0;
E_000001ab1b6ef6d0 .event/or E_000001ab1b6ef6d0/0, E_000001ab1b6ef6d0/1;
S_000001ab1b6917c0 .scope module, "instr_fetch" "IF" 3 491, 3 59 0, S_000001ab1b679890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 8 "pc";
    .port_info 3 /INPUT 4 "first_bits";
    .port_info 4 /INPUT 4 "second_bits";
    .port_info 5 /INPUT 4 "third_bits";
    .port_info 6 /INPUT 4 "fourth_bits";
    .port_info 7 /OUTPUT 8 "pc_f_if";
    .port_info 8 /OUTPUT 4 "opcode_f_if";
    .port_info 9 /OUTPUT 4 "rs1_f_if";
    .port_info 10 /OUTPUT 4 "rs2_f_if";
    .port_info 11 /OUTPUT 4 "rd_f_if";
    .port_info 12 /OUTPUT 1 "ALUsrc_f_if";
    .port_info 13 /OUTPUT 1 "reg_write_enable_f_if";
    .port_info 14 /OUTPUT 1 "mem_write_enable_f_if";
    .port_info 15 /OUTPUT 1 "is_immed_f_if";
    .port_info 16 /OUTPUT 1 "is_jump_f_if";
    .port_info 17 /INPUT 1 "STALL";
    .port_info 18 /OUTPUT 1 "finished";
    .port_info 19 /OUTPUT 1 "forward_disable";
    .port_info 20 /INPUT 1 "start";
v000001ab1b6d35f0_0 .var "ALUsrc_f_if", 0 0;
v000001ab1b6d3050_0 .net "STALL", 0 0, v000001ab1b8f19b0_0;  alias, 1 drivers
v000001ab1b6d2bf0_0 .net "clk", 0 0, v000001ab1b8f9170_0;  alias, 1 drivers
v000001ab1b6d2c90_0 .var "finished", 0 0;
v000001ab1b6d2d30_0 .net "first_bits", 3 0, L_000001ab1b8f9b70;  alias, 1 drivers
v000001ab1b6d3190_0 .var "forward_disable", 0 0;
v000001ab1b6d3230_0 .net "fourth_bits", 3 0, L_000001ab1b8f9850;  alias, 1 drivers
v000001ab1b6d3c30_0 .var "is_immed_f_if", 0 0;
v000001ab1b6d32d0_0 .var "is_jump_f_if", 0 0;
v000001ab1b6d3370_0 .var "mem_write_enable_f_if", 0 0;
v000001ab1b6d3cd0_0 .var "opcode_f_if", 3 0;
v000001ab1b6d34b0_0 .net "pc", 7 0, v000001ab1b8f4140_0;  1 drivers
v000001ab1b6d3550_0 .var "pc_f_if", 7 0;
v000001ab1b6d3730_0 .var "rd_f_if", 3 0;
v000001ab1b6d3d70_0 .var "reg_write_enable_f_if", 0 0;
v000001ab1b6d3f50_0 .net "reset_n", 0 0, v000001ab1b8f9ad0_0;  alias, 1 drivers
v000001ab1b6d37d0_0 .var "rs1_f_if", 3 0;
v000001ab1b6d3870_0 .var "rs2_f_if", 3 0;
v000001ab1b6d3e10_0 .net "second_bits", 3 0, L_000001ab1b8f83b0;  alias, 1 drivers
v000001ab1b6d3eb0_0 .net "start", 0 0, v000001ab1b8f9710_0;  alias, 1 drivers
v000001ab1b71d8c0_0 .net "third_bits", 3 0, L_000001ab1b8f97b0;  alias, 1 drivers
S_000001ab1b66c2a0 .scope module, "memory2" "MEM" 3 579, 3 325 0, S_000001ab1b679890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 16 "addr";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 8 "pc_f_alu";
    .port_info 6 /INPUT 8 "pc";
    .port_info 7 /OUTPUT 8 "pc_f_mem";
    .port_info 8 /OUTPUT 16 "data_out";
    .port_info 9 /OUTPUT 16 "data_out_pc";
    .port_info 10 /INPUT 1 "reg_write_enable_f_alu";
    .port_info 11 /INPUT 4 "rd_f_alu";
    .port_info 12 /OUTPUT 4 "rd_f_mem";
    .port_info 13 /OUTPUT 1 "reg_write_enable_f_mem";
    .port_info 14 /INPUT 16 "alu_out";
    .port_info 15 /OUTPUT 16 "alu_out_f_mem";
    .port_info 16 /INPUT 4 "opcode_f_alu";
    .port_info 17 /OUTPUT 1 "MemtoReg";
    .port_info 18 /INPUT 16 "instruction";
    .port_info 19 /INPUT 1 "valid_n";
    .port_info 20 /INPUT 1 "start";
L_000001ab1b6ea420 .functor BUFZ 16, L_000001ab1b8f89f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001ab1b71c420_0 .var "MemtoReg", 0 0;
v000001ab1b71c880_0 .net *"_ivl_0", 15 0, L_000001ab1b8f89f0;  1 drivers
v000001ab1b71d320_0 .net *"_ivl_2", 9 0, L_000001ab1b8f8a90;  1 drivers
L_000001ab1b8fc150 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ab1b71d780_0 .net *"_ivl_5", 1 0, L_000001ab1b8fc150;  1 drivers
v000001ab1b71cb00_0 .net "addr", 15 0, v000001ab1b6d44f0_0;  alias, 1 drivers
v000001ab1b71d000_0 .net "alu_out", 15 0, v000001ab1b6d44f0_0;  alias, 1 drivers
v000001ab1b71d1e0_0 .var "alu_out_f_mem", 15 0;
v000001ab1b71c9c0_0 .net "clk", 0 0, v000001ab1b8f9170_0;  alias, 1 drivers
v000001ab1b71dd20_0 .net "data_in", 15 0, v000001ab1b6d39b0_0;  alias, 1 drivers
v000001ab1b71d640_0 .var "data_out", 15 0;
v000001ab1b71d6e0_0 .net "data_out_pc", 15 0, L_000001ab1b6ea420;  alias, 1 drivers
v000001ab1b71cf60_0 .net "instruction", 15 0, L_000001ab1b6ea490;  alias, 1 drivers
v000001ab1b71c740_0 .var "instruction_counter", 7 0;
v000001ab1b71c7e0 .array "instructions", 256 0, 15 0;
v000001ab1b71cba0 .array "memory", 256 0, 15 0;
v000001ab1b71d820 .array "memory2", 1024 0, 7 0;
v000001ab1b71c600_0 .net "opcode_f_alu", 3 0, v000001ab1b6d48b0_0;  alias, 1 drivers
v000001ab1b71c920_0 .net "pc", 7 0, v000001ab1b8f4140_0;  alias, 1 drivers
v000001ab1b71c060_0 .net "pc_f_alu", 7 0, v000001ab1b6d2e70_0;  alias, 1 drivers
v000001ab1b71d3c0_0 .var "pc_f_mem", 7 0;
v000001ab1b71d960_0 .net "rd_f_alu", 3 0, v000001ab1b6d3af0_0;  alias, 1 drivers
v000001ab1b71d5a0_0 .var "rd_f_mem", 3 0;
v000001ab1b71da00_0 .net "reg_write_enable_f_alu", 0 0, v000001ab1b6d3ff0_0;  alias, 1 drivers
v000001ab1b71c4c0_0 .var "reg_write_enable_f_mem", 0 0;
v000001ab1b71c2e0_0 .net "reset_n", 0 0, v000001ab1b8f9ad0_0;  alias, 1 drivers
v000001ab1b71d0a0_0 .net "start", 0 0, v000001ab1b8f9710_0;  alias, 1 drivers
v000001ab1b71d280_0 .net "valid_n", 0 0, v000001ab1b8f84f0_0;  alias, 1 drivers
v000001ab1b71d140_0 .net "write_enable", 0 0, v000001ab1b6d46d0_0;  alias, 1 drivers
L_000001ab1b8f89f0 .array/port v000001ab1b71c7e0, L_000001ab1b8f8a90;
L_000001ab1b8f8a90 .concat [ 8 2 0 0], v000001ab1b8f4140_0, L_000001ab1b8fc150;
S_000001ab1b6894d0 .scope module, "register_file2" "RF2" 3 514, 3 151 0, S_000001ab1b679890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 8 "pc_f_if";
    .port_info 3 /OUTPUT 8 "pc_f_rf";
    .port_info 4 /INPUT 1 "reg_write_enable_f_if";
    .port_info 5 /INPUT 1 "mem_write_enable_f_if";
    .port_info 6 /INPUT 1 "is_immed_f_if";
    .port_info 7 /INPUT 1 "ALUsrc_f_if";
    .port_info 8 /INPUT 1 "is_jump_f_if";
    .port_info 9 /INPUT 1 "reg_write_enable_f_mem";
    .port_info 10 /OUTPUT 1 "reg_write_enable_f_rf";
    .port_info 11 /OUTPUT 1 "mem_write_enable_f_rf";
    .port_info 12 /OUTPUT 1 "is_immed_f_rf";
    .port_info 13 /OUTPUT 1 "ALUsrc_f_rf";
    .port_info 14 /OUTPUT 1 "is_jump_f_rf";
    .port_info 15 /INPUT 4 "opcode_f_if";
    .port_info 16 /INPUT 4 "rs1_f_if";
    .port_info 17 /INPUT 4 "rs2_f_if";
    .port_info 18 /INPUT 4 "rd_f_if";
    .port_info 19 /OUTPUT 4 "opcode_f_rf";
    .port_info 20 /OUTPUT 4 "rs1_f_rf";
    .port_info 21 /OUTPUT 4 "rs2_f_rf";
    .port_info 22 /OUTPUT 4 "rd_f_rf";
    .port_info 23 /INPUT 4 "if_request_out_1";
    .port_info 24 /INPUT 4 "if_request_out_2";
    .port_info 25 /INPUT 4 "waddr";
    .port_info 26 /INPUT 16 "rf_write_input_data";
    .port_info 27 /OUTPUT 16 "rf_data_1";
    .port_info 28 /OUTPUT 16 "rf_data_2";
    .port_info 29 /INPUT 1 "STALL";
    .port_info 30 /INPUT 1 "STALL_FELL";
    .port_info 31 /INPUT 1 "start";
    .port_info 32 /OUTPUT 256 "datastorage";
v000001ab1b71daa0_0 .net "ALUsrc_f_if", 0 0, v000001ab1b6d35f0_0;  alias, 1 drivers
v000001ab1b71c380_0 .var "ALUsrc_f_rf", 0 0;
v000001ab1b71db40_0 .net "STALL", 0 0, v000001ab1b8f19b0_0;  alias, 1 drivers
v000001ab1b71de60_0 .net "STALL_FELL", 0 0, v000001ab1b8f2590_0;  alias, 1 drivers
v000001ab1b71c560_0 .net "clk", 0 0, v000001ab1b8f9170_0;  alias, 1 drivers
v000001ab1b71dbe0 .array "datastorage", 0 15, 15 0;
v000001ab1b71ce20_0 .net "if_request_out_1", 3 0, v000001ab1b6d37d0_0;  alias, 1 drivers
v000001ab1b71c6a0_0 .net "if_request_out_2", 3 0, v000001ab1b6d3870_0;  alias, 1 drivers
v000001ab1b71cec0_0 .net "is_immed_f_if", 0 0, v000001ab1b6d3c30_0;  alias, 1 drivers
v000001ab1b71d460_0 .var "is_immed_f_rf", 0 0;
v000001ab1b71c100_0 .net "is_jump_f_if", 0 0, v000001ab1b6d32d0_0;  alias, 1 drivers
v000001ab1b71cce0_0 .var "is_jump_f_rf", 0 0;
v000001ab1b71dc80_0 .net "mem_write_enable_f_if", 0 0, v000001ab1b6d3370_0;  alias, 1 drivers
v000001ab1b71ddc0_0 .var "mem_write_enable_f_rf", 0 0;
v000001ab1b71df00_0 .net "opcode_f_if", 3 0, v000001ab1b6d3cd0_0;  alias, 1 drivers
v000001ab1b71cc40_0 .var "opcode_f_rf", 3 0;
v000001ab1b71d500_0 .net "pc_f_if", 7 0, v000001ab1b6d3550_0;  alias, 1 drivers
v000001ab1b71ca60_0 .var "pc_f_rf", 7 0;
v000001ab1b71cd80_0 .net "rd_f_if", 3 0, v000001ab1b6d3730_0;  alias, 1 drivers
v000001ab1b71c1a0_0 .var "rd_f_rf", 3 0;
v000001ab1b71c240_0 .net "reg_write_enable_f_if", 0 0, v000001ab1b6d3d70_0;  alias, 1 drivers
v000001ab1b8f2450_0 .net "reg_write_enable_f_mem", 0 0, v000001ab1b71c4c0_0;  alias, 1 drivers
v000001ab1b8f15f0_0 .var "reg_write_enable_f_rf", 0 0;
v000001ab1b8f2c70_0 .net "reset_n", 0 0, v000001ab1b8f9ad0_0;  alias, 1 drivers
v000001ab1b8f2090_0 .var "rf_data_1", 15 0;
v000001ab1b8f2810_0 .var "rf_data_2", 15 0;
v000001ab1b8f10f0_0 .net "rf_write_input_data", 15 0, L_000001ab1b8f90d0;  alias, 1 drivers
v000001ab1b8f2130_0 .net "rs1_f_if", 3 0, v000001ab1b6d37d0_0;  alias, 1 drivers
v000001ab1b8f24f0_0 .var "rs1_f_rf", 3 0;
v000001ab1b8f2770_0 .net "rs2_f_if", 3 0, v000001ab1b6d3870_0;  alias, 1 drivers
v000001ab1b8f1ff0_0 .var "rs2_f_rf", 3 0;
v000001ab1b8f23b0_0 .net "start", 0 0, v000001ab1b8f9710_0;  alias, 1 drivers
v000001ab1b8f17d0_0 .net "waddr", 3 0, v000001ab1b71d5a0_0;  alias, 1 drivers
    .scope S_000001ab1b6917c0;
T_0 ;
    %wait E_000001ab1b6ef6d0;
    %load/vec4 v000001ab1b6d3f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab1b6d3550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b6d35f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b6d2c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b6d3190_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ab1b6d3eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001ab1b6d2d30_0;
    %assign/vec4 v000001ab1b6d3cd0_0, 0;
    %load/vec4 v000001ab1b6d3e10_0;
    %assign/vec4 v000001ab1b6d37d0_0, 0;
    %load/vec4 v000001ab1b71d8c0_0;
    %assign/vec4 v000001ab1b6d3870_0, 0;
    %load/vec4 v000001ab1b6d3230_0;
    %assign/vec4 v000001ab1b6d3730_0, 0;
    %load/vec4 v000001ab1b6d34b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ab1b6d3550_0, 0;
    %load/vec4 v000001ab1b6d3050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b6d3d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b6d3370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b6d3c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b6d35f0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001ab1b6d2d30_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab1b6d3c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab1b6d35f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab1b6d3d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b6d3370_0, 0;
T_0.6 ;
    %load/vec4 v000001ab1b6d2d30_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab1b6d3c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab1b6d35f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b6d3370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab1b6d3d70_0, 0;
T_0.8 ;
    %load/vec4 v000001ab1b6d2d30_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b6d3c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b6d3370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab1b6d3d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b6d35f0_0, 0;
T_0.10 ;
    %load/vec4 v000001ab1b6d2d30_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b6d3c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b6d3370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab1b6d3d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b6d35f0_0, 0;
T_0.12 ;
    %load/vec4 v000001ab1b6d2d30_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab1b6d3c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab1b6d3370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b6d3d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab1b6d35f0_0, 0;
T_0.14 ;
    %load/vec4 v000001ab1b6d2d30_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab1b6d2c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b6d3370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b6d3d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b6d35f0_0, 0;
T_0.16 ;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ab1b6894d0;
T_1 ;
    %wait E_000001ab1b6ef6d0;
    %load/vec4 v000001ab1b8f2c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 50, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab1b71dbe0, 0, 4;
    %pushi/vec4 200, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab1b71dbe0, 0, 4;
    %pushi/vec4 300, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab1b71dbe0, 0, 4;
    %pushi/vec4 400, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab1b71dbe0, 0, 4;
    %pushi/vec4 500, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab1b71dbe0, 0, 4;
    %pushi/vec4 600, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab1b71dbe0, 0, 4;
    %pushi/vec4 700, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab1b71dbe0, 0, 4;
    %pushi/vec4 800, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab1b71dbe0, 0, 4;
    %pushi/vec4 900, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab1b71dbe0, 0, 4;
    %pushi/vec4 950, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab1b71dbe0, 0, 4;
    %pushi/vec4 960, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab1b71dbe0, 0, 4;
    %pushi/vec4 970, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab1b71dbe0, 0, 4;
    %pushi/vec4 980, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab1b71dbe0, 0, 4;
    %pushi/vec4 990, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab1b71dbe0, 0, 4;
    %pushi/vec4 991, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab1b71dbe0, 0, 4;
    %pushi/vec4 992, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab1b71dbe0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ab1b8f23b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001ab1b71df00_0;
    %assign/vec4 v000001ab1b71cc40_0, 0;
    %load/vec4 v000001ab1b8f2130_0;
    %assign/vec4 v000001ab1b8f24f0_0, 0;
    %load/vec4 v000001ab1b8f2770_0;
    %assign/vec4 v000001ab1b8f1ff0_0, 0;
    %load/vec4 v000001ab1b71cd80_0;
    %assign/vec4 v000001ab1b71c1a0_0, 0;
    %load/vec4 v000001ab1b71daa0_0;
    %assign/vec4 v000001ab1b71c380_0, 0;
    %load/vec4 v000001ab1b71d500_0;
    %assign/vec4 v000001ab1b71ca60_0, 0;
    %load/vec4 v000001ab1b71ce20_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001ab1b71dbe0, 4;
    %assign/vec4 v000001ab1b8f2090_0, 0;
    %load/vec4 v000001ab1b71c6a0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001ab1b71dbe0, 4;
    %assign/vec4 v000001ab1b8f2810_0, 0;
    %load/vec4 v000001ab1b71db40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b8f15f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b71ddc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b71d460_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001ab1b71c240_0;
    %assign/vec4 v000001ab1b8f15f0_0, 0;
    %load/vec4 v000001ab1b71dc80_0;
    %assign/vec4 v000001ab1b71ddc0_0, 0;
    %load/vec4 v000001ab1b71cec0_0;
    %assign/vec4 v000001ab1b71d460_0, 0;
    %load/vec4 v000001ab1b8f2450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v000001ab1b8f10f0_0;
    %load/vec4 v000001ab1b8f17d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab1b71dbe0, 0, 4;
T_1.6 ;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ab1b679a20;
T_2 ;
    %wait E_000001ab1b6ef6d0;
    %load/vec4 v000001ab1b6d49f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab1b6d2e70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ab1b6d30f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001ab1b6d4950_0;
    %assign/vec4 v000001ab1b6d3ff0_0, 0;
    %load/vec4 v000001ab1b6d4770_0;
    %assign/vec4 v000001ab1b6d46d0_0, 0;
    %load/vec4 v000001ab1b6d3910_0;
    %assign/vec4 v000001ab1b6d48b0_0, 0;
    %load/vec4 v000001ab1b6d2fb0_0;
    %assign/vec4 v000001ab1b6d3af0_0, 0;
    %load/vec4 v000001ab1b6d4590_0;
    %assign/vec4 v000001ab1b6d39b0_0, 0;
    %load/vec4 v000001ab1b6d3910_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v000001ab1b6d4590_0;
    %load/vec4 v000001ab1b6d4310_0;
    %add;
    %assign/vec4 v000001ab1b6d44f0_0, 0;
    %load/vec4 v000001ab1b6d3a50_0;
    %assign/vec4 v000001ab1b6d2e70_0, 0;
T_2.4 ;
    %load/vec4 v000001ab1b6d3910_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v000001ab1b6d4590_0;
    %load/vec4 v000001ab1b6d4310_0;
    %add;
    %assign/vec4 v000001ab1b6d44f0_0, 0;
    %load/vec4 v000001ab1b6d3a50_0;
    %assign/vec4 v000001ab1b6d2e70_0, 0;
T_2.6 ;
    %load/vec4 v000001ab1b6d3910_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v000001ab1b6d4590_0;
    %load/vec4 v000001ab1b6d4310_0;
    %add;
    %assign/vec4 v000001ab1b6d44f0_0, 0;
    %load/vec4 v000001ab1b6d3a50_0;
    %assign/vec4 v000001ab1b6d2e70_0, 0;
T_2.8 ;
    %load/vec4 v000001ab1b6d3910_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v000001ab1b6d4590_0;
    %load/vec4 v000001ab1b6d4310_0;
    %add;
    %assign/vec4 v000001ab1b6d44f0_0, 0;
    %load/vec4 v000001ab1b6d3a50_0;
    %assign/vec4 v000001ab1b6d2e70_0, 0;
T_2.10 ;
    %load/vec4 v000001ab1b6d3910_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001ab1b6d4590_0;
    %load/vec4 v000001ab1b6d4310_0;
    %sub;
    %assign/vec4 v000001ab1b6d44f0_0, 0;
    %load/vec4 v000001ab1b6d3a50_0;
    %assign/vec4 v000001ab1b6d2e70_0, 0;
T_2.12 ;
    %load/vec4 v000001ab1b6d3910_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v000001ab1b6d4590_0;
    %load/vec4 v000001ab1b6d4310_0;
    %add;
    %assign/vec4 v000001ab1b6d44f0_0, 0;
    %load/vec4 v000001ab1b6d3a50_0;
    %assign/vec4 v000001ab1b6d2e70_0, 0;
T_2.14 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ab1b66c2a0;
T_3 ;
    %wait E_000001ab1b6ef6d0;
    %load/vec4 v000001ab1b71c2e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab1b71c740_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ab1b71d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001ab1b71cf60_0;
    %load/vec4 v000001ab1b71c740_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab1b71c7e0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ab1b71c740_0;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v000001ab1b71c740_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001ab1b71d0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001ab1b71da00_0;
    %assign/vec4 v000001ab1b71c4c0_0, 0;
    %load/vec4 v000001ab1b71cb00_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001ab1b71d820, 4;
    %ix/getv 4, v000001ab1b71cb00_0;
    %load/vec4a v000001ab1b71d820, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ab1b71d640_0, 0;
    %load/vec4 v000001ab1b71c060_0;
    %assign/vec4 v000001ab1b71d3c0_0, 0;
    %load/vec4 v000001ab1b71d960_0;
    %assign/vec4 v000001ab1b71d5a0_0, 0;
    %load/vec4 v000001ab1b71d000_0;
    %assign/vec4 v000001ab1b71d1e0_0, 0;
    %load/vec4 v000001ab1b71d140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v000001ab1b71dd20_0;
    %ix/getv 3, v000001ab1b71cb00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab1b71cba0, 0, 4;
    %load/vec4 v000001ab1b71dd20_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000001ab1b71cb00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab1b71d820, 0, 4;
    %load/vec4 v000001ab1b71dd20_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001ab1b71cb00_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab1b71d820, 0, 4;
T_3.6 ;
    %load/vec4 v000001ab1b71c600_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab1b71c420_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b71c420_0, 0;
T_3.9 ;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ab1b679890;
T_4 ;
    %vpi_call/w 3 487 "$monitor", "PC: %d, rs1_f_if %d, rs2_f_if %d, rd_f_if %d, rs1_f_rf %d, rs2_f_rf %d, rd_f_rf %d, rd_f_alu %d, alu_out %d, rs1_on_alu %d, rs2_on_alu %d", v000001ab1b8f4140_0, v000001ab1b8f3a60_0, v000001ab1b8f31a0_0, v000001ab1b8f34c0_0, v000001ab1b8f4fa0_0, v000001ab1b8f3380_0, v000001ab1b8f41e0_0, v000001ab1b8f4a00_0, v000001ab1b8f1370_0, v000001ab1b8f2f90_0, v000001ab1b8f12d0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001ab1b679890;
T_5 ;
    %wait E_000001ab1b6ef6d0;
    %load/vec4 v000001ab1b8f4e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ab1b8f4140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b8f3ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b8f48c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b8f4820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b8f4000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b8f19b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b8f3c40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ab1b8f3920_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 626 "$display", "Instruction is %b", v000001ab1b8f4960_0 {0 0 0};
    %load/vec4 v000001ab1b8f3240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001ab1b8f19b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b8f19b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab1b8f2590_0, 0;
T_5.4 ;
    %load/vec4 v000001ab1b8f19b0_0;
    %nor/r;
    %load/vec4 v000001ab1b8f4780_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v000001ab1b8f4140_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ab1b8f4140_0, 0;
T_5.6 ;
    %load/vec4 v000001ab1b8f2590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b8f2590_0, 0;
T_5.8 ;
    %load/vec4 v000001ab1b8f4820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b8f4820_0, 0;
T_5.10 ;
    %load/vec4 v000001ab1b8f4000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b8f4000_0, 0;
T_5.12 ;
    %load/vec4 v000001ab1b8f4500_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ab1b8f4500_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ab1b8f4500_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ab1b8f4500_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ab1b8f4500_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ab1b8f4b40_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ab1b8f4b40_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ab1b8f4b40_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ab1b8f4b40_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ab1b8f4b40_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %load/vec4 v000001ab1b8f4a00_0;
    %load/vec4 v000001ab1b8f3a60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ab1b8f4a00_0;
    %load/vec4 v000001ab1b8f41e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab1b8f4820_0, 0;
    %vpi_call/w 3 686 "$display", "forward_enable_rs1_MEM_ID triggered\012" {0 0 0};
T_5.16 ;
    %load/vec4 v000001ab1b8f4a00_0;
    %load/vec4 v000001ab1b8f31a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ab1b8f4a00_0;
    %load/vec4 v000001ab1b8f41e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab1b8f4000_0, 0;
    %vpi_call/w 3 691 "$display", "forward_enable_rs2_MEM_ID triggered\012" {0 0 0};
T_5.18 ;
T_5.14 ;
    %load/vec4 v000001ab1b8f40a0_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ab1b8f40a0_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ab1b8f40a0_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ab1b8f40a0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ab1b8f40a0_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ab1b8f4b40_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ab1b8f4b40_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ab1b8f4b40_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ab1b8f4b40_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ab1b8f4b40_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %load/vec4 v000001ab1b8f40a0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ab1b8f41e0_0;
    %load/vec4 v000001ab1b8f3a60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ab1b8f41e0_0;
    %load/vec4 v000001ab1b8f31a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.22, 8;
    %vpi_call/w 3 712 "$display", "\012STALL ACTIVE\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab1b8f19b0_0, 0;
T_5.22 ;
    %load/vec4 v000001ab1b8f4dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %load/vec4 v000001ab1b8f41e0_0;
    %load/vec4 v000001ab1b8f3a60_0;
    %cmp/e;
    %jmp/0xz  T_5.26, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab1b8f3ba0_0, 0;
    %vpi_call/w 3 727 "$display", "forward_enable_rs1_EX_ID triggered\012" {0 0 0};
    %jmp T_5.27;
T_5.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b8f3ba0_0, 0;
T_5.27 ;
    %load/vec4 v000001ab1b8f41e0_0;
    %load/vec4 v000001ab1b8f31a0_0;
    %cmp/e;
    %jmp/0xz  T_5.28, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab1b8f48c0_0, 0;
    %vpi_call/w 3 735 "$display", "forward_enable_rs2_EX_ID triggered\012" {0 0 0};
    %jmp T_5.29;
T_5.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b8f48c0_0, 0;
T_5.29 ;
T_5.24 ;
    %jmp T_5.21;
T_5.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b8f3ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b8f48c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b8f4820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b8f4000_0, 0;
T_5.21 ;
    %load/vec4 v000001ab1b8f3f60_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_5.30, 4;
    %jmp T_5.31;
T_5.30 ;
    %load/vec4 v000001ab1b8f3f60_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_5.32, 4;
    %jmp T_5.33;
T_5.32 ;
    %load/vec4 v000001ab1b8f3f60_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_5.34, 4;
T_5.34 ;
T_5.33 ;
T_5.31 ;
    %load/vec4 v000001ab1b8f4780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.36, 8;
    %pushi/vec4 7, 0, 16;
    %assign/vec4 v000001ab1b8f3920_0, 0;
T_5.36 ;
    %load/vec4 v000001ab1b8f3920_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.38, 5;
    %load/vec4 v000001ab1b8f3920_0;
    %subi 1, 0, 16;
    %assign/vec4 v000001ab1b8f3920_0, 0;
T_5.38 ;
    %load/vec4 v000001ab1b8f3920_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.40, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab1b8f3c40_0, 0;
T_5.40 ;
    %load/vec4 v000001ab1b8f4140_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_5.42, 4;
T_5.42 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ab1b6ea6c0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ab1b8f9fd0_0, 0, 32;
    %end;
    .thread T_6, $init;
    .scope S_000001ab1b6ea6c0;
T_7 ;
    %vpi_call/w 3 7 "$readmemb", "instructions2.mem", v000001ab1b8f8450 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001ab1b6ea6c0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ab1b8f9170_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000001ab1b6ea6c0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ab1b8f9ad0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_000001ab1b6ea6c0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ab1b8f84f0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000001ab1b6ea6c0;
T_11 ;
    %delay 5, 0;
    %load/vec4 v000001ab1b8f9170_0;
    %nor/r;
    %store/vec4 v000001ab1b8f9170_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ab1b6ea6c0;
T_12 ;
    %wait E_000001ab1b6ef6d0;
    %load/vec4 v000001ab1b8f9ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ab1b8f9fd0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001ab1b8f84f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001ab1b8f9fd0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz  T_12.4, 5;
    %load/vec4 v000001ab1b8f9fd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ab1b8f9fd0_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab1b8f84f0_0, 0;
    %wait E_000001ab1b6eeb90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab1b8f9710_0, 0;
T_12.5 ;
T_12.2 ;
    %load/vec4 v000001ab1b8f8310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %fork t_1, S_000001ab1b6ead50;
    %jmp t_0;
    .scope S_000001ab1b6ead50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ab1b6d4270_0, 0, 32;
T_12.8 ;
    %load/vec4 v000001ab1b6d4270_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_12.9, 5;
    %vpi_call/w 3 38 "$display", "%d", &A<v000001ab1b8f8810, v000001ab1b6d4270_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ab1b6d4270_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ab1b6d4270_0, 0, 32;
    %jmp T_12.8;
T_12.9 ;
    %end;
    .scope S_000001ab1b6ea6c0;
t_0 %join;
    %vpi_call/w 3 40 "$finish" {0 0 0};
T_12.6 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ab1b6ea6c0;
T_13 ;
    %pushi/vec4 2, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001ab1b6eeb90;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %wait E_000001ab1b6eeb90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ab1b8f9ad0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_13.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.3, 5;
    %jmp/1 T_13.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001ab1b6eeb90;
    %wait E_000001ab1b6eeb90;
    %jmp T_13.2;
T_13.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ab1b8f9ad0_0, 0, 1;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "cpu-9.sv";
