

================================================================
== Vivado HLS Report for 'MAT_Multiply_load_mat'
================================================================
* Date:           Fri Oct  2 07:17:25 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        partB
* Solution:       solution1_non_optimized
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.98|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2002001|  2002001|  2002001|  2002001|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_load   |  2002000|  2002000|      2002|          -|          -|  1000|    no    |
        | + Col_load  |     2000|     2000|         2|          -|          -|  1000|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     92|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     41|
|Register         |        -|      -|      85|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      85|    133|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_130_p2        |     +    |      0|  0|  10|          10|           1|
    |j_1_fu_155_p2        |     +    |      0|  0|  10|          10|           1|
    |next_mul_fu_114_p2   |     +    |      0|  0|  20|          20|          10|
    |tmp_4_fu_171_p2      |     +    |      0|  0|  20|          20|          20|
    |ap_sig_bdd_81        |    and   |      0|  0|   1|           1|           1|
    |or_cond_fu_166_p2    |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_124_p2  |   icmp   |      0|  0|   4|          10|           6|
    |exitcond_fu_149_p2   |   icmp   |      0|  0|   4|          10|           6|
    |tmp_3_fu_161_p2      |   icmp   |      0|  0|  11|          32|          32|
    |tmp_fu_136_p2        |   icmp   |      0|  0|  11|          32|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  92|         146|         110|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |   1|          5|    1|          5|
    |i_reg_79        |  10|          2|   10|         20|
    |j_reg_102       |  10|          2|   10|         20|
    |phi_mul_reg_90  |  20|          2|   20|         40|
    +----------------+----+-----------+-----+-----------+
    |Total           |  41|         11|   41|         85|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   4|   0|    4|          0|
    |i_1_reg_200       |  10|   0|   10|          0|
    |i_reg_79          |  10|   0|   10|          0|
    |j_1_reg_213       |  10|   0|   10|          0|
    |j_reg_102         |  10|   0|   10|          0|
    |next_mul_reg_192  |  20|   0|   20|          0|
    |phi_mul_reg_90    |  20|   0|   20|          0|
    |tmp_reg_205       |   1|   0|    1|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  85|   0|   85|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------+-----+-----+------------+-----------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | MAT_Multiply_load_mat | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | MAT_Multiply_load_mat | return value |
|ap_start         |  in |    1| ap_ctrl_hs | MAT_Multiply_load_mat | return value |
|ap_done          | out |    1| ap_ctrl_hs | MAT_Multiply_load_mat | return value |
|ap_idle          | out |    1| ap_ctrl_hs | MAT_Multiply_load_mat | return value |
|ap_ready         | out |    1| ap_ctrl_hs | MAT_Multiply_load_mat | return value |
|X_dout           |  in |   32|   ap_fifo  |           X           |    pointer   |
|X_empty_n        |  in |    1|   ap_fifo  |           X           |    pointer   |
|X_read           | out |    1|   ap_fifo  |           X           |    pointer   |
|arrayX_address0  | out |   20|  ap_memory |         arrayX        |     array    |
|arrayX_ce0       | out |    1|  ap_memory |         arrayX        |     array    |
|arrayX_we0       | out |    1|  ap_memory |         arrayX        |     array    |
|arrayX_d0        | out |   32|  ap_memory |         arrayX        |     array    |
|m                |  in |   32|   ap_none  |           m           |    scalar    |
|n                |  in |   32|   ap_none  |           n           |    scalar    |
+-----------------+-----+-----+------------+-----------------------+--------------+

