Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jan 21 22:45:11 2024
| Host         : PC-Sten running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    6           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       101         
HPDR-1     Warning           Port pin direction inconsistency                                  1           
TIMING-20  Warning           Non-clocked latch                                                 12          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (113)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1057)
5. checking no_input_delay (15)
6. checking no_output_delay (18)
7. checking multiple_clock (209)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (12)

1. checking no_clock (113)
--------------------------
 There are 101 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Inst_VGA/activeArea_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1057)
---------------------------------------------------
 There are 1057 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (209)
--------------------------------
 There are 209 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (12)
-----------------------------
 There are 12 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.762        0.000                      0                  993        0.051        0.000                      0                  993        3.000        0.000                       0                   217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk100                    {0.000 5.000}      10.000          100.000         
  clk_out_25_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clk_out_50_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out_25_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clk_out_50_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out_25_clk_wiz_0         32.650        0.000                      0                  804        0.213        0.000                      0                  804       19.500        0.000                       0                   126  
  clk_out_50_clk_wiz_0         14.762        0.000                      0                  180        0.135        0.000                      0                  180        9.500        0.000                       0                    87  
  clkfbout_clk_wiz_0                                                                                                                                                        8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out_25_clk_wiz_0_1       32.654        0.000                      0                  804        0.213        0.000                      0                  804       19.500        0.000                       0                   126  
  clk_out_50_clk_wiz_0_1       14.764        0.000                      0                  180        0.135        0.000                      0                  180        9.500        0.000                       0                    87  
  clkfbout_clk_wiz_0_1                                                                                                                                                      8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_25_clk_wiz_0_1  clk_out_25_clk_wiz_0         32.650        0.000                      0                  804        0.119        0.000                      0                  804  
clk_out_25_clk_wiz_0    clk_out_50_clk_wiz_0         17.542        0.000                      0                    9        0.176        0.000                      0                    9  
clk_out_25_clk_wiz_0_1  clk_out_50_clk_wiz_0         17.546        0.000                      0                    9        0.180        0.000                      0                    9  
clk_out_50_clk_wiz_0_1  clk_out_50_clk_wiz_0         14.762        0.000                      0                  180        0.051        0.000                      0                  180  
clk_out_25_clk_wiz_0    clk_out_25_clk_wiz_0_1       32.650        0.000                      0                  804        0.119        0.000                      0                  804  
clk_out_25_clk_wiz_0    clk_out_50_clk_wiz_0_1       17.542        0.000                      0                    9        0.176        0.000                      0                    9  
clk_out_50_clk_wiz_0    clk_out_50_clk_wiz_0_1       14.762        0.000                      0                  180        0.051        0.000                      0                  180  
clk_out_25_clk_wiz_0_1  clk_out_50_clk_wiz_0_1       17.546        0.000                      0                    9        0.180        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_25_clk_wiz_0
  To Clock:  clk_out_25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.650ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.442ns (6.720%)  route 6.136ns (93.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[0]/Q
                         net (fo=2, routed)           0.600     0.542    Inst_Address_Generator/val_reg[0]
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.101     0.643 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          5.536     6.179    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.155    39.229    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.095    39.422    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.830    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.830    
                         arrival time                          -6.179    
  -------------------------------------------------------------------
                         slack                                 32.650    

Slack (MET) :             32.929ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 0.442ns (7.018%)  route 5.856ns (92.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 39.228 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[0]/Q
                         net (fo=2, routed)           0.600     0.542    Inst_Address_Generator/val_reg[0]
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.101     0.643 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          5.256     5.899    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y18         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.154    39.228    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.515    
                         clock uncertainty           -0.095    39.421    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.829    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.829    
                         arrival time                          -5.899    
  -------------------------------------------------------------------
                         slack                                 32.929    

Slack (MET) :             33.205ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 0.438ns (7.095%)  route 5.735ns (92.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y48         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=7, routed)           0.624     0.566    Inst_Address_Generator/val_reg[12]
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.097     0.663 r  Inst_Address_Generator/Inst_frame_buffer_i_24/O
                         net (fo=44, routed)          5.112     5.775    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.155    39.229    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.095    39.422    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442    38.980    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.980    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                 33.205    

Slack (MET) :             33.205ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 0.442ns (7.345%)  route 5.576ns (92.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[0]/Q
                         net (fo=2, routed)           0.600     0.542    Inst_Address_Generator/val_reg[0]
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.101     0.643 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          4.976     5.619    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.150    39.224    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.095    39.417    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.825    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.825    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                 33.205    

Slack (MET) :             33.481ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.442ns (7.703%)  route 5.296ns (92.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 39.220 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[0]/Q
                         net (fo=2, routed)           0.600     0.542    Inst_Address_Generator/val_reg[0]
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.101     0.643 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          4.696     5.339    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y16         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.146    39.220    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.507    
                         clock uncertainty           -0.095    39.413    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.821    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.821    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                 33.481    

Slack (MET) :             33.484ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 0.438ns (7.432%)  route 5.455ns (92.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 39.228 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y48         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=7, routed)           0.624     0.566    Inst_Address_Generator/val_reg[12]
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.097     0.663 r  Inst_Address_Generator/Inst_frame_buffer_i_24/O
                         net (fo=44, routed)          4.832     5.495    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y18         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.154    39.228    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.515    
                         clock uncertainty           -0.095    39.421    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442    38.979    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.979    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                 33.484    

Slack (MET) :             33.550ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 0.438ns (7.703%)  route 5.248ns (92.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y47         FDRE                                         r  Inst_Address_Generator/val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[11]/Q
                         net (fo=7, routed)           0.914     0.857    Inst_Address_Generator/val_reg[11]
    SLICE_X45Y47         LUT4 (Prop_lut4_I0_O)        0.097     0.954 r  Inst_Address_Generator/Inst_frame_buffer_i_25/O
                         net (fo=44, routed)          4.334     5.288    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.155    39.229    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.095    39.422    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.584    38.838    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.838    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                 33.550    

Slack (MET) :             33.720ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 0.438ns (7.741%)  route 5.220ns (92.259%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y46         FDRE                                         r  Inst_Address_Generator/val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[5]/Q
                         net (fo=3, routed)           1.345     1.288    Inst_Address_Generator/val_reg[5]
    SLICE_X45Y45         LUT4 (Prop_lut4_I0_O)        0.097     1.385 r  Inst_Address_Generator/Inst_frame_buffer_i_31/O
                         net (fo=44, routed)          3.875     5.259    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.155    39.229    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.095    39.422    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.442    38.980    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.980    
                         arrival time                          -5.259    
  -------------------------------------------------------------------
                         slack                                 33.720    

Slack (MET) :             33.755ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 0.442ns (8.098%)  route 5.016ns (91.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 39.214 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[0]/Q
                         net (fo=2, routed)           0.600     0.542    Inst_Address_Generator/val_reg[0]
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.101     0.643 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          4.416     5.059    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.140    39.214    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.501    
                         clock uncertainty           -0.095    39.407    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.815    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.815    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                 33.755    

Slack (MET) :             33.760ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 0.438ns (7.803%)  route 5.175ns (92.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y48         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=7, routed)           0.624     0.566    Inst_Address_Generator/val_reg[12]
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.097     0.663 r  Inst_Address_Generator/Inst_frame_buffer_i_24/O
                         net (fo=44, routed)          4.552     5.215    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.150    39.224    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.095    39.417    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442    38.975    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.975    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                 33.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.281%)  route 0.177ns (55.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y53         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          0.177    -0.301    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X40Y54         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y54         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.275    -0.584    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.070    -0.514    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.959%)  route 0.084ns (27.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X43Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  Inst_VGA/Vcnt_reg[3]/Q
                         net (fo=8, routed)           0.084    -0.407    Inst_VGA/Vcnt_reg[3]
    SLICE_X43Y51         LUT6 (Prop_lut6_I1_O)        0.099    -0.308 r  Inst_VGA/Vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    Inst_VGA/plusOp__0[5]
    SLICE_X43Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X43Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.092    -0.527    Inst_VGA/Vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.246ns (71.460%)  route 0.098ns (28.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.148    -0.471 r  Inst_VGA/Hcnt_reg[8]/Q
                         net (fo=7, routed)           0.098    -0.373    Inst_VGA/Hcnt_reg[8]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.098    -0.275 r  Inst_VGA/Hcnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.275    Inst_VGA/plusOp[9]
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[9]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.121    -0.498    Inst_VGA/Hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.189ns (29.615%)  route 0.449ns (70.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_VGA/CLK
    SLICE_X41Y49         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Inst_VGA/Hcnt_reg[5]/Q
                         net (fo=10, routed)          0.449    -0.027    Inst_VGA/Hcnt_reg[5]
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.048     0.021 r  Inst_VGA/Hcnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.021    Inst_VGA/plusOp[8]
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.131    -0.218    Inst_VGA/Hcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.486%)  route 0.445ns (70.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_VGA/CLK
    SLICE_X41Y49         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Inst_VGA/Hcnt_reg[5]/Q
                         net (fo=10, routed)          0.445    -0.032    Inst_VGA/Hcnt_reg[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.045     0.013 r  Inst_VGA/Hcnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.013    Inst_VGA/plusOp[6]
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[6]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.121    -0.228    Inst_VGA/Hcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.678%)  route 0.206ns (59.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y53         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          0.206    -0.273    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X40Y54         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y54         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.275    -0.584    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.066    -0.518    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Inst_debounce/c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.681%)  route 0.167ns (47.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X4Y8           FDRE                                         r  Inst_debounce/c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/c_reg[4]/Q
                         net (fo=2, routed)           0.167    -0.281    Inst_debounce/c_reg[4]
    SLICE_X5Y9           LUT5 (Prop_lut5_I2_O)        0.045    -0.236 r  Inst_debounce/o_i_1/O
                         net (fo=1, routed)           0.000    -0.236    Inst_debounce/o_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.827    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
                         clock pessimism              0.253    -0.573    
    SLICE_X5Y9           FDRE (Hold_fdre_C_D)         0.091    -0.482    Inst_debounce/o_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.283%)  route 0.449ns (70.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_VGA/CLK
    SLICE_X41Y49         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Inst_VGA/Hcnt_reg[5]/Q
                         net (fo=10, routed)          0.449    -0.027    Inst_VGA/Hcnt_reg[5]
    SLICE_X42Y52         LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  Inst_VGA/Hcnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.018    Inst_VGA/plusOp[7]
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[7]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.120    -0.229    Inst_VGA/Hcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.184ns (50.797%)  route 0.178ns (49.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X41Y50         FDRE                                         r  Inst_VGA/Vcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[1]/Q
                         net (fo=10, routed)          0.178    -0.300    Inst_VGA/Vcnt_reg[1]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.043    -0.257 r  Inst_VGA/Vcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    Inst_VGA/plusOp__0[4]
    SLICE_X41Y50         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X41Y50         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.104    -0.515    Inst_VGA/Vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.217%)  route 0.184ns (49.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X43Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[5]/Q
                         net (fo=11, routed)          0.184    -0.294    Inst_VGA/Vcnt_reg[5]
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.045    -0.249 r  Inst_VGA/Vcnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    Inst_VGA/Vcnt[0]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X41Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.091    -0.512    Inst_VGA/Vcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Inst_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y6      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y7      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y2      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y3      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y0      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y1      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y0      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y1      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y5      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y6      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y45     Inst_Address_Generator/val_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y45     Inst_Address_Generator/val_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y47     Inst_Address_Generator/val_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y47     Inst_Address_Generator/val_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y47     Inst_Address_Generator/val_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y47     Inst_Address_Generator/val_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y48     Inst_Address_Generator/val_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y48     Inst_Address_Generator/val_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y48     Inst_Address_Generator/val_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y48     Inst_Address_Generator/val_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y45     Inst_Address_Generator/val_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y45     Inst_Address_Generator/val_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y47     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y47     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y47     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y47     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y48     Inst_Address_Generator/val_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y48     Inst_Address_Generator/val_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y48     Inst_Address_Generator/val_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y48     Inst_Address_Generator/val_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_50_clk_wiz_0
  To Clock:  clk_out_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.762ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 2.137ns (45.275%)  route 2.583ns (54.725%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 19.214 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.424     4.359    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.140    19.214    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/C
                         clock pessimism              0.363    19.577    
                         clock uncertainty           -0.084    19.494    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.373    19.121    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                 14.762    

Slack (MET) :             14.885ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 2.137ns (46.042%)  route 2.504ns (53.958%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.725ns = ( 19.275 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.345     4.280    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.201    19.275    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.346    19.621    
                         clock uncertainty           -0.084    19.538    
    SLICE_X6Y7           FDRE (Setup_fdre_C_R)       -0.373    19.165    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         19.165    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 14.885    

Slack (MET) :             14.885ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 2.137ns (46.042%)  route 2.504ns (53.958%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.725ns = ( 19.275 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.345     4.280    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.201    19.275    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.346    19.621    
                         clock uncertainty           -0.084    19.538    
    SLICE_X6Y7           FDRE (Setup_fdre_C_R)       -0.373    19.165    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         19.165    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 14.885    

Slack (MET) :             14.901ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.084    19.537    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.223    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         19.223    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.901    

Slack (MET) :             14.901ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.084    19.537    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.223    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                         19.223    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.901    

Slack (MET) :             14.901ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.084    19.537    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.223    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                         19.223    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.901    

Slack (MET) :             14.901ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.084    19.537    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.223    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         19.223    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.901    

Slack (MET) :             14.901ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.084    19.537    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.223    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                         19.223    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.901    

Slack (MET) :             14.901ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.084    19.537    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.223    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         19.223    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.901    

Slack (MET) :             14.901ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.084    19.537    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.223    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         19.223    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.176%)  route 0.083ns (30.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X3Y11          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.083    -0.364    Inst_ov7670_controller/Inst_i2c_sender/divider_reg_n_0_[0]
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.045    -0.319 r  Inst_ov7670_controller/Inst_i2c_sender/divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    Inst_ov7670_controller/Inst_i2c_sender/p_0_in__0[5]
    SLICE_X2Y11          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y11          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.121    -0.454    Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.922%)  route 0.119ns (39.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/Q
                         net (fo=4, routed)           0.119    -0.355    Inst_ov7670_controller/Inst_ov7670_registers/address[5]
    SLICE_X8Y5           LUT6 (Prop_lut6_I1_O)        0.045    -0.310 r  Inst_ov7670_controller/Inst_ov7670_registers/address_rep[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    Inst_ov7670_controller/Inst_ov7670_registers/address_rep[7]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.251    -0.602    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.120    -0.482    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.150%)  route 0.112ns (34.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.592    -0.589    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.314    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[2]
    SLICE_X6Y5           LUT3 (Prop_lut3_I0_O)        0.045    -0.269 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    Inst_ov7670_controller/Inst_i2c_sender/data_sr[3]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.121    -0.451    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.356%)  route 0.264ns (61.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/Q
                         net (fo=2, routed)           0.264    -0.188    Inst_ov7670_controller/Inst_ov7670_registers/address[7]
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.871    -0.819    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.381    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.315    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.863    -0.827    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.059    -0.514    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.518%)  route 0.108ns (43.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.592    -0.589    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/Q
                         net (fo=1, routed)           0.108    -0.340    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[24]
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.863    -0.827    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.237    -0.589    
    SLICE_X7Y9           FDRE (Hold_fdre_C_D)         0.047    -0.542    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/Q
                         net (fo=1, routed)           0.107    -0.317    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[1]
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.863    -0.827    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.052    -0.521    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.247ns (73.513%)  route 0.089ns (26.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[25]/Q
                         net (fo=1, routed)           0.089    -0.351    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[25]
    SLICE_X2Y10          LUT3 (Prop_lut3_I0_O)        0.099    -0.252 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[26]_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[26]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.121    -0.467    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.594    -0.587    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X3Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.128    -0.459 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/Q
                         net (fo=1, routed)           0.082    -0.377    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[15]
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.098    -0.279 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[16]_i_1_n_0
    SLICE_X3Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.865    -0.825    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X3Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X3Y9           FDRE (Hold_fdre_C_D)         0.092    -0.495    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/Q
                         net (fo=1, routed)           0.082    -0.378    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[16]
    SLICE_X7Y6           LUT3 (Prop_lut3_I0_O)        0.098    -0.280 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    Inst_ov7670_controller/Inst_i2c_sender/data_sr[17]_i_1_n_0
    SLICE_X7Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.092    -0.496    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_50_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Inst_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         20.000      18.038     RAMB18_X0Y2      Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2    Inst_clocks/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y8       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y9       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y9       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y9       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y8       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y8       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y9       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y9       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y8       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y8       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y9       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y9       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    Inst_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_25_clk_wiz_0_1
  To Clock:  clk_out_25_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.654ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.442ns (6.720%)  route 6.136ns (93.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[0]/Q
                         net (fo=2, routed)           0.600     0.542    Inst_Address_Generator/val_reg[0]
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.101     0.643 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          5.536     6.179    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.155    39.229    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.091    39.425    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.833    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.833    
                         arrival time                          -6.179    
  -------------------------------------------------------------------
                         slack                                 32.654    

Slack (MET) :             32.933ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 0.442ns (7.018%)  route 5.856ns (92.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 39.228 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[0]/Q
                         net (fo=2, routed)           0.600     0.542    Inst_Address_Generator/val_reg[0]
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.101     0.643 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          5.256     5.899    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y18         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.154    39.228    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.515    
                         clock uncertainty           -0.091    39.424    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.832    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.832    
                         arrival time                          -5.899    
  -------------------------------------------------------------------
                         slack                                 32.933    

Slack (MET) :             33.208ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 0.438ns (7.095%)  route 5.735ns (92.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y48         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=7, routed)           0.624     0.566    Inst_Address_Generator/val_reg[12]
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.097     0.663 r  Inst_Address_Generator/Inst_frame_buffer_i_24/O
                         net (fo=44, routed)          5.112     5.775    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.155    39.229    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.091    39.425    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442    38.983    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.983    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                 33.208    

Slack (MET) :             33.209ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 0.442ns (7.345%)  route 5.576ns (92.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[0]/Q
                         net (fo=2, routed)           0.600     0.542    Inst_Address_Generator/val_reg[0]
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.101     0.643 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          4.976     5.619    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.150    39.224    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.091    39.420    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.828    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                 33.209    

Slack (MET) :             33.485ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.442ns (7.703%)  route 5.296ns (92.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 39.220 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[0]/Q
                         net (fo=2, routed)           0.600     0.542    Inst_Address_Generator/val_reg[0]
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.101     0.643 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          4.696     5.339    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y16         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.146    39.220    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.507    
                         clock uncertainty           -0.091    39.416    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.824    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.824    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                 33.485    

Slack (MET) :             33.487ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 0.438ns (7.432%)  route 5.455ns (92.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 39.228 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y48         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=7, routed)           0.624     0.566    Inst_Address_Generator/val_reg[12]
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.097     0.663 r  Inst_Address_Generator/Inst_frame_buffer_i_24/O
                         net (fo=44, routed)          4.832     5.495    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y18         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.154    39.228    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.515    
                         clock uncertainty           -0.091    39.424    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442    38.982    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.982    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                 33.487    

Slack (MET) :             33.553ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 0.438ns (7.703%)  route 5.248ns (92.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y47         FDRE                                         r  Inst_Address_Generator/val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[11]/Q
                         net (fo=7, routed)           0.914     0.857    Inst_Address_Generator/val_reg[11]
    SLICE_X45Y47         LUT4 (Prop_lut4_I0_O)        0.097     0.954 r  Inst_Address_Generator/Inst_frame_buffer_i_25/O
                         net (fo=44, routed)          4.334     5.288    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.155    39.229    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.091    39.425    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.584    38.841    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.841    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                 33.553    

Slack (MET) :             33.724ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 0.438ns (7.741%)  route 5.220ns (92.259%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y46         FDRE                                         r  Inst_Address_Generator/val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[5]/Q
                         net (fo=3, routed)           1.345     1.288    Inst_Address_Generator/val_reg[5]
    SLICE_X45Y45         LUT4 (Prop_lut4_I0_O)        0.097     1.385 r  Inst_Address_Generator/Inst_frame_buffer_i_31/O
                         net (fo=44, routed)          3.875     5.259    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.155    39.229    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.091    39.425    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.442    38.983    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.983    
                         arrival time                          -5.259    
  -------------------------------------------------------------------
                         slack                                 33.724    

Slack (MET) :             33.759ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 0.442ns (8.098%)  route 5.016ns (91.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 39.214 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[0]/Q
                         net (fo=2, routed)           0.600     0.542    Inst_Address_Generator/val_reg[0]
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.101     0.643 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          4.416     5.059    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.140    39.214    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.501    
                         clock uncertainty           -0.091    39.410    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.818    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.818    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                 33.759    

Slack (MET) :             33.763ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 0.438ns (7.803%)  route 5.175ns (92.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y48         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=7, routed)           0.624     0.566    Inst_Address_Generator/val_reg[12]
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.097     0.663 r  Inst_Address_Generator/Inst_frame_buffer_i_24/O
                         net (fo=44, routed)          4.552     5.215    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.150    39.224    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.091    39.420    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442    38.978    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.978    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                 33.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.281%)  route 0.177ns (55.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y53         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          0.177    -0.301    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X40Y54         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y54         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.275    -0.584    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.070    -0.514    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.959%)  route 0.084ns (27.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X43Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  Inst_VGA/Vcnt_reg[3]/Q
                         net (fo=8, routed)           0.084    -0.407    Inst_VGA/Vcnt_reg[3]
    SLICE_X43Y51         LUT6 (Prop_lut6_I1_O)        0.099    -0.308 r  Inst_VGA/Vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    Inst_VGA/plusOp__0[5]
    SLICE_X43Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X43Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.092    -0.527    Inst_VGA/Vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.246ns (71.460%)  route 0.098ns (28.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.148    -0.471 r  Inst_VGA/Hcnt_reg[8]/Q
                         net (fo=7, routed)           0.098    -0.373    Inst_VGA/Hcnt_reg[8]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.098    -0.275 r  Inst_VGA/Hcnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.275    Inst_VGA/plusOp[9]
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[9]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.121    -0.498    Inst_VGA/Hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.189ns (29.615%)  route 0.449ns (70.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_VGA/CLK
    SLICE_X41Y49         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Inst_VGA/Hcnt_reg[5]/Q
                         net (fo=10, routed)          0.449    -0.027    Inst_VGA/Hcnt_reg[5]
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.048     0.021 r  Inst_VGA/Hcnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.021    Inst_VGA/plusOp[8]
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.131    -0.218    Inst_VGA/Hcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.486%)  route 0.445ns (70.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_VGA/CLK
    SLICE_X41Y49         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Inst_VGA/Hcnt_reg[5]/Q
                         net (fo=10, routed)          0.445    -0.032    Inst_VGA/Hcnt_reg[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.045     0.013 r  Inst_VGA/Hcnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.013    Inst_VGA/plusOp[6]
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[6]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.121    -0.228    Inst_VGA/Hcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.678%)  route 0.206ns (59.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y53         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          0.206    -0.273    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X40Y54         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y54         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.275    -0.584    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.066    -0.518    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Inst_debounce/c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.681%)  route 0.167ns (47.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X4Y8           FDRE                                         r  Inst_debounce/c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/c_reg[4]/Q
                         net (fo=2, routed)           0.167    -0.281    Inst_debounce/c_reg[4]
    SLICE_X5Y9           LUT5 (Prop_lut5_I2_O)        0.045    -0.236 r  Inst_debounce/o_i_1/O
                         net (fo=1, routed)           0.000    -0.236    Inst_debounce/o_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.827    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
                         clock pessimism              0.253    -0.573    
    SLICE_X5Y9           FDRE (Hold_fdre_C_D)         0.091    -0.482    Inst_debounce/o_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.283%)  route 0.449ns (70.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_VGA/CLK
    SLICE_X41Y49         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Inst_VGA/Hcnt_reg[5]/Q
                         net (fo=10, routed)          0.449    -0.027    Inst_VGA/Hcnt_reg[5]
    SLICE_X42Y52         LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  Inst_VGA/Hcnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.018    Inst_VGA/plusOp[7]
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[7]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.120    -0.229    Inst_VGA/Hcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.184ns (50.797%)  route 0.178ns (49.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X41Y50         FDRE                                         r  Inst_VGA/Vcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[1]/Q
                         net (fo=10, routed)          0.178    -0.300    Inst_VGA/Vcnt_reg[1]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.043    -0.257 r  Inst_VGA/Vcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    Inst_VGA/plusOp__0[4]
    SLICE_X41Y50         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X41Y50         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.104    -0.515    Inst_VGA/Vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.217%)  route 0.184ns (49.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X43Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[5]/Q
                         net (fo=11, routed)          0.184    -0.294    Inst_VGA/Vcnt_reg[5]
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.045    -0.249 r  Inst_VGA/Vcnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    Inst_VGA/Vcnt[0]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X41Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.091    -0.512    Inst_VGA/Vcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_25_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Inst_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y6      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y7      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y2      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y3      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y0      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y1      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y0      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y1      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y5      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y6      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y45     Inst_Address_Generator/val_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y45     Inst_Address_Generator/val_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y47     Inst_Address_Generator/val_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y47     Inst_Address_Generator/val_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y47     Inst_Address_Generator/val_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y47     Inst_Address_Generator/val_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y48     Inst_Address_Generator/val_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y48     Inst_Address_Generator/val_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y48     Inst_Address_Generator/val_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y48     Inst_Address_Generator/val_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y45     Inst_Address_Generator/val_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y45     Inst_Address_Generator/val_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y47     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y47     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y47     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y47     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y48     Inst_Address_Generator/val_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y48     Inst_Address_Generator/val_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y48     Inst_Address_Generator/val_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y48     Inst_Address_Generator/val_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_50_clk_wiz_0_1
  To Clock:  clk_out_50_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.764ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 2.137ns (45.275%)  route 2.583ns (54.725%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 19.214 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.424     4.359    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.140    19.214    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/C
                         clock pessimism              0.363    19.577    
                         clock uncertainty           -0.082    19.496    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.373    19.123    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         19.123    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                 14.764    

Slack (MET) :             14.887ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 2.137ns (46.042%)  route 2.504ns (53.958%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.725ns = ( 19.275 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.345     4.280    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.201    19.275    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.346    19.621    
                         clock uncertainty           -0.082    19.540    
    SLICE_X6Y7           FDRE (Setup_fdre_C_R)       -0.373    19.167    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         19.167    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 14.887    

Slack (MET) :             14.887ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 2.137ns (46.042%)  route 2.504ns (53.958%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.725ns = ( 19.275 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.345     4.280    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.201    19.275    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.346    19.621    
                         clock uncertainty           -0.082    19.540    
    SLICE_X6Y7           FDRE (Setup_fdre_C_R)       -0.373    19.167    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         19.167    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 14.887    

Slack (MET) :             14.903ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.082    19.539    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.225    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         19.225    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.903    

Slack (MET) :             14.903ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.082    19.539    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.225    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                         19.225    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.903    

Slack (MET) :             14.903ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.082    19.539    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.225    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                         19.225    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.903    

Slack (MET) :             14.903ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.082    19.539    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.225    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         19.225    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.903    

Slack (MET) :             14.903ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.082    19.539    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.225    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                         19.225    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.903    

Slack (MET) :             14.903ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.082    19.539    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.225    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         19.225    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.903    

Slack (MET) :             14.903ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.082    19.539    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.225    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         19.225    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.176%)  route 0.083ns (30.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X3Y11          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.083    -0.364    Inst_ov7670_controller/Inst_i2c_sender/divider_reg_n_0_[0]
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.045    -0.319 r  Inst_ov7670_controller/Inst_i2c_sender/divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    Inst_ov7670_controller/Inst_i2c_sender/p_0_in__0[5]
    SLICE_X2Y11          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y11          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.121    -0.454    Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.922%)  route 0.119ns (39.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/Q
                         net (fo=4, routed)           0.119    -0.355    Inst_ov7670_controller/Inst_ov7670_registers/address[5]
    SLICE_X8Y5           LUT6 (Prop_lut6_I1_O)        0.045    -0.310 r  Inst_ov7670_controller/Inst_ov7670_registers/address_rep[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    Inst_ov7670_controller/Inst_ov7670_registers/address_rep[7]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.251    -0.602    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.120    -0.482    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.150%)  route 0.112ns (34.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.592    -0.589    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.314    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[2]
    SLICE_X6Y5           LUT3 (Prop_lut3_I0_O)        0.045    -0.269 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    Inst_ov7670_controller/Inst_i2c_sender/data_sr[3]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.121    -0.451    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.356%)  route 0.264ns (61.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/Q
                         net (fo=2, routed)           0.264    -0.188    Inst_ov7670_controller/Inst_ov7670_registers/address[7]
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.871    -0.819    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.381    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.315    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.863    -0.827    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.059    -0.514    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.518%)  route 0.108ns (43.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.592    -0.589    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/Q
                         net (fo=1, routed)           0.108    -0.340    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[24]
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.863    -0.827    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.237    -0.589    
    SLICE_X7Y9           FDRE (Hold_fdre_C_D)         0.047    -0.542    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/Q
                         net (fo=1, routed)           0.107    -0.317    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[1]
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.863    -0.827    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.052    -0.521    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.247ns (73.513%)  route 0.089ns (26.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[25]/Q
                         net (fo=1, routed)           0.089    -0.351    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[25]
    SLICE_X2Y10          LUT3 (Prop_lut3_I0_O)        0.099    -0.252 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[26]_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[26]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.121    -0.467    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.594    -0.587    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X3Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.128    -0.459 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/Q
                         net (fo=1, routed)           0.082    -0.377    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[15]
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.098    -0.279 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[16]_i_1_n_0
    SLICE_X3Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.865    -0.825    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X3Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X3Y9           FDRE (Hold_fdre_C_D)         0.092    -0.495    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/Q
                         net (fo=1, routed)           0.082    -0.378    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[16]
    SLICE_X7Y6           LUT3 (Prop_lut3_I0_O)        0.098    -0.280 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    Inst_ov7670_controller/Inst_i2c_sender/data_sr[17]_i_1_n_0
    SLICE_X7Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.092    -0.496    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_50_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Inst_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         20.000      18.038     RAMB18_X0Y2      Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2    Inst_clocks/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y8       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y9       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y9       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y9       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y8       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y8       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y9       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y9       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y8       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y8       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y10      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y9       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y9       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    Inst_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_25_clk_wiz_0_1
  To Clock:  clk_out_25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.650ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.442ns (6.720%)  route 6.136ns (93.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[0]/Q
                         net (fo=2, routed)           0.600     0.542    Inst_Address_Generator/val_reg[0]
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.101     0.643 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          5.536     6.179    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.155    39.229    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.095    39.422    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.830    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.830    
                         arrival time                          -6.179    
  -------------------------------------------------------------------
                         slack                                 32.650    

Slack (MET) :             32.929ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 0.442ns (7.018%)  route 5.856ns (92.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 39.228 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[0]/Q
                         net (fo=2, routed)           0.600     0.542    Inst_Address_Generator/val_reg[0]
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.101     0.643 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          5.256     5.899    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y18         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.154    39.228    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.515    
                         clock uncertainty           -0.095    39.421    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.829    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.829    
                         arrival time                          -5.899    
  -------------------------------------------------------------------
                         slack                                 32.929    

Slack (MET) :             33.205ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 0.438ns (7.095%)  route 5.735ns (92.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y48         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=7, routed)           0.624     0.566    Inst_Address_Generator/val_reg[12]
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.097     0.663 r  Inst_Address_Generator/Inst_frame_buffer_i_24/O
                         net (fo=44, routed)          5.112     5.775    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.155    39.229    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.095    39.422    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442    38.980    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.980    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                 33.205    

Slack (MET) :             33.205ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 0.442ns (7.345%)  route 5.576ns (92.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[0]/Q
                         net (fo=2, routed)           0.600     0.542    Inst_Address_Generator/val_reg[0]
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.101     0.643 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          4.976     5.619    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.150    39.224    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.095    39.417    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.825    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.825    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                 33.205    

Slack (MET) :             33.481ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.442ns (7.703%)  route 5.296ns (92.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 39.220 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[0]/Q
                         net (fo=2, routed)           0.600     0.542    Inst_Address_Generator/val_reg[0]
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.101     0.643 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          4.696     5.339    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y16         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.146    39.220    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.507    
                         clock uncertainty           -0.095    39.413    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.821    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.821    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                 33.481    

Slack (MET) :             33.484ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 0.438ns (7.432%)  route 5.455ns (92.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 39.228 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y48         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=7, routed)           0.624     0.566    Inst_Address_Generator/val_reg[12]
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.097     0.663 r  Inst_Address_Generator/Inst_frame_buffer_i_24/O
                         net (fo=44, routed)          4.832     5.495    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y18         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.154    39.228    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.515    
                         clock uncertainty           -0.095    39.421    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442    38.979    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.979    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                 33.484    

Slack (MET) :             33.550ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 0.438ns (7.703%)  route 5.248ns (92.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y47         FDRE                                         r  Inst_Address_Generator/val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[11]/Q
                         net (fo=7, routed)           0.914     0.857    Inst_Address_Generator/val_reg[11]
    SLICE_X45Y47         LUT4 (Prop_lut4_I0_O)        0.097     0.954 r  Inst_Address_Generator/Inst_frame_buffer_i_25/O
                         net (fo=44, routed)          4.334     5.288    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.155    39.229    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.095    39.422    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.584    38.838    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.838    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                 33.550    

Slack (MET) :             33.720ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 0.438ns (7.741%)  route 5.220ns (92.259%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y46         FDRE                                         r  Inst_Address_Generator/val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[5]/Q
                         net (fo=3, routed)           1.345     1.288    Inst_Address_Generator/val_reg[5]
    SLICE_X45Y45         LUT4 (Prop_lut4_I0_O)        0.097     1.385 r  Inst_Address_Generator/Inst_frame_buffer_i_31/O
                         net (fo=44, routed)          3.875     5.259    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.155    39.229    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.095    39.422    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.442    38.980    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.980    
                         arrival time                          -5.259    
  -------------------------------------------------------------------
                         slack                                 33.720    

Slack (MET) :             33.755ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 0.442ns (8.098%)  route 5.016ns (91.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 39.214 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[0]/Q
                         net (fo=2, routed)           0.600     0.542    Inst_Address_Generator/val_reg[0]
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.101     0.643 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          4.416     5.059    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.140    39.214    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.501    
                         clock uncertainty           -0.095    39.407    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.815    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.815    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                 33.755    

Slack (MET) :             33.760ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 0.438ns (7.803%)  route 5.175ns (92.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y48         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=7, routed)           0.624     0.566    Inst_Address_Generator/val_reg[12]
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.097     0.663 r  Inst_Address_Generator/Inst_frame_buffer_i_24/O
                         net (fo=44, routed)          4.552     5.215    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.150    39.224    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.095    39.417    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442    38.975    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.975    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                 33.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.281%)  route 0.177ns (55.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y53         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          0.177    -0.301    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X40Y54         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y54         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.275    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.070    -0.420    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.959%)  route 0.084ns (27.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X43Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  Inst_VGA/Vcnt_reg[3]/Q
                         net (fo=8, routed)           0.084    -0.407    Inst_VGA/Vcnt_reg[3]
    SLICE_X43Y51         LUT6 (Prop_lut6_I1_O)        0.099    -0.308 r  Inst_VGA/Vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    Inst_VGA/plusOp__0[5]
    SLICE_X43Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X43Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.095    -0.525    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.092    -0.433    Inst_VGA/Vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.246ns (71.460%)  route 0.098ns (28.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.148    -0.471 r  Inst_VGA/Hcnt_reg[8]/Q
                         net (fo=7, routed)           0.098    -0.373    Inst_VGA/Hcnt_reg[8]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.098    -0.275 r  Inst_VGA/Hcnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.275    Inst_VGA/plusOp[9]
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[9]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.095    -0.525    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.121    -0.404    Inst_VGA/Hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.189ns (29.615%)  route 0.449ns (70.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_VGA/CLK
    SLICE_X41Y49         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Inst_VGA/Hcnt_reg[5]/Q
                         net (fo=10, routed)          0.449    -0.027    Inst_VGA/Hcnt_reg[5]
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.048     0.021 r  Inst_VGA/Hcnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.021    Inst_VGA/plusOp[8]
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.095    -0.255    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.131    -0.124    Inst_VGA/Hcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.486%)  route 0.445ns (70.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_VGA/CLK
    SLICE_X41Y49         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Inst_VGA/Hcnt_reg[5]/Q
                         net (fo=10, routed)          0.445    -0.032    Inst_VGA/Hcnt_reg[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.045     0.013 r  Inst_VGA/Hcnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.013    Inst_VGA/plusOp[6]
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[6]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.095    -0.255    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.121    -0.134    Inst_VGA/Hcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.678%)  route 0.206ns (59.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y53         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          0.206    -0.273    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X40Y54         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y54         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.275    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.066    -0.424    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Inst_debounce/c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.681%)  route 0.167ns (47.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X4Y8           FDRE                                         r  Inst_debounce/c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/c_reg[4]/Q
                         net (fo=2, routed)           0.167    -0.281    Inst_debounce/c_reg[4]
    SLICE_X5Y9           LUT5 (Prop_lut5_I2_O)        0.045    -0.236 r  Inst_debounce/o_i_1/O
                         net (fo=1, routed)           0.000    -0.236    Inst_debounce/o_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.827    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.095    -0.479    
    SLICE_X5Y9           FDRE (Hold_fdre_C_D)         0.091    -0.388    Inst_debounce/o_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.283%)  route 0.449ns (70.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_VGA/CLK
    SLICE_X41Y49         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Inst_VGA/Hcnt_reg[5]/Q
                         net (fo=10, routed)          0.449    -0.027    Inst_VGA/Hcnt_reg[5]
    SLICE_X42Y52         LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  Inst_VGA/Hcnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.018    Inst_VGA/plusOp[7]
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[7]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.095    -0.255    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.120    -0.135    Inst_VGA/Hcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.184ns (50.797%)  route 0.178ns (49.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X41Y50         FDRE                                         r  Inst_VGA/Vcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[1]/Q
                         net (fo=10, routed)          0.178    -0.300    Inst_VGA/Vcnt_reg[1]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.043    -0.257 r  Inst_VGA/Vcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    Inst_VGA/plusOp__0[4]
    SLICE_X41Y50         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X41Y50         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.095    -0.525    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.104    -0.421    Inst_VGA/Vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.217%)  route 0.184ns (49.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X43Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[5]/Q
                         net (fo=11, routed)          0.184    -0.294    Inst_VGA/Vcnt_reg[5]
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.045    -0.249 r  Inst_VGA/Vcnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    Inst_VGA/Vcnt[0]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X41Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.095    -0.509    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.091    -0.418    Inst_VGA/Vcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.169    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_25_clk_wiz_0
  To Clock:  clk_out_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.542ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.341ns (20.729%)  route 1.304ns (79.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.304     1.306    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.848    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         18.848    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.542    

Slack (MET) :             17.542ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.341ns (20.729%)  route 1.304ns (79.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.304     1.306    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.848    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         18.848    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.542    

Slack (MET) :             17.569ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.341ns (20.337%)  route 1.336ns (79.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.336     1.337    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X9Y6           FDRE (Setup_fdre_C_R)       -0.314    18.907    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                 17.569    

Slack (MET) :             17.569ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.341ns (20.337%)  route 1.336ns (79.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.336     1.337    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X9Y6           FDRE (Setup_fdre_C_R)       -0.314    18.907    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                 17.569    

Slack (MET) :             17.601ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.341ns (20.729%)  route 1.304ns (79.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.304     1.306    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X9Y5           FDRE (Setup_fdre_C_R)       -0.314    18.907    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.601    

Slack (MET) :             17.601ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.341ns (20.729%)  route 1.304ns (79.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.304     1.306    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X9Y5           FDRE (Setup_fdre_C_R)       -0.314    18.907    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.601    

Slack (MET) :             17.601ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.341ns (20.729%)  route 1.304ns (79.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.304     1.306    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X9Y5           FDRE (Setup_fdre_C_R)       -0.314    18.907    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.601    

Slack (MET) :             17.601ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.341ns (20.729%)  route 1.304ns (79.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.304     1.306    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X9Y5           FDRE (Setup_fdre_C_R)       -0.314    18.907    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.601    

Slack (MET) :             18.118ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.341ns (23.805%)  route 1.091ns (76.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.091     1.093    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y7           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y7           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X8Y7           FDCE (Setup_fdce_C_D)       -0.010    19.211    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         19.211    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                 18.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.141ns (19.068%)  route 0.598ns (80.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.598     0.150    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y7           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.835    -0.855    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y7           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.215    -0.085    
    SLICE_X8Y7           FDCE (Hold_fdce_C_D)         0.059    -0.026    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.452%)  route 0.716ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.716     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.075    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.452%)  route 0.716ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.716     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.075    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.452%)  route 0.716ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.716     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.102    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.452%)  route 0.716ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.716     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.102    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.452%)  route 0.716ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.716     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.102    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.452%)  route 0.716ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.716     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.102    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.141ns (16.438%)  route 0.717ns (83.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.717     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X9Y6           FDRE (Hold_fdre_C_R)        -0.018    -0.102    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.141ns (16.438%)  route 0.717ns (83.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.717     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X9Y6           FDRE (Hold_fdre_C_R)        -0.018    -0.102    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_25_clk_wiz_0_1
  To Clock:  clk_out_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.546ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.341ns (20.729%)  route 1.304ns (79.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.304     1.306    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.546    

Slack (MET) :             17.546ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.341ns (20.729%)  route 1.304ns (79.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.304     1.306    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.546    

Slack (MET) :             17.573ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.341ns (20.337%)  route 1.336ns (79.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.336     1.337    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y6           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                 17.573    

Slack (MET) :             17.573ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.341ns (20.337%)  route 1.336ns (79.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.336     1.337    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y6           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                 17.573    

Slack (MET) :             17.605ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.341ns (20.729%)  route 1.304ns (79.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.304     1.306    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y5           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.605    

Slack (MET) :             17.605ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.341ns (20.729%)  route 1.304ns (79.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.304     1.306    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y5           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.605    

Slack (MET) :             17.605ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.341ns (20.729%)  route 1.304ns (79.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.304     1.306    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y5           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.605    

Slack (MET) :             17.605ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.341ns (20.729%)  route 1.304ns (79.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.304     1.306    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y5           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.605    

Slack (MET) :             18.121ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.341ns (23.805%)  route 1.091ns (76.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.091     1.093    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y7           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y7           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y7           FDCE (Setup_fdce_C_D)       -0.010    19.214    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         19.214    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                 18.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.141ns (19.068%)  route 0.598ns (80.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.598     0.150    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y7           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.835    -0.855    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y7           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.211    -0.089    
    SLICE_X8Y7           FDCE (Hold_fdce_C_D)         0.059    -0.030    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.452%)  route 0.716ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.716     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.452%)  route 0.716ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.716     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.452%)  route 0.716ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.716     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.452%)  route 0.716ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.716     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.452%)  route 0.716ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.716     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.452%)  route 0.716ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.716     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.141ns (16.438%)  route 0.717ns (83.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.717     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y6           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.141ns (16.438%)  route 0.717ns (83.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.717     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y6           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.374    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_50_clk_wiz_0_1
  To Clock:  clk_out_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.762ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 2.137ns (45.275%)  route 2.583ns (54.725%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 19.214 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.424     4.359    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.140    19.214    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/C
                         clock pessimism              0.363    19.577    
                         clock uncertainty           -0.084    19.494    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.373    19.121    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                 14.762    

Slack (MET) :             14.885ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 2.137ns (46.042%)  route 2.504ns (53.958%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.725ns = ( 19.275 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.345     4.280    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.201    19.275    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.346    19.621    
                         clock uncertainty           -0.084    19.538    
    SLICE_X6Y7           FDRE (Setup_fdre_C_R)       -0.373    19.165    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         19.165    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 14.885    

Slack (MET) :             14.885ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 2.137ns (46.042%)  route 2.504ns (53.958%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.725ns = ( 19.275 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.345     4.280    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.201    19.275    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.346    19.621    
                         clock uncertainty           -0.084    19.538    
    SLICE_X6Y7           FDRE (Setup_fdre_C_R)       -0.373    19.165    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         19.165    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 14.885    

Slack (MET) :             14.901ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.084    19.537    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.223    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         19.223    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.901    

Slack (MET) :             14.901ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.084    19.537    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.223    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                         19.223    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.901    

Slack (MET) :             14.901ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.084    19.537    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.223    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                         19.223    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.901    

Slack (MET) :             14.901ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.084    19.537    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.223    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         19.223    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.901    

Slack (MET) :             14.901ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.084    19.537    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.223    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                         19.223    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.901    

Slack (MET) :             14.901ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.084    19.537    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.223    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         19.223    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.901    

Slack (MET) :             14.901ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.084    19.537    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.223    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         19.223    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.176%)  route 0.083ns (30.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X3Y11          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.083    -0.364    Inst_ov7670_controller/Inst_i2c_sender/divider_reg_n_0_[0]
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.045    -0.319 r  Inst_ov7670_controller/Inst_i2c_sender/divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    Inst_ov7670_controller/Inst_i2c_sender/p_0_in__0[5]
    SLICE_X2Y11          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y11          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.121    -0.371    Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.922%)  route 0.119ns (39.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/Q
                         net (fo=4, routed)           0.119    -0.355    Inst_ov7670_controller/Inst_ov7670_registers/address[5]
    SLICE_X8Y5           LUT6 (Prop_lut6_I1_O)        0.045    -0.310 r  Inst_ov7670_controller/Inst_ov7670_registers/address_rep[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    Inst_ov7670_controller/Inst_ov7670_registers/address_rep[7]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.251    -0.602    
                         clock uncertainty            0.084    -0.519    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.120    -0.399    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.150%)  route 0.112ns (34.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.592    -0.589    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.314    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[2]
    SLICE_X6Y5           LUT3 (Prop_lut3_I0_O)        0.045    -0.269 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    Inst_ov7670_controller/Inst_i2c_sender/data_sr[3]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.084    -0.489    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.121    -0.368    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.356%)  route 0.264ns (61.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/Q
                         net (fo=2, routed)           0.264    -0.188    Inst_ov7670_controller/Inst_ov7670_registers/address[7]
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.871    -0.819    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.564    
                         clock uncertainty            0.084    -0.481    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.298    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.315    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.863    -0.827    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.059    -0.431    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.518%)  route 0.108ns (43.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.592    -0.589    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/Q
                         net (fo=1, routed)           0.108    -0.340    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[24]
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.863    -0.827    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.237    -0.589    
                         clock uncertainty            0.084    -0.506    
    SLICE_X7Y9           FDRE (Hold_fdre_C_D)         0.047    -0.459    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/Q
                         net (fo=1, routed)           0.107    -0.317    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[1]
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.863    -0.827    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.052    -0.438    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.247ns (73.513%)  route 0.089ns (26.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[25]/Q
                         net (fo=1, routed)           0.089    -0.351    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[25]
    SLICE_X2Y10          LUT3 (Prop_lut3_I0_O)        0.099    -0.252 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[26]_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[26]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.084    -0.505    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.121    -0.384    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.594    -0.587    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X3Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.128    -0.459 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/Q
                         net (fo=1, routed)           0.082    -0.377    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[15]
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.098    -0.279 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[16]_i_1_n_0
    SLICE_X3Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.865    -0.825    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X3Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X3Y9           FDRE (Hold_fdre_C_D)         0.092    -0.412    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/Q
                         net (fo=1, routed)           0.082    -0.378    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[16]
    SLICE_X7Y6           LUT3 (Prop_lut3_I0_O)        0.098    -0.280 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    Inst_ov7670_controller/Inst_i2c_sender/data_sr[17]_i_1_n_0
    SLICE_X7Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.084    -0.505    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.092    -0.413    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_25_clk_wiz_0
  To Clock:  clk_out_25_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.650ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.442ns (6.720%)  route 6.136ns (93.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[0]/Q
                         net (fo=2, routed)           0.600     0.542    Inst_Address_Generator/val_reg[0]
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.101     0.643 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          5.536     6.179    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.155    39.229    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.095    39.422    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.830    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.830    
                         arrival time                          -6.179    
  -------------------------------------------------------------------
                         slack                                 32.650    

Slack (MET) :             32.929ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 0.442ns (7.018%)  route 5.856ns (92.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 39.228 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[0]/Q
                         net (fo=2, routed)           0.600     0.542    Inst_Address_Generator/val_reg[0]
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.101     0.643 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          5.256     5.899    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y18         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.154    39.228    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.515    
                         clock uncertainty           -0.095    39.421    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.829    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.829    
                         arrival time                          -5.899    
  -------------------------------------------------------------------
                         slack                                 32.929    

Slack (MET) :             33.205ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 0.438ns (7.095%)  route 5.735ns (92.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y48         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=7, routed)           0.624     0.566    Inst_Address_Generator/val_reg[12]
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.097     0.663 r  Inst_Address_Generator/Inst_frame_buffer_i_24/O
                         net (fo=44, routed)          5.112     5.775    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.155    39.229    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.095    39.422    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442    38.980    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.980    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                 33.205    

Slack (MET) :             33.205ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 0.442ns (7.345%)  route 5.576ns (92.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[0]/Q
                         net (fo=2, routed)           0.600     0.542    Inst_Address_Generator/val_reg[0]
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.101     0.643 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          4.976     5.619    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.150    39.224    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.095    39.417    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.825    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.825    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                 33.205    

Slack (MET) :             33.481ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.442ns (7.703%)  route 5.296ns (92.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 39.220 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[0]/Q
                         net (fo=2, routed)           0.600     0.542    Inst_Address_Generator/val_reg[0]
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.101     0.643 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          4.696     5.339    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y16         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.146    39.220    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.507    
                         clock uncertainty           -0.095    39.413    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.821    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.821    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                 33.481    

Slack (MET) :             33.484ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 0.438ns (7.432%)  route 5.455ns (92.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 39.228 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y48         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=7, routed)           0.624     0.566    Inst_Address_Generator/val_reg[12]
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.097     0.663 r  Inst_Address_Generator/Inst_frame_buffer_i_24/O
                         net (fo=44, routed)          4.832     5.495    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y18         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.154    39.228    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.515    
                         clock uncertainty           -0.095    39.421    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442    38.979    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.979    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                 33.484    

Slack (MET) :             33.550ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 0.438ns (7.703%)  route 5.248ns (92.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y47         FDRE                                         r  Inst_Address_Generator/val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[11]/Q
                         net (fo=7, routed)           0.914     0.857    Inst_Address_Generator/val_reg[11]
    SLICE_X45Y47         LUT4 (Prop_lut4_I0_O)        0.097     0.954 r  Inst_Address_Generator/Inst_frame_buffer_i_25/O
                         net (fo=44, routed)          4.334     5.288    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.155    39.229    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.095    39.422    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.584    38.838    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.838    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                 33.550    

Slack (MET) :             33.720ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 0.438ns (7.741%)  route 5.220ns (92.259%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y46         FDRE                                         r  Inst_Address_Generator/val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[5]/Q
                         net (fo=3, routed)           1.345     1.288    Inst_Address_Generator/val_reg[5]
    SLICE_X45Y45         LUT4 (Prop_lut4_I0_O)        0.097     1.385 r  Inst_Address_Generator/Inst_frame_buffer_i_31/O
                         net (fo=44, routed)          3.875     5.259    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.155    39.229    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.095    39.422    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.442    38.980    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.980    
                         arrival time                          -5.259    
  -------------------------------------------------------------------
                         slack                                 33.720    

Slack (MET) :             33.755ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 0.442ns (8.098%)  route 5.016ns (91.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 39.214 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y45         FDRE                                         r  Inst_Address_Generator/val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[0]/Q
                         net (fo=2, routed)           0.600     0.542    Inst_Address_Generator/val_reg[0]
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.101     0.643 r  Inst_Address_Generator/Inst_frame_buffer_i_34/O
                         net (fo=44, routed)          4.416     5.059    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.140    39.214    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.501    
                         clock uncertainty           -0.095    39.407    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.592    38.815    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.815    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                 33.755    

Slack (MET) :             33.760ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 0.438ns (7.803%)  route 5.175ns (92.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.241    -0.399    Inst_Address_Generator/clk_out_25
    SLICE_X44Y48         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.341    -0.058 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=7, routed)           0.624     0.566    Inst_Address_Generator/val_reg[12]
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.097     0.663 r  Inst_Address_Generator/Inst_frame_buffer_i_24/O
                         net (fo=44, routed)          4.552     5.215    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.150    39.224    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.095    39.417    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442    38.975    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.975    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                 33.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.281%)  route 0.177ns (55.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y53         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          0.177    -0.301    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X40Y54         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y54         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.275    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.070    -0.420    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.959%)  route 0.084ns (27.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X43Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  Inst_VGA/Vcnt_reg[3]/Q
                         net (fo=8, routed)           0.084    -0.407    Inst_VGA/Vcnt_reg[3]
    SLICE_X43Y51         LUT6 (Prop_lut6_I1_O)        0.099    -0.308 r  Inst_VGA/Vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    Inst_VGA/plusOp__0[5]
    SLICE_X43Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X43Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.095    -0.525    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.092    -0.433    Inst_VGA/Vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.246ns (71.460%)  route 0.098ns (28.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.148    -0.471 r  Inst_VGA/Hcnt_reg[8]/Q
                         net (fo=7, routed)           0.098    -0.373    Inst_VGA/Hcnt_reg[8]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.098    -0.275 r  Inst_VGA/Hcnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.275    Inst_VGA/plusOp[9]
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[9]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.095    -0.525    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.121    -0.404    Inst_VGA/Hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.189ns (29.615%)  route 0.449ns (70.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_VGA/CLK
    SLICE_X41Y49         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Inst_VGA/Hcnt_reg[5]/Q
                         net (fo=10, routed)          0.449    -0.027    Inst_VGA/Hcnt_reg[5]
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.048     0.021 r  Inst_VGA/Hcnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.021    Inst_VGA/plusOp[8]
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.095    -0.255    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.131    -0.124    Inst_VGA/Hcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.486%)  route 0.445ns (70.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_VGA/CLK
    SLICE_X41Y49         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Inst_VGA/Hcnt_reg[5]/Q
                         net (fo=10, routed)          0.445    -0.032    Inst_VGA/Hcnt_reg[5]
    SLICE_X42Y52         LUT3 (Prop_lut3_I2_O)        0.045     0.013 r  Inst_VGA/Hcnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.013    Inst_VGA/plusOp[6]
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[6]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.095    -0.255    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.121    -0.134    Inst_VGA/Hcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.678%)  route 0.206ns (59.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y53         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          0.206    -0.273    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X40Y54         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y54         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.275    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.066    -0.424    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Inst_debounce/c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.681%)  route 0.167ns (47.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X4Y8           FDRE                                         r  Inst_debounce/c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/c_reg[4]/Q
                         net (fo=2, routed)           0.167    -0.281    Inst_debounce/c_reg[4]
    SLICE_X5Y9           LUT5 (Prop_lut5_I2_O)        0.045    -0.236 r  Inst_debounce/o_i_1/O
                         net (fo=1, routed)           0.000    -0.236    Inst_debounce/o_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.827    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.095    -0.479    
    SLICE_X5Y9           FDRE (Hold_fdre_C_D)         0.091    -0.388    Inst_debounce/o_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.283%)  route 0.449ns (70.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.564    -0.617    Inst_VGA/CLK
    SLICE_X41Y49         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Inst_VGA/Hcnt_reg[5]/Q
                         net (fo=10, routed)          0.449    -0.027    Inst_VGA/Hcnt_reg[5]
    SLICE_X42Y52         LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  Inst_VGA/Hcnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.018    Inst_VGA/plusOp[7]
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X42Y52         FDRE                                         r  Inst_VGA/Hcnt_reg[7]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.095    -0.255    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.120    -0.135    Inst_VGA/Hcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.184ns (50.797%)  route 0.178ns (49.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X41Y50         FDRE                                         r  Inst_VGA/Vcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[1]/Q
                         net (fo=10, routed)          0.178    -0.300    Inst_VGA/Vcnt_reg[1]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.043    -0.257 r  Inst_VGA/Vcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    Inst_VGA/plusOp__0[4]
    SLICE_X41Y50         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X41Y50         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.095    -0.525    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.104    -0.421    Inst_VGA/Vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.217%)  route 0.184ns (49.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X43Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[5]/Q
                         net (fo=11, routed)          0.184    -0.294    Inst_VGA/Vcnt_reg[5]
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.045    -0.249 r  Inst_VGA/Vcnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    Inst_VGA/Vcnt[0]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X41Y51         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.095    -0.509    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.091    -0.418    Inst_VGA/Vcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.169    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_25_clk_wiz_0
  To Clock:  clk_out_50_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.542ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.341ns (20.729%)  route 1.304ns (79.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.304     1.306    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.848    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         18.848    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.542    

Slack (MET) :             17.542ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.341ns (20.729%)  route 1.304ns (79.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.304     1.306    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.848    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         18.848    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.542    

Slack (MET) :             17.569ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.341ns (20.337%)  route 1.336ns (79.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.336     1.337    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X9Y6           FDRE (Setup_fdre_C_R)       -0.314    18.907    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                 17.569    

Slack (MET) :             17.569ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.341ns (20.337%)  route 1.336ns (79.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.336     1.337    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X9Y6           FDRE (Setup_fdre_C_R)       -0.314    18.907    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                 17.569    

Slack (MET) :             17.601ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.341ns (20.729%)  route 1.304ns (79.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.304     1.306    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X9Y5           FDRE (Setup_fdre_C_R)       -0.314    18.907    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.601    

Slack (MET) :             17.601ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.341ns (20.729%)  route 1.304ns (79.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.304     1.306    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X9Y5           FDRE (Setup_fdre_C_R)       -0.314    18.907    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.601    

Slack (MET) :             17.601ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.341ns (20.729%)  route 1.304ns (79.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.304     1.306    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X9Y5           FDRE (Setup_fdre_C_R)       -0.314    18.907    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.601    

Slack (MET) :             17.601ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.341ns (20.729%)  route 1.304ns (79.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.304     1.306    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X9Y5           FDRE (Setup_fdre_C_R)       -0.314    18.907    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.601    

Slack (MET) :             18.118ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.341ns (23.805%)  route 1.091ns (76.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.091     1.093    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y7           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y7           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X8Y7           FDCE (Setup_fdce_C_D)       -0.010    19.211    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         19.211    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                 18.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.141ns (19.068%)  route 0.598ns (80.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.598     0.150    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y7           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.835    -0.855    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y7           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.215    -0.085    
    SLICE_X8Y7           FDCE (Hold_fdce_C_D)         0.059    -0.026    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.452%)  route 0.716ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.716     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.075    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.452%)  route 0.716ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.716     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.075    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.452%)  route 0.716ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.716     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.102    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.452%)  route 0.716ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.716     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.102    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.452%)  route 0.716ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.716     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.102    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.452%)  route 0.716ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.716     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.102    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.141ns (16.438%)  route 0.717ns (83.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.717     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X9Y6           FDRE (Hold_fdre_C_R)        -0.018    -0.102    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.141ns (16.438%)  route 0.717ns (83.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.717     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X9Y6           FDRE (Hold_fdre_C_R)        -0.018    -0.102    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_50_clk_wiz_0
  To Clock:  clk_out_50_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.762ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 2.137ns (45.275%)  route 2.583ns (54.725%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 19.214 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.424     4.359    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.140    19.214    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/C
                         clock pessimism              0.363    19.577    
                         clock uncertainty           -0.084    19.494    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.373    19.121    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                 14.762    

Slack (MET) :             14.885ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 2.137ns (46.042%)  route 2.504ns (53.958%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.725ns = ( 19.275 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.345     4.280    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.201    19.275    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.346    19.621    
                         clock uncertainty           -0.084    19.538    
    SLICE_X6Y7           FDRE (Setup_fdre_C_R)       -0.373    19.165    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         19.165    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 14.885    

Slack (MET) :             14.885ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 2.137ns (46.042%)  route 2.504ns (53.958%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.725ns = ( 19.275 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.345     4.280    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.201    19.275    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.346    19.621    
                         clock uncertainty           -0.084    19.538    
    SLICE_X6Y7           FDRE (Setup_fdre_C_R)       -0.373    19.165    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         19.165    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 14.885    

Slack (MET) :             14.901ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.084    19.537    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.223    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         19.223    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.901    

Slack (MET) :             14.901ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.084    19.537    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.223    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                         19.223    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.901    

Slack (MET) :             14.901ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.084    19.537    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.223    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                         19.223    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.901    

Slack (MET) :             14.901ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.084    19.537    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.223    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         19.223    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.901    

Slack (MET) :             14.901ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.084    19.537    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.223    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                         19.223    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.901    

Slack (MET) :             14.901ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.084    19.537    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.223    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         19.223    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.901    

Slack (MET) :             14.901ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.137ns (45.630%)  route 2.546ns (54.370%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 19.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.277    -0.362    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     1.484 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           0.727     2.211    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.097     2.308 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.492     2.801    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.097     2.898 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.940     3.837    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.097     3.934 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.387     4.322    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.200    19.274    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/C
                         clock pessimism              0.346    19.620    
                         clock uncertainty           -0.084    19.537    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.314    19.223    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         19.223    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                 14.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.176%)  route 0.083ns (30.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X3Y11          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.083    -0.364    Inst_ov7670_controller/Inst_i2c_sender/divider_reg_n_0_[0]
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.045    -0.319 r  Inst_ov7670_controller/Inst_i2c_sender/divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    Inst_ov7670_controller/Inst_i2c_sender/p_0_in__0[5]
    SLICE_X2Y11          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y11          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.121    -0.371    Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.922%)  route 0.119ns (39.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/Q
                         net (fo=4, routed)           0.119    -0.355    Inst_ov7670_controller/Inst_ov7670_registers/address[5]
    SLICE_X8Y5           LUT6 (Prop_lut6_I1_O)        0.045    -0.310 r  Inst_ov7670_controller/Inst_ov7670_registers/address_rep[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    Inst_ov7670_controller/Inst_ov7670_registers/address_rep[7]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.251    -0.602    
                         clock uncertainty            0.084    -0.519    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.120    -0.399    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.150%)  route 0.112ns (34.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.592    -0.589    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.314    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[2]
    SLICE_X6Y5           LUT3 (Prop_lut3_I0_O)        0.045    -0.269 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    Inst_ov7670_controller/Inst_i2c_sender/data_sr[3]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.084    -0.489    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.121    -0.368    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.356%)  route 0.264ns (61.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/Q
                         net (fo=2, routed)           0.264    -0.188    Inst_ov7670_controller/Inst_ov7670_registers/address[7]
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.871    -0.819    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y2          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.564    
                         clock uncertainty            0.084    -0.481    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.298    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.315    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.863    -0.827    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.059    -0.431    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.518%)  route 0.108ns (43.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.592    -0.589    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/Q
                         net (fo=1, routed)           0.108    -0.340    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[24]
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.863    -0.827    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.237    -0.589    
                         clock uncertainty            0.084    -0.506    
    SLICE_X7Y9           FDRE (Hold_fdre_C_D)         0.047    -0.459    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/Q
                         net (fo=1, routed)           0.107    -0.317    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[1]
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.863    -0.827    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X6Y7           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.052    -0.438    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.247ns (73.513%)  route 0.089ns (26.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[25]/Q
                         net (fo=1, routed)           0.089    -0.351    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[25]
    SLICE_X2Y10          LUT3 (Prop_lut3_I0_O)        0.099    -0.252 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[26]_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[26]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.084    -0.505    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.121    -0.384    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.594    -0.587    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X3Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.128    -0.459 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/Q
                         net (fo=1, routed)           0.082    -0.377    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[15]
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.098    -0.279 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[16]_i_1_n_0
    SLICE_X3Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.865    -0.825    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X3Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X3Y9           FDRE (Hold_fdre_C_D)         0.092    -0.412    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/Q
                         net (fo=1, routed)           0.082    -0.378    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[16]
    SLICE_X7Y6           LUT3 (Prop_lut3_I0_O)        0.098    -0.280 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    Inst_ov7670_controller/Inst_i2c_sender/data_sr[17]_i_1_n_0
    SLICE_X7Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X7Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.084    -0.505    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.092    -0.413    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[17]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_25_clk_wiz_0_1
  To Clock:  clk_out_50_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.546ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.341ns (20.729%)  route 1.304ns (79.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.304     1.306    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.546    

Slack (MET) :             17.546ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.341ns (20.729%)  route 1.304ns (79.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.304     1.306    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.546    

Slack (MET) :             17.573ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.341ns (20.337%)  route 1.336ns (79.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.336     1.337    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y6           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                 17.573    

Slack (MET) :             17.573ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.341ns (20.337%)  route 1.336ns (79.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.336     1.337    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y6           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                 17.573    

Slack (MET) :             17.605ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.341ns (20.729%)  route 1.304ns (79.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.304     1.306    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y5           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.605    

Slack (MET) :             17.605ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.341ns (20.729%)  route 1.304ns (79.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.304     1.306    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y5           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.605    

Slack (MET) :             17.605ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.341ns (20.729%)  route 1.304ns (79.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.304     1.306    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y5           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.605    

Slack (MET) :             17.605ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.341ns (20.729%)  route 1.304ns (79.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.304     1.306    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y5           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 17.605    

Slack (MET) :             18.121ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.341ns (23.805%)  route 1.091ns (76.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.300    -0.340    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.341     0.001 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.091     1.093    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y7           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y7           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y7           FDCE (Setup_fdce_C_D)       -0.010    19.214    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         19.214    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                 18.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.141ns (19.068%)  route 0.598ns (80.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.598     0.150    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y7           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.835    -0.855    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y7           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.211    -0.089    
    SLICE_X8Y7           FDCE (Hold_fdce_C_D)         0.059    -0.030    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.452%)  route 0.716ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.716     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.452%)  route 0.716ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.716     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.452%)  route 0.716ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.716     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.452%)  route 0.716ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.716     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.452%)  route 0.716ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.716     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.452%)  route 0.716ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.716     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.141ns (16.438%)  route 0.717ns (83.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.717     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y6           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.141ns (16.438%)  route 0.717ns (83.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.589    Inst_debounce/clk_out_25
    SLICE_X5Y9           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.717     0.268    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y6           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y6           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.374    





