{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498140994907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498140994908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 22 10:16:34 2017 " "Processing started: Thu Jun 22 10:16:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498140994908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498140994908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep -c LogicalStep_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep -c LogicalStep_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498140994908 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1498140997687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_top.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_top " "Found entity 1: LogicalStep_top" {  } { { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141021751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141021751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/logicalstep.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/logicalstep.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep " "Found entity 1: LogicalStep" {  } { { "LogicalStep/synthesis/LogicalStep.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/LogicalStep.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141021763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141021763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "LogicalStep/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141021772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141021772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "LogicalStep/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141021782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141021782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_irq_mapper " "Found entity 1: LogicalStep_irq_mapper" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_irq_mapper.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141021793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141021793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_mm_interconnect_0 " "Found entity 1: LogicalStep_mm_interconnect_0" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141021862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141021862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_avalon_st_adapter_008.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_avalon_st_adapter_008.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_mm_interconnect_0_avalon_st_adapter_008 " "Found entity 1: LogicalStep_mm_interconnect_0_avalon_st_adapter_008" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_avalon_st_adapter_008.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_avalon_st_adapter_008.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141021871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141021871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0 " "Found entity 1: LogicalStep_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141021884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141021884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_mm_interconnect_0_avalon_st_adapter " "Found entity 1: LogicalStep_mm_interconnect_0_avalon_st_adapter" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141021892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141021892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: LogicalStep_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141021900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141021900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141021914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141021914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141021922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141021922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141021932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141021932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file logicalstep/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141021938 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141021938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141021938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_mm_interconnect_0_rsp_mux_001 " "Found entity 1: LogicalStep_mm_interconnect_0_rsp_mux_001" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141021944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141021944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_mm_interconnect_0_rsp_mux " "Found entity 1: LogicalStep_mm_interconnect_0_rsp_mux" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141021951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141021951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_mm_interconnect_0_rsp_demux_007 " "Found entity 1: LogicalStep_mm_interconnect_0_rsp_demux_007" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_rsp_demux_007.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141021958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141021958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_mm_interconnect_0_rsp_demux " "Found entity 1: LogicalStep_mm_interconnect_0_rsp_demux" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141021967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141021967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_cmd_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_cmd_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_mm_interconnect_0_cmd_mux_007 " "Found entity 1: LogicalStep_mm_interconnect_0_cmd_mux_007" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_cmd_mux_007.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_cmd_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141021976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141021976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_mm_interconnect_0_cmd_mux " "Found entity 1: LogicalStep_mm_interconnect_0_cmd_mux" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141021984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141021984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_mm_interconnect_0_cmd_demux_001 " "Found entity 1: LogicalStep_mm_interconnect_0_cmd_demux_001" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141021992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141021992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_mm_interconnect_0_cmd_demux " "Found entity 1: LogicalStep_mm_interconnect_0_cmd_demux" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file logicalstep/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022038 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022038 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022038 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022038 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1498141022066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "LogicalStep/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022080 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "LogicalStep/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1498141022092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "LogicalStep/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "LogicalStep/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "LogicalStep/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "LogicalStep/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file logicalstep/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022167 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "LogicalStep/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LogicalStep_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at LogicalStep_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_010.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1498141022180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LogicalStep_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at LogicalStep_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_010.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1498141022180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_mm_interconnect_0_router_010_default_decode " "Found entity 1: LogicalStep_mm_interconnect_0_router_010_default_decode" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_010.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022181 ""} { "Info" "ISGN_ENTITY_NAME" "2 LogicalStep_mm_interconnect_0_router_010 " "Found entity 2: LogicalStep_mm_interconnect_0_router_010" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_010.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LogicalStep_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at LogicalStep_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_009.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1498141022185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LogicalStep_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at LogicalStep_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_009.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1498141022185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_mm_interconnect_0_router_009_default_decode " "Found entity 1: LogicalStep_mm_interconnect_0_router_009_default_decode" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_009.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022186 ""} { "Info" "ISGN_ENTITY_NAME" "2 LogicalStep_mm_interconnect_0_router_009 " "Found entity 2: LogicalStep_mm_interconnect_0_router_009" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_009.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022186 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LogicalStep_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at LogicalStep_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_002.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1498141022190 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LogicalStep_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at LogicalStep_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_002.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1498141022190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_mm_interconnect_0_router_002_default_decode " "Found entity 1: LogicalStep_mm_interconnect_0_router_002_default_decode" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_002.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022193 ""} { "Info" "ISGN_ENTITY_NAME" "2 LogicalStep_mm_interconnect_0_router_002 " "Found entity 2: LogicalStep_mm_interconnect_0_router_002" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_002.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022193 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LogicalStep_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at LogicalStep_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_001.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1498141022199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LogicalStep_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at LogicalStep_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_001.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1498141022199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_mm_interconnect_0_router_001_default_decode " "Found entity 1: LogicalStep_mm_interconnect_0_router_001_default_decode" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_001.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022202 ""} { "Info" "ISGN_ENTITY_NAME" "2 LogicalStep_mm_interconnect_0_router_001 " "Found entity 2: LogicalStep_mm_interconnect_0_router_001" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_001.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LogicalStep_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at LogicalStep_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1498141022208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LogicalStep_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at LogicalStep_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1498141022209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file logicalstep/synthesis/submodules/logicalstep_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_mm_interconnect_0_router_default_decode " "Found entity 1: LogicalStep_mm_interconnect_0_router_default_decode" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022212 ""} { "Info" "ISGN_ENTITY_NAME" "2 LogicalStep_mm_interconnect_0_router " "Found entity 2: LogicalStep_mm_interconnect_0_router" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file logicalstep/synthesis/submodules/logicalstep_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_uart_tx " "Found entity 1: LogicalStep_uart_tx" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_uart.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022259 ""} { "Info" "ISGN_ENTITY_NAME" "2 LogicalStep_uart_rx_stimulus_source " "Found entity 2: LogicalStep_uart_rx_stimulus_source" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_uart.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022259 ""} { "Info" "ISGN_ENTITY_NAME" "3 LogicalStep_uart_rx " "Found entity 3: LogicalStep_uart_rx" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_uart.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022259 ""} { "Info" "ISGN_ENTITY_NAME" "4 LogicalStep_uart_regs " "Found entity 4: LogicalStep_uart_regs" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_uart.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022259 ""} { "Info" "ISGN_ENTITY_NAME" "5 LogicalStep_uart " "Found entity 5: LogicalStep_uart" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_uart.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_system_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_system_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_system_timer " "Found entity 1: LogicalStep_system_timer" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_system_timer.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_system_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_sysid_qsys_0 " "Found entity 1: LogicalStep_sysid_qsys_0" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_sysid_qsys_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_switch_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_switch_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_switch_pio " "Found entity 1: LogicalStep_switch_pio" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_switch_pio.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_switch_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_stimulus_in.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_stimulus_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_stimulus_in " "Found entity 1: LogicalStep_stimulus_in" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_stimulus_in.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_stimulus_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141022289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141022289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/spi_master_if.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep/synthesis/submodules/spi_master_if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master_if-syn " "Found design unit 1: spi_master_if-syn" {  } { { "LogicalStep/synthesis/submodules/spi_master_if.vhd" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/spi_master_if.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141023517 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master_if " "Found entity 1: spi_master_if" {  } { { "LogicalStep/synthesis/submodules/spi_master_if.vhd" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/spi_master_if.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141023517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141023517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/spi_master_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep/synthesis/submodules/spi_master_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master_core-syn " "Found design unit 1: spi_master_core-syn" {  } { { "LogicalStep/synthesis/submodules/spi_master_core.vhd" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/spi_master_core.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141023525 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master_core " "Found entity 1: spi_master_core" {  } { { "LogicalStep/synthesis/submodules/spi_master_core.vhd" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/spi_master_core.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141023525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141023525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/dual7segment_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep/synthesis/submodules/dual7segment_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual7segment-syn " "Found design unit 1: dual7segment-syn" {  } { { "LogicalStep/synthesis/submodules/dual7segment_core.vhd" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/dual7segment_core.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141023534 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual7segment " "Found entity 1: dual7segment" {  } { { "LogicalStep/synthesis/submodules/dual7segment_core.vhd" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/dual7segment_core.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141023534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141023534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_sdram_0.v 2 2 " "Found 2 design units, including 2 entities, in source file logicalstep/synthesis/submodules/logicalstep_sdram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_sdram_0_input_efifo_module " "Found entity 1: LogicalStep_sdram_0_input_efifo_module" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_sdram_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_sdram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141023547 ""} { "Info" "ISGN_ENTITY_NAME" "2 LogicalStep_sdram_0 " "Found entity 2: LogicalStep_sdram_0" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_sdram_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_sdram_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141023547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141023547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_response_out.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_response_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_response_out " "Found entity 1: LogicalStep_response_out" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_response_out.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_response_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141023557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141023557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_nios2_gen2_0 " "Found entity 1: LogicalStep_nios2_gen2_0" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141023564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141023564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file logicalstep/synthesis/submodules/logicalstep_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: LogicalStep_nios2_gen2_0_cpu_ic_data_module" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "2 LogicalStep_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: LogicalStep_nios2_gen2_0_cpu_ic_tag_module" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "3 LogicalStep_nios2_gen2_0_cpu_bht_module " "Found entity 3: LogicalStep_nios2_gen2_0_cpu_bht_module" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "4 LogicalStep_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: LogicalStep_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "5 LogicalStep_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: LogicalStep_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "6 LogicalStep_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: LogicalStep_nios2_gen2_0_cpu_dc_tag_module" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "7 LogicalStep_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: LogicalStep_nios2_gen2_0_cpu_dc_data_module" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "8 LogicalStep_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: LogicalStep_nios2_gen2_0_cpu_dc_victim_module" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "9 LogicalStep_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: LogicalStep_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "10 LogicalStep_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: LogicalStep_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "11 LogicalStep_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: LogicalStep_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "12 LogicalStep_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: LogicalStep_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "13 LogicalStep_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: LogicalStep_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "14 LogicalStep_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: LogicalStep_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 1803 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "15 LogicalStep_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: LogicalStep_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 1870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "16 LogicalStep_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: LogicalStep_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "17 LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 2022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "18 LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 2064 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "19 LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 2110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "20 LogicalStep_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: LogicalStep_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 2595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "21 LogicalStep_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: LogicalStep_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 2617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "22 LogicalStep_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: LogicalStep_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 2686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "23 LogicalStep_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: LogicalStep_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 2702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "24 LogicalStep_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: LogicalStep_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "25 LogicalStep_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: LogicalStep_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "26 LogicalStep_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: LogicalStep_nios2_gen2_0_cpu_nios2_oci" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 3035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""} { "Info" "ISGN_ENTITY_NAME" "27 LogicalStep_nios2_gen2_0_cpu " "Found entity 27: LogicalStep_nios2_gen2_0_cpu" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 3580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: LogicalStep_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: LogicalStep_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_nios2_gen2_0_cpu_mult_cell " "Found entity 1: LogicalStep_nios2_gen2_0_cpu_mult_cell" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_nios2_gen2_0_cpu_test_bench " "Found entity 1: LogicalStep_nios2_gen2_0_cpu_test_bench" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_led_pio " "Found entity 1: LogicalStep_led_pio" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_led_pio.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_lcd_display " "Found entity 1: LogicalStep_lcd_display" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_lcd_display.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_lcd_display.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file logicalstep/synthesis/submodules/logicalstep_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_jtag_uart_0_sim_scfifo_w " "Found entity 1: LogicalStep_jtag_uart_0_sim_scfifo_w" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025554 ""} { "Info" "ISGN_ENTITY_NAME" "2 LogicalStep_jtag_uart_0_scfifo_w " "Found entity 2: LogicalStep_jtag_uart_0_scfifo_w" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025554 ""} { "Info" "ISGN_ENTITY_NAME" "3 LogicalStep_jtag_uart_0_sim_scfifo_r " "Found entity 3: LogicalStep_jtag_uart_0_sim_scfifo_r" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025554 ""} { "Info" "ISGN_ENTITY_NAME" "4 LogicalStep_jtag_uart_0_scfifo_r " "Found entity 4: LogicalStep_jtag_uart_0_scfifo_r" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025554 ""} { "Info" "ISGN_ENTITY_NAME" "5 LogicalStep_jtag_uart_0 " "Found entity 5: LogicalStep_jtag_uart_0" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/egm_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep/synthesis/submodules/egm_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 egm-syn " "Found design unit 1: egm-syn" {  } { { "LogicalStep/synthesis/submodules/egm_core.vhd" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/egm_core.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025562 ""} { "Info" "ISGN_ENTITY_NAME" "1 egm " "Found entity 1: egm" {  } { { "LogicalStep/synthesis/submodules/egm_core.vhd" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/egm_core.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_latency_tracker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_latency_tracker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_latency_tracker-a " "Found design unit 1: LogicalStep_latency_tracker-a" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_latency_tracker.vhd" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_latency_tracker.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025574 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_latency_tracker " "Found entity 1: LogicalStep_latency_tracker" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_latency_tracker.vhd" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_latency_tracker.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_pulse_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_pulse_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_pulse_generator-a " "Found design unit 1: LogicalStep_pulse_generator-a" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_pulse_generator.vhd" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_pulse_generator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025581 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_pulse_generator " "Found entity 1: LogicalStep_pulse_generator" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_pulse_generator.vhd" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_pulse_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_button_pio " "Found entity 1: LogicalStep_button_pio" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_button_pio.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "LogicalStep/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "LogicalStep/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025611 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "LogicalStep/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141025617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "LogicalStep/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "LogicalStep/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "LogicalStep/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "LogicalStep/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "LogicalStep/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "LogicalStep/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "LogicalStep/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "LogicalStep/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "LogicalStep/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "LogicalStep/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_audio_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_audio_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_audio_i2c " "Found entity 1: LogicalStep_audio_i2c" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_audio_i2c.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_audio_i2c.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file logicalstep/synthesis/submodules/logicalstep_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_altpll_0_dffpipe_l2c " "Found entity 1: LogicalStep_altpll_0_dffpipe_l2c" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025714 ""} { "Info" "ISGN_ENTITY_NAME" "2 LogicalStep_altpll_0_stdsync_sv6 " "Found entity 2: LogicalStep_altpll_0_stdsync_sv6" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025714 ""} { "Info" "ISGN_ENTITY_NAME" "3 LogicalStep_altpll_0_altpll_5ag2 " "Found entity 3: LogicalStep_altpll_0_altpll_5ag2" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025714 ""} { "Info" "ISGN_ENTITY_NAME" "4 LogicalStep_altpll_0 " "Found entity 4: LogicalStep_altpll_0" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "LogicalStep/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "LogicalStep/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "LogicalStep/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "LogicalStep/synthesis/submodules/altera_up_clock_edge.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025756 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "LogicalStep/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1498141025763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "LogicalStep/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep/synthesis/submodules/logicalstep_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep/synthesis/submodules/logicalstep_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Audio " "Found entity 1: LogicalStep_Audio" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_Audio.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_Audio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141025769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141025769 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sd_dat LogicalStep_top.v(120) " "Verilog HDL Implicit Net warning at LogicalStep_top.v(120): created implicit net for \"sd_dat\"" {  } { { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141025775 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "LogicalStep_sdram_0.v(316) " "Verilog HDL or VHDL warning at LogicalStep_sdram_0.v(316): conditional expression evaluates to a constant" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_sdram_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_sdram_0.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1498141025871 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "LogicalStep_sdram_0.v(326) " "Verilog HDL or VHDL warning at LogicalStep_sdram_0.v(326): conditional expression evaluates to a constant" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_sdram_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_sdram_0.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1498141025871 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "LogicalStep_sdram_0.v(336) " "Verilog HDL or VHDL warning at LogicalStep_sdram_0.v(336): conditional expression evaluates to a constant" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_sdram_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_sdram_0.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1498141025872 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "LogicalStep_sdram_0.v(680) " "Verilog HDL or VHDL warning at LogicalStep_sdram_0.v(680): conditional expression evaluates to a constant" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_sdram_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_sdram_0.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1498141025875 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_top " "Elaborating entity \"LogicalStep_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1498141026337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep LogicalStep:u0 " "Elaborating entity \"LogicalStep\" for hierarchy \"LogicalStep:u0\"" {  } { { "LogicalStep_top.v" "u0" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141026366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_Audio LogicalStep:u0\|LogicalStep_Audio:audio " "Elaborating entity \"LogicalStep_Audio\" for hierarchy \"LogicalStep:u0\|LogicalStep_Audio:audio\"" {  } { { "LogicalStep/synthesis/LogicalStep.v" "audio" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/LogicalStep.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141026463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_Audio.v" "Bit_Clock_Edges" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_Audio.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141026501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_Audio.v" "Audio_In_Deserializer" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_Audio.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141026535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "LogicalStep/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_audio_in_deserializer.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141026559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "LogicalStep/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141026581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "LogicalStep/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141026929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "LogicalStep/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141026951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141026952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141026952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141026952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141026952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141026952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141026952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141026952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141026952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141026952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141026952 ""}  } { { "LogicalStep/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498141026952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ff31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ff31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ff31 " "Found entity 1: scfifo_ff31" {  } { { "db/scfifo_ff31.tdf" "" { Text "C:/LogicalStepSVN/db/scfifo_ff31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141027046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141027046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ff31 LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated " "Elaborating entity \"scfifo_ff31\" for hierarchy \"LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141027047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_2731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2731 " "Found entity 1: a_dpfifo_2731" {  } { { "db/a_dpfifo_2731.tdf" "" { Text "C:/LogicalStepSVN/db/a_dpfifo_2731.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141027084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141027084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2731 LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo " "Elaborating entity \"a_dpfifo_2731\" for hierarchy \"LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\"" {  } { { "db/scfifo_ff31.tdf" "dpfifo" { Text "C:/LogicalStepSVN/db/scfifo_ff31.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141027086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_18b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_18b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_18b1 " "Found entity 1: altsyncram_18b1" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/LogicalStepSVN/db/altsyncram_18b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141027194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141027194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_18b1 LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram " "Elaborating entity \"altsyncram_18b1\" for hierarchy \"LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\"" {  } { { "db/a_dpfifo_2731.tdf" "FIFOram" { Text "C:/LogicalStepSVN/db/a_dpfifo_2731.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141027197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a78.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a78.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a78 " "Found entity 1: cmpr_a78" {  } { { "db/cmpr_a78.tdf" "" { Text "C:/LogicalStepSVN/db/cmpr_a78.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141027320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141027320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a78 LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|cmpr_a78:almost_full_comparer " "Elaborating entity \"cmpr_a78\" for hierarchy \"LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|cmpr_a78:almost_full_comparer\"" {  } { { "db/a_dpfifo_2731.tdf" "almost_full_comparer" { Text "C:/LogicalStepSVN/db/a_dpfifo_2731.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141027322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a78 LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|cmpr_a78:three_comparison " "Elaborating entity \"cmpr_a78\" for hierarchy \"LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|cmpr_a78:three_comparison\"" {  } { { "db/a_dpfifo_2731.tdf" "three_comparison" { Text "C:/LogicalStepSVN/db/a_dpfifo_2731.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141027341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lka " "Found entity 1: cntr_lka" {  } { { "db/cntr_lka.tdf" "" { Text "C:/LogicalStepSVN/db/cntr_lka.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141027446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141027446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lka LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|cntr_lka:rd_ptr_msb " "Elaborating entity \"cntr_lka\" for hierarchy \"LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|cntr_lka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_2731.tdf" "rd_ptr_msb" { Text "C:/LogicalStepSVN/db/a_dpfifo_2731.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141027447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2l6 " "Found entity 1: cntr_2l6" {  } { { "db/cntr_2l6.tdf" "" { Text "C:/LogicalStepSVN/db/cntr_2l6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141027561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141027561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2l6 LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|cntr_2l6:usedw_counter " "Elaborating entity \"cntr_2l6\" for hierarchy \"LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|cntr_2l6:usedw_counter\"" {  } { { "db/a_dpfifo_2731.tdf" "usedw_counter" { Text "C:/LogicalStepSVN/db/a_dpfifo_2731.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141027563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mka " "Found entity 1: cntr_mka" {  } { { "db/cntr_mka.tdf" "" { Text "C:/LogicalStepSVN/db/cntr_mka.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141027677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141027677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mka LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|cntr_mka:wr_ptr " "Elaborating entity \"cntr_mka\" for hierarchy \"LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|cntr_mka:wr_ptr\"" {  } { { "db/a_dpfifo_2731.tdf" "wr_ptr" { Text "C:/LogicalStepSVN/db/a_dpfifo_2731.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141027679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"LogicalStep:u0\|LogicalStep_Audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_Audio.v" "Audio_Out_Serializer" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_Audio.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141028039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_altpll_0 LogicalStep:u0\|LogicalStep_altpll_0:altpll_0 " "Elaborating entity \"LogicalStep_altpll_0\" for hierarchy \"LogicalStep:u0\|LogicalStep_altpll_0:altpll_0\"" {  } { { "LogicalStep/synthesis/LogicalStep.v" "altpll_0" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/LogicalStep.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141029221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_altpll_0_stdsync_sv6 LogicalStep:u0\|LogicalStep_altpll_0:altpll_0\|LogicalStep_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"LogicalStep_altpll_0_stdsync_sv6\" for hierarchy \"LogicalStep:u0\|LogicalStep_altpll_0:altpll_0\|LogicalStep_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" "stdsync2" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141029248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_altpll_0_dffpipe_l2c LogicalStep:u0\|LogicalStep_altpll_0:altpll_0\|LogicalStep_altpll_0_stdsync_sv6:stdsync2\|LogicalStep_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"LogicalStep_altpll_0_dffpipe_l2c\" for hierarchy \"LogicalStep:u0\|LogicalStep_altpll_0:altpll_0\|LogicalStep_altpll_0_stdsync_sv6:stdsync2\|LogicalStep_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" "dffpipe3" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141029276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_altpll_0_altpll_5ag2 LogicalStep:u0\|LogicalStep_altpll_0:altpll_0\|LogicalStep_altpll_0_altpll_5ag2:sd1 " "Elaborating entity \"LogicalStep_altpll_0_altpll_5ag2\" for hierarchy \"LogicalStep:u0\|LogicalStep_altpll_0:altpll_0\|LogicalStep_altpll_0_altpll_5ag2:sd1\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" "sd1" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141029302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_audio_i2c LogicalStep:u0\|LogicalStep_audio_i2c:audio_i2c " "Elaborating entity \"LogicalStep_audio_i2c\" for hierarchy \"LogicalStep:u0\|LogicalStep_audio_i2c:audio_i2c\"" {  } { { "LogicalStep/synthesis/LogicalStep.v" "audio_i2c" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/LogicalStep.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141029344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init LogicalStep:u0\|LogicalStep_audio_i2c:audio_i2c\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"LogicalStep:u0\|LogicalStep_audio_i2c:audio_i2c\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_audio_i2c.v" "AV_Config_Auto_Init" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_audio_i2c.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141029468 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "LogicalStep/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498141029471 "|LogicalStep_top|LogicalStep:u0|LogicalStep_audio_i2c:audio_i2c|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de1_soc LogicalStep:u0\|LogicalStep_audio_i2c:audio_i2c\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de1_soc\" for hierarchy \"LogicalStep:u0\|LogicalStep_audio_i2c:audio_i2c\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_audio_i2c.v" "Auto_Init_OB_Devices_ROM" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_audio_i2c.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141029506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio LogicalStep:u0\|LogicalStep_audio_i2c:audio_i2c\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"LogicalStep:u0\|LogicalStep_audio_i2c:audio_i2c\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "LogicalStep/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Audio_ROM" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141029544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 LogicalStep:u0\|LogicalStep_audio_i2c:audio_i2c\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"LogicalStep:u0\|LogicalStep_audio_i2c:audio_i2c\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "LogicalStep/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Video_ROM" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141029587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller LogicalStep:u0\|LogicalStep_audio_i2c:audio_i2c\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"LogicalStep:u0\|LogicalStep_audio_i2c:audio_i2c\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_audio_i2c.v" "Serial_Bus_Controller" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_audio_i2c.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141029637 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "LogicalStep/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498141029643 "|LogicalStep_top|LogicalStep:u0|LogicalStep_audio_i2c:audio_i2c|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator LogicalStep:u0\|LogicalStep_audio_i2c:audio_i2c\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"LogicalStep:u0\|LogicalStep_audio_i2c:audio_i2c\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "LogicalStep/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141029720 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "LogicalStep/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498141029722 "|LogicalStep_top|LogicalStep:u0|LogicalStep_audio_i2c:audio_i2c|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_button_pio LogicalStep:u0\|LogicalStep_button_pio:button_pio " "Elaborating entity \"LogicalStep_button_pio\" for hierarchy \"LogicalStep:u0\|LogicalStep_button_pio:button_pio\"" {  } { { "LogicalStep/synthesis/LogicalStep.v" "button_pio" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/LogicalStep.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141029760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "egm LogicalStep:u0\|egm:egm " "Elaborating entity \"egm\" for hierarchy \"LogicalStep:u0\|egm:egm\"" {  } { { "LogicalStep/synthesis/LogicalStep.v" "egm" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/LogicalStep.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141029845 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "START egm_core.vhd(109) " "VHDL Signal Declaration warning at egm_core.vhd(109): used implicit default value for signal \"START\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep/synthesis/submodules/egm_core.vhd" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/egm_core.vhd" 109 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498141029849 "|LogicalStep_top|LogicalStep:u0|egm:egm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_latency_tracker LogicalStep:u0\|egm:egm\|LogicalStep_latency_tracker:b2v_inst4 " "Elaborating entity \"LogicalStep_latency_tracker\" for hierarchy \"LogicalStep:u0\|egm:egm\|LogicalStep_latency_tracker:b2v_inst4\"" {  } { { "LogicalStep/synthesis/submodules/egm_core.vhd" "b2v_inst4" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/egm_core.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141029911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_pulse_generator LogicalStep:u0\|egm:egm\|LogicalStep_pulse_generator:b2v_inst5 " "Elaborating entity \"LogicalStep_pulse_generator\" for hierarchy \"LogicalStep:u0\|egm:egm\|LogicalStep_pulse_generator:b2v_inst5\"" {  } { { "LogicalStep/synthesis/submodules/egm_core.vhd" "b2v_inst5" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/egm_core.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141029996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_jtag_uart_0 LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"LogicalStep_jtag_uart_0\" for hierarchy \"LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\"" {  } { { "LogicalStep/synthesis/LogicalStep.v" "jtag_uart_0" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/LogicalStep.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141030054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_jtag_uart_0_scfifo_w LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|LogicalStep_jtag_uart_0_scfifo_w:the_LogicalStep_jtag_uart_0_scfifo_w " "Elaborating entity \"LogicalStep_jtag_uart_0_scfifo_w\" for hierarchy \"LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|LogicalStep_jtag_uart_0_scfifo_w:the_LogicalStep_jtag_uart_0_scfifo_w\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" "the_LogicalStep_jtag_uart_0_scfifo_w" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141030106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|LogicalStep_jtag_uart_0_scfifo_w:the_LogicalStep_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|LogicalStep_jtag_uart_0_scfifo_w:the_LogicalStep_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" "wfifo" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141030774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|LogicalStep_jtag_uart_0_scfifo_w:the_LogicalStep_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|LogicalStep_jtag_uart_0_scfifo_w:the_LogicalStep_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141030794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|LogicalStep_jtag_uart_0_scfifo_w:the_LogicalStep_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|LogicalStep_jtag_uart_0_scfifo_w:the_LogicalStep_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141030794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141030794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141030794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141030794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141030794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141030794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141030794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141030794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141030794 ""}  } { { "LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498141030794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/LogicalStepSVN/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141030901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141030901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|LogicalStep_jtag_uart_0_scfifo_w:the_LogicalStep_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|LogicalStep_jtag_uart_0_scfifo_w:the_LogicalStep_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141030902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/LogicalStepSVN/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141030963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141030963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|LogicalStep_jtag_uart_0_scfifo_w:the_LogicalStep_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|LogicalStep_jtag_uart_0_scfifo_w:the_LogicalStep_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/LogicalStepSVN/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141030966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/LogicalStepSVN/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141031030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141031030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|LogicalStep_jtag_uart_0_scfifo_w:the_LogicalStep_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|LogicalStep_jtag_uart_0_scfifo_w:the_LogicalStep_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/LogicalStepSVN/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141031032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/LogicalStepSVN/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141031178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141031178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|LogicalStep_jtag_uart_0_scfifo_w:the_LogicalStep_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|LogicalStep_jtag_uart_0_scfifo_w:the_LogicalStep_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/LogicalStepSVN/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141031180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/LogicalStepSVN/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141031338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141031338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|LogicalStep_jtag_uart_0_scfifo_w:the_LogicalStep_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|LogicalStep_jtag_uart_0_scfifo_w:the_LogicalStep_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/LogicalStepSVN/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141031340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/LogicalStepSVN/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141031487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141031487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|LogicalStep_jtag_uart_0_scfifo_w:the_LogicalStep_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|LogicalStep_jtag_uart_0_scfifo_w:the_LogicalStep_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/LogicalStepSVN/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141031489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_jtag_uart_0_scfifo_r LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|LogicalStep_jtag_uart_0_scfifo_r:the_LogicalStep_jtag_uart_0_scfifo_r " "Elaborating entity \"LogicalStep_jtag_uart_0_scfifo_r\" for hierarchy \"LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|LogicalStep_jtag_uart_0_scfifo_r:the_LogicalStep_jtag_uart_0_scfifo_r\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" "the_LogicalStep_jtag_uart_0_scfifo_r" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141031535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LogicalStep_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LogicalStep_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" "LogicalStep_jtag_uart_0_alt_jtag_atlantic" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141032192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LogicalStep_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LogicalStep_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141032247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LogicalStep_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LogicalStep_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141032248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141032248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141032248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141032248 ""}  } { { "LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498141032248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LogicalStep_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LogicalStep_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141032325 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LogicalStep_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LogicalStep_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LogicalStep_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LogicalStep_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141032356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LogicalStep_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LogicalStep_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141032402 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LogicalStep_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LogicalStep_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LogicalStep_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"LogicalStep:u0\|LogicalStep_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LogicalStep_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141032436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_lcd_display LogicalStep:u0\|LogicalStep_lcd_display:lcd_display " "Elaborating entity \"LogicalStep_lcd_display\" for hierarchy \"LogicalStep:u0\|LogicalStep_lcd_display:lcd_display\"" {  } { { "LogicalStep/synthesis/LogicalStep.v" "lcd_display" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/LogicalStep.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141032442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_led_pio LogicalStep:u0\|LogicalStep_led_pio:led_pio " "Elaborating entity \"LogicalStep_led_pio\" for hierarchy \"LogicalStep:u0\|LogicalStep_led_pio:led_pio\"" {  } { { "LogicalStep/synthesis/LogicalStep.v" "led_pio" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/LogicalStep.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141032471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0 LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"LogicalStep_nios2_gen2_0\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\"" {  } { { "LogicalStep/synthesis/LogicalStep.v" "nios2_gen2_0" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/LogicalStep.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141032517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0.v" "cpu" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141032581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_test_bench LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_test_bench:the_LogicalStep_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_test_bench\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_test_bench:the_LogicalStep_nios2_gen2_0_cpu_test_bench\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_LogicalStep_nios2_gen2_0_cpu_test_bench" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 6165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141033655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_ic_data_module LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_ic_data_module:LogicalStep_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_ic_data_module:LogicalStep_nios2_gen2_0_cpu_ic_data\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "LogicalStep_nios2_gen2_0_cpu_ic_data" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 7167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141033738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_ic_data_module:LogicalStep_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_ic_data_module:LogicalStep_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141033900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_ic_data_module:LogicalStep_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_ic_data_module:LogicalStep_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141034402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_ic_data_module:LogicalStep_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_ic_data_module:LogicalStep_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034403 ""}  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498141034403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/LogicalStepSVN/db/altsyncram_2uc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141034556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141034556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_ic_data_module:LogicalStep_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_ic_data_module:LogicalStep_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141034558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_ic_tag_module LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_ic_tag_module:LogicalStep_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_ic_tag_module:LogicalStep_nios2_gen2_0_cpu_ic_tag\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "LogicalStep_nios2_gen2_0_cpu_ic_tag" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 7233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141034665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_ic_tag_module:LogicalStep_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_ic_tag_module:LogicalStep_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141034722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_ic_tag_module:LogicalStep_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_ic_tag_module:LogicalStep_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141034771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_ic_tag_module:LogicalStep_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_ic_tag_module:LogicalStep_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Parameter \"width_a\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 21 " "Parameter \"width_b\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141034772 ""}  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498141034772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rkc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rkc1 " "Found entity 1: altsyncram_rkc1" {  } { { "db/altsyncram_rkc1.tdf" "" { Text "C:/LogicalStepSVN/db/altsyncram_rkc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141034920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141034920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rkc1 LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_ic_tag_module:LogicalStep_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rkc1:auto_generated " "Elaborating entity \"altsyncram_rkc1\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_ic_tag_module:LogicalStep_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141034922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_bht_module LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_bht_module:LogicalStep_nios2_gen2_0_cpu_bht " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_bht_module\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_bht_module:LogicalStep_nios2_gen2_0_cpu_bht\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "LogicalStep_nios2_gen2_0_cpu_bht" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 7431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141035020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_bht_module:LogicalStep_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_bht_module:LogicalStep_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141035074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_bht_module:LogicalStep_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_bht_module:LogicalStep_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141035121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_bht_module:LogicalStep_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_bht_module:LogicalStep_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035122 ""}  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498141035122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/LogicalStepSVN/db/altsyncram_vhc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141035322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141035322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_bht_module:LogicalStep_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_bht_module:LogicalStep_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141035324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_register_bank_a_module LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_register_bank_a_module:LogicalStep_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_register_bank_a_module:LogicalStep_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "LogicalStep_nios2_gen2_0_cpu_register_bank_a" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 8370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141035408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_register_bank_a_module:LogicalStep_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_register_bank_a_module:LogicalStep_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141035476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_register_bank_a_module:LogicalStep_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_register_bank_a_module:LogicalStep_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 260 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141035541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_register_bank_a_module:LogicalStep_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_register_bank_a_module:LogicalStep_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035542 ""}  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 260 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498141035542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/LogicalStepSVN/db/altsyncram_5tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141035679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141035679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_register_bank_a_module:LogicalStep_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_register_bank_a_module:LogicalStep_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141035681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_register_bank_b_module LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_register_bank_b_module:LogicalStep_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_register_bank_b_module:LogicalStep_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "LogicalStep_nios2_gen2_0_cpu_register_bank_b" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 8388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141035753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_mult_cell LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_LogicalStep_nios2_gen2_0_cpu_mult_cell" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 8973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141035819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_mult_cell.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141035920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_mult_cell.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141035944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family MAX10 " "Parameter \"selected_device_family\" = \"MAX10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141035945 ""}  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_mult_cell.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498141035945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/LogicalStepSVN/db/altera_mult_add_bbo2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141036074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141036074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141036077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/LogicalStepSVN/db/altera_mult_add_bbo2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141036235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/LogicalStepSVN/db/altera_mult_add_bbo2.v" 113 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141036388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family MAX 10 " "Parameter \"selected_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141036392 ""}  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/LogicalStepSVN/db/altera_mult_add_bbo2.v" 113 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498141036392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141036405 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/LogicalStepSVN/db/altera_mult_add_bbo2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141036434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141036447 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/LogicalStepSVN/db/altera_mult_add_bbo2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141036496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141036502 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/LogicalStepSVN/db/altera_mult_add_bbo2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141036520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141036558 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/LogicalStepSVN/db/altera_mult_add_bbo2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141036606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141036815 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/LogicalStepSVN/db/altera_mult_add_bbo2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141036869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141036875 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/LogicalStepSVN/db/altera_mult_add_bbo2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141036925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141036955 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/LogicalStepSVN/db/altera_mult_add_bbo2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141037035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141037058 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/LogicalStepSVN/db/altera_mult_add_bbo2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141037121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141037129 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/LogicalStepSVN/db/altera_mult_add_bbo2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141037178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141037185 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/LogicalStepSVN/db/altera_mult_add_bbo2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141037238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141037263 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/LogicalStepSVN/db/altera_mult_add_bbo2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141037332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141037593 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/LogicalStepSVN/db/altera_mult_add_bbo2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141037658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141037744 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/LogicalStepSVN/db/altera_mult_add_bbo2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141037790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141037795 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/LogicalStepSVN/db/altera_mult_add_bbo2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141037812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141037826 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/LogicalStepSVN/db/altera_mult_add_bbo2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141037864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141037869 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/LogicalStepSVN/db/altera_mult_add_bbo2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141037899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141037918 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/LogicalStepSVN/db/altera_mult_add_bbo2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141037940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141037974 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "C:/LogicalStepSVN/db/altera_mult_add_bbo2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141038023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_dc_tag_module LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_tag_module:LogicalStep_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_tag_module:LogicalStep_nios2_gen2_0_cpu_dc_tag\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "LogicalStep_nios2_gen2_0_cpu_dc_tag" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 9395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141039262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_tag_module:LogicalStep_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_tag_module:LogicalStep_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141039342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_tag_module:LogicalStep_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_tag_module:LogicalStep_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 390 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141039434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_tag_module:LogicalStep_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_tag_module:LogicalStep_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039435 ""}  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 390 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498141039435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ltb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ltb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ltb1 " "Found entity 1: altsyncram_ltb1" {  } { { "db/altsyncram_ltb1.tdf" "" { Text "C:/LogicalStepSVN/db/altsyncram_ltb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141039694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141039694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ltb1 LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_tag_module:LogicalStep_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ltb1:auto_generated " "Elaborating entity \"altsyncram_ltb1\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_tag_module:LogicalStep_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ltb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141039697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_dc_data_module LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_data_module:LogicalStep_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_data_module:LogicalStep_nios2_gen2_0_cpu_dc_data\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "LogicalStep_nios2_gen2_0_cpu_dc_data" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 9461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141039769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_data_module:LogicalStep_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_data_module:LogicalStep_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141039822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_data_module:LogicalStep_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_data_module:LogicalStep_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 458 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141039892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_data_module:LogicalStep_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_data_module:LogicalStep_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141039892 ""}  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 458 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498141039892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/LogicalStepSVN/db/altsyncram_aoe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141040045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141040045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_data_module:LogicalStep_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_data_module:LogicalStep_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141040047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_dc_victim_module LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_victim_module:LogicalStep_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_victim_module:LogicalStep_nios2_gen2_0_cpu_dc_victim\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "LogicalStep_nios2_gen2_0_cpu_dc_victim" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 9573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141040120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_victim_module:LogicalStep_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_victim_module:LogicalStep_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141040165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_victim_module:LogicalStep_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_victim_module:LogicalStep_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 526 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141040211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_victim_module:LogicalStep_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_victim_module:LogicalStep_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141040212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141040212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141040212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141040212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141040212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141040212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141040212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141040212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141040212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141040212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141040212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141040212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141040212 ""}  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 526 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498141040212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/LogicalStepSVN/db/altsyncram_hec1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141040339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141040339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_victim_module:LogicalStep_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_dc_victim_module:LogicalStep_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141040341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_nios2_oci LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_LogicalStep_nios2_gen2_0_cpu_nios2_oci" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 10482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141040420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_nios2_oci_debug LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_debug:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_debug:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141040534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_debug:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_debug:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141040621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_debug:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_debug:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 623 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141040649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_debug:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_debug:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141040649 ""}  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 623 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498141040649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_nios2_oci_break LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_break:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_break:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141040682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_nios2_oci_xbrk LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_xbrk:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_xbrk:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141040780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_nios2_oci_dbrk LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_dbrk:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_dbrk:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 3331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141040836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_nios2_oci_itrace LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_itrace:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_itrace:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 3370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141040889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_nios2_oci_dtrace LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 3385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141041003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_nios2_oci_td_mode LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_dtrace\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_td_mode:LogicalStep_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_dtrace\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_td_mode:LogicalStep_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "LogicalStep_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141041069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141041109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141041214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141041252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141041295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_nios2_oci_pib LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_pib:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_pib:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 3405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141041334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_nios2_oci_im LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_im:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_oci_im:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 3419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141041375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_nios2_avalon_reg LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_avalon_reg:the_LogicalStep_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_avalon_reg:the_LogicalStep_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_LogicalStep_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 3438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141041420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_nios2_ocimem LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_ocimem:the_LogicalStep_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_ocimem:the_LogicalStep_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_LogicalStep_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 3458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141041471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_ociram_sp_ram_module LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_ocimem:the_LogicalStep_nios2_gen2_0_cpu_nios2_ocimem\|LogicalStep_nios2_gen2_0_cpu_ociram_sp_ram_module:LogicalStep_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_ocimem:the_LogicalStep_nios2_gen2_0_cpu_nios2_ocimem\|LogicalStep_nios2_gen2_0_cpu_ociram_sp_ram_module:LogicalStep_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "LogicalStep_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 3005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141041540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_ocimem:the_LogicalStep_nios2_gen2_0_cpu_nios2_ocimem\|LogicalStep_nios2_gen2_0_cpu_ociram_sp_ram_module:LogicalStep_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_ocimem:the_LogicalStep_nios2_gen2_0_cpu_nios2_ocimem\|LogicalStep_nios2_gen2_0_cpu_ociram_sp_ram_module:LogicalStep_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 2833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141041577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_ocimem:the_LogicalStep_nios2_gen2_0_cpu_nios2_ocimem\|LogicalStep_nios2_gen2_0_cpu_ociram_sp_ram_module:LogicalStep_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_ocimem:the_LogicalStep_nios2_gen2_0_cpu_nios2_ocimem\|LogicalStep_nios2_gen2_0_cpu_ociram_sp_ram_module:LogicalStep_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 2833 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141041612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_ocimem:the_LogicalStep_nios2_gen2_0_cpu_nios2_ocimem\|LogicalStep_nios2_gen2_0_cpu_ociram_sp_ram_module:LogicalStep_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_ocimem:the_LogicalStep_nios2_gen2_0_cpu_nios2_ocimem\|LogicalStep_nios2_gen2_0_cpu_ociram_sp_ram_module:LogicalStep_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141041612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141041612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141041612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141041612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141041612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141041612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141041612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141041612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141041612 ""}  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 2833 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498141041612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qk21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qk21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qk21 " "Found entity 1: altsyncram_qk21" {  } { { "db/altsyncram_qk21.tdf" "" { Text "C:/LogicalStepSVN/db/altsyncram_qk21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141041743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141041743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qk21 LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_ocimem:the_LogicalStep_nios2_gen2_0_cpu_nios2_ocimem\|LogicalStep_nios2_gen2_0_cpu_ociram_sp_ram_module:LogicalStep_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk21:auto_generated " "Elaborating entity \"altsyncram_qk21\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_nios2_ocimem:the_LogicalStep_nios2_gen2_0_cpu_nios2_ocimem\|LogicalStep_nios2_gen2_0_cpu_ociram_sp_ram_module:LogicalStep_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk21:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141041745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 3560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141041828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_debug_slave_tck LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper\|LogicalStep_nios2_gen2_0_cpu_debug_slave_tck:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper\|LogicalStep_nios2_gen2_0_cpu_debug_slave_tck:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_LogicalStep_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141041897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_nios2_gen2_0_cpu_debug_slave_sysclk LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper\|LogicalStep_nios2_gen2_0_cpu_debug_slave_sysclk:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"LogicalStep_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper\|LogicalStep_nios2_gen2_0_cpu_debug_slave_sysclk:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_LogicalStep_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141041997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LogicalStep_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LogicalStep_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper.v" "LogicalStep_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141042087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LogicalStep_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LogicalStep_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141042126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LogicalStep_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LogicalStep_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141042127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141042127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141042127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141042127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141042127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141042127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141042127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141042127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141042127 ""}  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498141042127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LogicalStep_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LogicalStep_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141042134 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LogicalStep_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LogicalStep_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LogicalStep_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LogicalStep_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141042171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LogicalStep_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LogicalStep_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141042282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LogicalStep_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci\|LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper:the_LogicalStep_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LogicalStep_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141042437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_response_out LogicalStep:u0\|LogicalStep_response_out:response_out " "Elaborating entity \"LogicalStep_response_out\" for hierarchy \"LogicalStep:u0\|LogicalStep_response_out:response_out\"" {  } { { "LogicalStep/synthesis/LogicalStep.v" "response_out" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/LogicalStep.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141042486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_sdram_0 LogicalStep:u0\|LogicalStep_sdram_0:sdram_0 " "Elaborating entity \"LogicalStep_sdram_0\" for hierarchy \"LogicalStep:u0\|LogicalStep_sdram_0:sdram_0\"" {  } { { "LogicalStep/synthesis/LogicalStep.v" "sdram_0" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/LogicalStep.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141042508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_sdram_0_input_efifo_module LogicalStep:u0\|LogicalStep_sdram_0:sdram_0\|LogicalStep_sdram_0_input_efifo_module:the_LogicalStep_sdram_0_input_efifo_module " "Elaborating entity \"LogicalStep_sdram_0_input_efifo_module\" for hierarchy \"LogicalStep:u0\|LogicalStep_sdram_0:sdram_0\|LogicalStep_sdram_0_input_efifo_module:the_LogicalStep_sdram_0_input_efifo_module\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_sdram_0.v" "the_LogicalStep_sdram_0_input_efifo_module" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_sdram_0.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141042625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual7segment LogicalStep:u0\|dual7segment:seven_seg_pio " "Elaborating entity \"dual7segment\" for hierarchy \"LogicalStep:u0\|dual7segment:seven_seg_pio\"" {  } { { "LogicalStep/synthesis/LogicalStep.v" "seven_seg_pio" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/LogicalStep.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141042667 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "readdata dual7segment_core.vhd(64) " "VHDL Signal Declaration warning at dual7segment_core.vhd(64): used implicit default value for signal \"readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep/synthesis/submodules/dual7segment_core.vhd" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/dual7segment_core.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498141042668 "|LogicalStep_top|LogicalStep:u0|dual7segment:seven_seg_pio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master_if LogicalStep:u0\|spi_master_if:spi_master " "Elaborating entity \"spi_master_if\" for hierarchy \"LogicalStep:u0\|spi_master_if:spi_master\"" {  } { { "LogicalStep/synthesis/LogicalStep.v" "spi_master" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/LogicalStep.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141042704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master_core LogicalStep:u0\|spi_master_if:spi_master\|spi_master_core:inst_spi " "Elaborating entity \"spi_master_core\" for hierarchy \"LogicalStep:u0\|spi_master_if:spi_master\|spi_master_core:inst_spi\"" {  } { { "LogicalStep/synthesis/submodules/spi_master_if.vhd" "inst_spi" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/spi_master_if.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141042735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_stimulus_in LogicalStep:u0\|LogicalStep_stimulus_in:stimulus_in " "Elaborating entity \"LogicalStep_stimulus_in\" for hierarchy \"LogicalStep:u0\|LogicalStep_stimulus_in:stimulus_in\"" {  } { { "LogicalStep/synthesis/LogicalStep.v" "stimulus_in" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/LogicalStep.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141042794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_switch_pio LogicalStep:u0\|LogicalStep_switch_pio:switch_pio " "Elaborating entity \"LogicalStep_switch_pio\" for hierarchy \"LogicalStep:u0\|LogicalStep_switch_pio:switch_pio\"" {  } { { "LogicalStep/synthesis/LogicalStep.v" "switch_pio" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/LogicalStep.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141042853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_sysid_qsys_0 LogicalStep:u0\|LogicalStep_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"LogicalStep_sysid_qsys_0\" for hierarchy \"LogicalStep:u0\|LogicalStep_sysid_qsys_0:sysid_qsys_0\"" {  } { { "LogicalStep/synthesis/LogicalStep.v" "sysid_qsys_0" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/LogicalStep.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141042917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_system_timer LogicalStep:u0\|LogicalStep_system_timer:system_timer " "Elaborating entity \"LogicalStep_system_timer\" for hierarchy \"LogicalStep:u0\|LogicalStep_system_timer:system_timer\"" {  } { { "LogicalStep/synthesis/LogicalStep.v" "system_timer" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/LogicalStep.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141042976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_uart LogicalStep:u0\|LogicalStep_uart:uart " "Elaborating entity \"LogicalStep_uart\" for hierarchy \"LogicalStep:u0\|LogicalStep_uart:uart\"" {  } { { "LogicalStep/synthesis/LogicalStep.v" "uart" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/LogicalStep.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141043070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_uart_tx LogicalStep:u0\|LogicalStep_uart:uart\|LogicalStep_uart_tx:the_LogicalStep_uart_tx " "Elaborating entity \"LogicalStep_uart_tx\" for hierarchy \"LogicalStep:u0\|LogicalStep_uart:uart\|LogicalStep_uart_tx:the_LogicalStep_uart_tx\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_uart.v" "the_LogicalStep_uart_tx" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_uart.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141043243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_uart_rx LogicalStep:u0\|LogicalStep_uart:uart\|LogicalStep_uart_rx:the_LogicalStep_uart_rx " "Elaborating entity \"LogicalStep_uart_rx\" for hierarchy \"LogicalStep:u0\|LogicalStep_uart:uart\|LogicalStep_uart_rx:the_LogicalStep_uart_rx\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_uart.v" "the_LogicalStep_uart_rx" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_uart.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141043273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_uart_rx_stimulus_source LogicalStep:u0\|LogicalStep_uart:uart\|LogicalStep_uart_rx:the_LogicalStep_uart_rx\|LogicalStep_uart_rx_stimulus_source:the_LogicalStep_uart_rx_stimulus_source " "Elaborating entity \"LogicalStep_uart_rx_stimulus_source\" for hierarchy \"LogicalStep:u0\|LogicalStep_uart:uart\|LogicalStep_uart_rx:the_LogicalStep_uart_rx\|LogicalStep_uart_rx_stimulus_source:the_LogicalStep_uart_rx_stimulus_source\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_uart.v" "the_LogicalStep_uart_rx_stimulus_source" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141043303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_uart_regs LogicalStep:u0\|LogicalStep_uart:uart\|LogicalStep_uart_regs:the_LogicalStep_uart_regs " "Elaborating entity \"LogicalStep_uart_regs\" for hierarchy \"LogicalStep:u0\|LogicalStep_uart:uart\|LogicalStep_uart_regs:the_LogicalStep_uart_regs\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_uart.v" "the_LogicalStep_uart_regs" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_uart.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141043335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_mm_interconnect_0 LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"LogicalStep_mm_interconnect_0\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\"" {  } { { "LogicalStep/synthesis/LogicalStep.v" "mm_interconnect_0" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/LogicalStep.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141043369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 1340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141044600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 1400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141044644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_avalon_audio_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_avalon_audio_slave_translator\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "audio_avalon_audio_slave_translator" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 1464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141044683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_i2c_avalon_av_config_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_i2c_avalon_av_config_slave_translator\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "audio_i2c_avalon_av_config_slave_translator" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141044728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:egm_avalon_egm_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:egm_avalon_egm_slave_translator\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "egm_avalon_egm_slave_translator" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141044777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 1656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141044826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 1784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141044879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_display_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_display_control_slave_translator\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "lcd_display_control_slave_translator" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 1848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141044922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 1912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141044967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_0_s1_translator\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "sdram_0_s1_translator" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 1976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141045011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "led_pio_s1_translator" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 2040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141045070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "uart_s1_translator" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 2232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141045127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:system_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:system_timer_s1_translator\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "system_timer_s1_translator" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141045167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_master_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_master_s1_translator\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "spi_master_s1_translator" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 2424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141045241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 2633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141045298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 2714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141045345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_avalon_audio_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_avalon_audio_slave_agent\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "audio_avalon_audio_slave_agent" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 2798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141045377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141045436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "audio_avalon_audio_slave_agent_rsp_fifo" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141045481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_0_s1_agent\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "sdram_0_s1_agent" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 3798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141045630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141045715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "sdram_0_s1_agent_rsp_fifo" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 3839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141045764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "sdram_0_s1_agent_rdata_fifo" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 3880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141045991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_mm_interconnect_0_router LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_router:router " "Elaborating entity \"LogicalStep_mm_interconnect_0_router\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_router:router\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "router" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 5021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141046146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_mm_interconnect_0_router_default_decode LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_router:router\|LogicalStep_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"LogicalStep_mm_interconnect_0_router_default_decode\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_router:router\|LogicalStep_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141046244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_mm_interconnect_0_router_001 LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"LogicalStep_mm_interconnect_0_router_001\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_router_001:router_001\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "router_001" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 5037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141046260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_mm_interconnect_0_router_001_default_decode LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_router_001:router_001\|LogicalStep_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"LogicalStep_mm_interconnect_0_router_001_default_decode\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_router_001:router_001\|LogicalStep_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141046336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_mm_interconnect_0_router_002 LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"LogicalStep_mm_interconnect_0_router_002\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_router_002:router_002\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "router_002" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 5053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141046370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_mm_interconnect_0_router_002_default_decode LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_router_002:router_002\|LogicalStep_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"LogicalStep_mm_interconnect_0_router_002_default_decode\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_router_002:router_002\|LogicalStep_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141046409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_mm_interconnect_0_router_009 LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"LogicalStep_mm_interconnect_0_router_009\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_router_009:router_009\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "router_009" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 5165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141046464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_mm_interconnect_0_router_009_default_decode LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_router_009:router_009\|LogicalStep_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"LogicalStep_mm_interconnect_0_router_009_default_decode\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_router_009:router_009\|LogicalStep_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141046516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_mm_interconnect_0_router_010 LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"LogicalStep_mm_interconnect_0_router_010\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_router_010:router_010\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "router_010" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 5181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141046545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_mm_interconnect_0_router_010_default_decode LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_router_010:router_010\|LogicalStep_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"LogicalStep_mm_interconnect_0_router_010_default_decode\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_router_010:router_010\|LogicalStep_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_router_010.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141046575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 5375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141046649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_0_s1_burst_adapter\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "sdram_0_s1_burst_adapter" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 5475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141046710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141046749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_mm_interconnect_0_cmd_demux LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"LogicalStep_mm_interconnect_0_cmd_demux\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "cmd_demux" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 5594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141046775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_mm_interconnect_0_cmd_demux_001 LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"LogicalStep_mm_interconnect_0_cmd_demux_001\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 5617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141046877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_mm_interconnect_0_cmd_mux LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"LogicalStep_mm_interconnect_0_cmd_mux\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "cmd_mux" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 5634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141046898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_mm_interconnect_0_cmd_mux_007 LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_cmd_mux_007:cmd_mux_007 " "Elaborating entity \"LogicalStep_mm_interconnect_0_cmd_mux_007\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_cmd_mux_007:cmd_mux_007\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "cmd_mux_007" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 5759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141046931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_cmd_mux_007.sv" "arb" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_cmd_mux_007.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141046998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141047021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_mm_interconnect_0_rsp_demux LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"LogicalStep_mm_interconnect_0_rsp_demux\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "rsp_demux" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 5952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141047086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_mm_interconnect_0_rsp_demux_007 LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_rsp_demux_007:rsp_demux_007 " "Elaborating entity \"LogicalStep_mm_interconnect_0_rsp_demux_007\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_rsp_demux_007:rsp_demux_007\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "rsp_demux_007" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 6077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141047120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_mm_interconnect_0_rsp_mux LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"LogicalStep_mm_interconnect_0_rsp_mux\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "rsp_mux" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 6372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141047186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_rsp_mux.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141047393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141047425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_mm_interconnect_0_rsp_mux_001 LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"LogicalStep_mm_interconnect_0_rsp_mux_001\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 6395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141047449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141047500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "sdram_0_s1_rsp_width_adapter" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 6461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141047533 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1498141047553 "|LogicalStep_top|LogicalStep:u0|LogicalStep_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1498141047554 "|LogicalStep_top|LogicalStep:u0|LogicalStep_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "LogicalStep/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1498141047555 "|LogicalStep_top|LogicalStep:u0|LogicalStep_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "sdram_0_s1_cmd_width_adapter" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 6527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141047654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_mm_interconnect_0_avalon_st_adapter LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"LogicalStep_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 6556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141047745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_mm_interconnect_0_avalon_st_adapter_error_adapter_0 LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|LogicalStep_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"LogicalStep_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|LogicalStep_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141047768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_mm_interconnect_0_avalon_st_adapter_008 LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008 " "Elaborating entity \"LogicalStep_mm_interconnect_0_avalon_st_adapter_008\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" "avalon_st_adapter_008" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0.v" 6788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141047828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0 LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008\|LogicalStep_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0:error_adapter_0 " "Elaborating entity \"LogicalStep_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0\" for hierarchy \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|LogicalStep_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008\|LogicalStep_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0:error_adapter_0\"" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_avalon_st_adapter_008.v" "error_adapter_0" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_mm_interconnect_0_avalon_st_adapter_008.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141047858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalStep_irq_mapper LogicalStep:u0\|LogicalStep_irq_mapper:irq_mapper " "Elaborating entity \"LogicalStep_irq_mapper\" for hierarchy \"LogicalStep:u0\|LogicalStep_irq_mapper:irq_mapper\"" {  } { { "LogicalStep/synthesis/LogicalStep.v" "irq_mapper" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/LogicalStep.v" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141047929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller LogicalStep:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"LogicalStep:u0\|altera_reset_controller:rst_controller\"" {  } { { "LogicalStep/synthesis/LogicalStep.v" "rst_controller" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/LogicalStep.v" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141047955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer LogicalStep:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"LogicalStep:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "LogicalStep/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141047989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer LogicalStep:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"LogicalStep:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "LogicalStep/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141048011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller LogicalStep:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"LogicalStep:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "LogicalStep/synthesis/LogicalStep.v" "rst_controller_001" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/LogicalStep.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141048030 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 3370 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1498141054317 "|LogicalStep_top|LogicalStep:u0|LogicalStep_nios2_gen2_0:nios2_gen2_0|LogicalStep_nios2_gen2_0_cpu:cpu|LogicalStep_nios2_gen2_0_cpu_nios2_oci:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci|LogicalStep_nios2_gen2_0_cpu_nios2_oci_itrace:the_LogicalStep_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1498141056032 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.06.22.10:17:47 Progress: Loading sld2ca9dead/alt_sld_fab_wrapper_hw.tcl " "2017.06.22.10:17:47 Progress: Loading sld2ca9dead/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141067135 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141070388 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141070659 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141071739 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141071794 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141071845 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141071941 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141071953 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141071972 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1498141072679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ca9dead/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2ca9dead/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2ca9dead/alt_sld_fab.v" "" { Text "C:/LogicalStepSVN/db/ip/sld2ca9dead/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141073083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141073083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/LogicalStepSVN/db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141073188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141073188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/LogicalStepSVN/db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141073194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141073194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/LogicalStepSVN/db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141073238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141073238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/LogicalStepSVN/db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141073358 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/LogicalStepSVN/db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141073358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141073358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/LogicalStepSVN/db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141073418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141073418 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "LogicalStep:u0\|LogicalStep_audio_i2c:audio_i2c\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0 " "RAM logic \"LogicalStep:u0\|LogicalStep_audio_i2c:audio_i2c\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "LogicalStep/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "Ram0" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 142 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1498141085409 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo\|mem " "RAM logic \"LogicalStep:u0\|LogicalStep_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "LogicalStep/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1498141085409 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1498141085409 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498141096301 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498141096301 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498141096301 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1498141096301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141096516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141096516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141096516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141096516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141096516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141096516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141096516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141096516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141096516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141096516 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498141096516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/LogicalStepSVN/db/mult_9401.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141096701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141096701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141096770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|LogicalStep_nios2_gen2_0_cpu_mult_cell:the_LogicalStep_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141096771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141096771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141096771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141096771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141096771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141096771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141096771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141096771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498141096771 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498141096771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/LogicalStepSVN/db/mult_9b01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498141096909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141096909 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1498141098873 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sd_cmd " "Inserted always-enabled tri-state buffer between \"sd_cmd\" and its non-tri-state driver." {  } { { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1498141099403 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1498141099403 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sd_dat0 " "bidirectional pin \"sd_dat0\" has no driver" {  } { { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1498141099403 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sd_dat3 " "bidirectional pin \"sd_dat3\" has no driver" {  } { { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1498141099403 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1498141099403 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_uart.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_uart.v" 44 -1 0 } } { "LogicalStep/synthesis/submodules/LogicalStep_sdram_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_sdram_0.v" 440 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" 348 -1 0 } } { "LogicalStep/synthesis/submodules/LogicalStep_uart.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_uart.v" 60 -1 0 } } { "LogicalStep/synthesis/submodules/LogicalStep_sdram_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_sdram_0.v" 354 -1 0 } } { "LogicalStep/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 7828 -1 0 } } { "LogicalStep/synthesis/submodules/LogicalStep_sdram_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_sdram_0.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 2777 -1 0 } } { "LogicalStep/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_jtag_uart_0.v" 393 -1 0 } } { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 4197 -1 0 } } { "LogicalStep/synthesis/submodules/LogicalStep_uart.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_uart.v" 43 -1 0 } } { "LogicalStep/synthesis/submodules/LogicalStep_uart.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_uart.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 6089 -1 0 } } { "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.v" 7837 -1 0 } } { "LogicalStep/synthesis/submodules/LogicalStep_system_timer.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_system_timer.v" 166 -1 0 } } { "LogicalStep/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1498141099582 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1498141099584 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "sd_cmd~synth " "Node \"sd_cmd~synth\"" {  } { { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498141107286 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498141107286 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_a\[12\] GND " "Pin \"sdram_a\[12\]\" is stuck at GND" {  } { { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498141107288 "|LogicalStep_top|sdram_a[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498141107288 "|LogicalStep_top|sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1498141107288 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141108472 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "445 " "445 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498141122674 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/LogicalStepSVN/output_files/LogicalStep_top.map.smsg " "Generated suppressed messages file C:/LogicalStepSVN/output_files/LogicalStep_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141124171 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1498141129762 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498141129762 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7557 " "Implemented 7557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1498141132026 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1498141132026 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "28 " "Implemented 28 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1498141132026 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7138 " "Implemented 7138 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1498141132026 ""} { "Info" "ICUT_CUT_TM_RAMS" "311 " "Implemented 311 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1498141132026 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1498141132026 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1498141132026 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1498141132026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1100 " "Peak virtual memory: 1100 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498141132437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 22 10:18:52 2017 " "Processing ended: Thu Jun 22 10:18:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498141132437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:18 " "Elapsed time: 00:02:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498141132437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:41 " "Total CPU time (on all processors): 00:02:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498141132437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1498141132437 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1498141143359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498141143363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 22 10:19:01 2017 " "Processing started: Thu Jun 22 10:19:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498141143363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1498141143363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LogicalStep -c LogicalStep_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LogicalStep -c LogicalStep_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1498141143364 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1498141143826 ""}
{ "Info" "0" "" "Project  = LogicalStep" {  } {  } 0 0 "Project  = LogicalStep" 0 0 "Fitter" 0 0 1498141143828 ""}
{ "Info" "0" "" "Revision = LogicalStep_top" {  } {  } 0 0 "Revision = LogicalStep_top" 0 0 "Fitter" 0 0 1498141143828 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1498141144454 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LogicalStep_top 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"LogicalStep_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1498141144783 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498141144864 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498141144864 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "LogicalStep:u0\|LogicalStep_altpll_0:altpll_0\|LogicalStep_altpll_0_altpll_5ag2:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"LogicalStep:u0\|LogicalStep_altpll_0:altpll_0\|LogicalStep_altpll_0_altpll_5ag2:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "LogicalStep:u0\|LogicalStep_altpll_0:altpll_0\|LogicalStep_altpll_0_altpll_5ag2:sd1\|wire_pll7_clk\[0\] 1 1 -55 -3036 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -55 degrees (-3036 ps) for LogicalStep:u0\|LogicalStep_altpll_0:altpll_0\|LogicalStep_altpll_0_altpll_5ag2:sd1\|wire_pll7_clk\[0\] port" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 6345 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1498141145017 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "LogicalStep:u0\|LogicalStep_altpll_0:altpll_0\|LogicalStep_altpll_0_altpll_5ag2:sd1\|wire_pll7_clk\[1\] 14 57 0 0 " "Implementing clock multiplication of 14, clock division of 57, and phase shift of 0 degrees (0 ps) for LogicalStep:u0\|LogicalStep_altpll_0:altpll_0\|LogicalStep_altpll_0_altpll_5ag2:sd1\|wire_pll7_clk\[1\] port" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 6346 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1498141145017 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "LogicalStep:u0\|LogicalStep_altpll_0:altpll_0\|LogicalStep_altpll_0_altpll_5ag2:sd1\|wire_pll7_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for LogicalStep:u0\|LogicalStep_altpll_0:altpll_0\|LogicalStep_altpll_0_altpll_5ag2:sd1\|wire_pll7_clk\[2\] port" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 6347 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1498141145017 ""}  } { { "LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 6345 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1498141145017 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1498141145381 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1498141146507 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498141146541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498141146541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8GES " "Device 10M25SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498141146541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498141146541 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1498141146541 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1498141146594 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1498141146594 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1498141146594 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1498141146594 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1498141146605 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1498141147021 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1498141156173 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1498141156173 ""}
{ "Info" "ISTA_SDC_FOUND" "LogicalStep/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'LogicalStep/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1498141156406 ""}
{ "Info" "ISTA_SDC_FOUND" "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1498141156456 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkin_50 " "Node: clkin_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|d_address_tag_field\[13\] clkin_50 " "Register LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|d_address_tag_field\[13\] is being clocked by clkin_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1498141156655 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1498141156655 "|LogicalStep_top|clkin_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498141156658 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1498141156658 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1498141156989 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1498141156989 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1498141156989 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1498141156989 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1498141156990 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1498141156990 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1498141156990 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1498141156990 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1498141156991 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498141156992 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498141156992 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498141156992 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1498141156992 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LogicalStep:u0\|LogicalStep_altpll_0:altpll_0\|LogicalStep_altpll_0_altpll_5ag2:sd1\|wire_pll7_clk\[0\] (placed in counter C2 of PLL_1) " "Automatically promoted node LogicalStep:u0\|LogicalStep_altpll_0:altpll_0\|LogicalStep_altpll_0_altpll_5ag2:sd1\|wire_pll7_clk\[0\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1498141159549 ""}  } { { "LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 6345 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498141159549 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LogicalStep:u0\|LogicalStep_altpll_0:altpll_0\|LogicalStep_altpll_0_altpll_5ag2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node LogicalStep:u0\|LogicalStep_altpll_0:altpll_0\|LogicalStep_altpll_0_altpll_5ag2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1498141159549 ""}  } { { "LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 6345 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498141159549 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LogicalStep:u0\|LogicalStep_altpll_0:altpll_0\|LogicalStep_altpll_0_altpll_5ag2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node LogicalStep:u0\|LogicalStep_altpll_0:altpll_0\|LogicalStep_altpll_0_altpll_5ag2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1498141159549 ""}  } { { "LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 6345 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498141159549 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1498141159549 ""}  } { { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 19153 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498141159549 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LogicalStep:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node LogicalStep:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1498141159549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LogicalStep:u0\|LogicalStep_Audio:audio\|done_dac_channel_sync " "Destination node LogicalStep:u0\|LogicalStep_Audio:audio\|done_dac_channel_sync" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_Audio.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_Audio.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 6637 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498141159549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LogicalStep:u0\|LogicalStep_Audio:audio\|irq " "Destination node LogicalStep:u0\|LogicalStep_Audio:audio\|irq" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_Audio.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_Audio.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 6628 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498141159549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LogicalStep:u0\|LogicalStep_Audio:audio\|read_interrupt " "Destination node LogicalStep:u0\|LogicalStep_Audio:audio\|read_interrupt" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_Audio.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_Audio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 6632 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498141159549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LogicalStep:u0\|LogicalStep_Audio:audio\|write_interrupt " "Destination node LogicalStep:u0\|LogicalStep_Audio:audio\|write_interrupt" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_Audio.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_Audio.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 6636 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498141159549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LogicalStep:u0\|LogicalStep_Audio:audio\|readdata\[0\] " "Destination node LogicalStep:u0\|LogicalStep_Audio:audio\|readdata\[0\]" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_Audio.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_Audio.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 6596 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498141159549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LogicalStep:u0\|LogicalStep_Audio:audio\|readdata\[16\] " "Destination node LogicalStep:u0\|LogicalStep_Audio:audio\|readdata\[16\]" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_Audio.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_Audio.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 6612 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498141159549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LogicalStep:u0\|LogicalStep_Audio:audio\|readdata\[8\] " "Destination node LogicalStep:u0\|LogicalStep_Audio:audio\|readdata\[8\]" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_Audio.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_Audio.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 6604 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498141159549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LogicalStep:u0\|LogicalStep_Audio:audio\|readdata\[24\] " "Destination node LogicalStep:u0\|LogicalStep_Audio:audio\|readdata\[24\]" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_Audio.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_Audio.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 6620 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498141159549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LogicalStep:u0\|LogicalStep_Audio:audio\|readdata\[1\] " "Destination node LogicalStep:u0\|LogicalStep_Audio:audio\|readdata\[1\]" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_Audio.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_Audio.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 6597 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498141159549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LogicalStep:u0\|LogicalStep_Audio:audio\|readdata\[17\] " "Destination node LogicalStep:u0\|LogicalStep_Audio:audio\|readdata\[17\]" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_Audio.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_Audio.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 6613 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498141159549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1498141159549 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1498141159549 ""}  } { { "LogicalStep/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 848 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498141159549 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1498141165263 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1498141165313 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1498141165315 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1498141165370 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1498141165525 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1498141165526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1498141165526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1498141165526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1498141165526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1498141165526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1498141165526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1498141165526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1498141165526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1498141165526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1498141165526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1498141165526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1498141165526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1498141165526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1498141165526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1498141165526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1498141165526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1498141165526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1498141165526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1498141165526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1498141165526 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1498141165526 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1498141165528 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1498141165611 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1498141169982 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Packed 10 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1498141170007 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1498141170007 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1498141170007 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1498141170007 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O Output Buffer " "Packed 52 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1498141170007 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "82 " "Created 82 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1498141170007 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1498141170007 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "LogicalStep:u0\|LogicalStep_altpll_0:altpll_0\|LogicalStep_altpll_0_altpll_5ag2:sd1\|pll7 compensate_clock 0 " "PLL \"LogicalStep:u0\|LogicalStep_altpll_0:altpll_0\|LogicalStep_altpll_0_altpll_5ag2:sd1\|pll7\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" 151 -1 0 } } { "LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" 277 0 0 } } { "LogicalStep/synthesis/LogicalStep.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/LogicalStep.v" 211 0 0 } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 133 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1498141179722 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "LogicalStep:u0\|LogicalStep_altpll_0:altpll_0\|LogicalStep_altpll_0_altpll_5ag2:sd1\|pll7 clk\[0\] sdram_clk~output " "PLL \"LogicalStep:u0\|LogicalStep_altpll_0:altpll_0\|LogicalStep_altpll_0_altpll_5ag2:sd1\|pll7\" output port clk\[0\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" 151 -1 0 } } { "LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/submodules/LogicalStep_altpll_0.v" 277 0 0 } } { "LogicalStep/synthesis/LogicalStep.v" "" { Text "C:/LogicalStepSVN/LogicalStep/synthesis/LogicalStep.v" 211 0 0 } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 133 0 0 } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 70 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1498141179724 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:34 " "Fitter preparation operations ending: elapsed time is 00:00:34" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498141180346 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1498141180389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1498141185164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498141192199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1498141192422 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1498141199555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498141199556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1498141203135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "22 " "Router estimated average interconnect usage is 22% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "39 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "C:/LogicalStepSVN/" { { 1 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1498141209499 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1498141209499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1498141211194 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1498141211194 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1498141211194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498141211197 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.74 " "Total time spent on timing analysis during the Fitter is 1.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1498141211655 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498141212007 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498141220826 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498141220947 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498141227913 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:21 " "Fitter post-fit operations ending: elapsed time is 00:00:21" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498141232503 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1498141240772 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "47 MAX 10 " "47 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_dat3 3.3-V LVCMOS 135 " "Pin sd_dat3 uses I/O standard 3.3-V LVCMOS at 135" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sd_dat3 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat3" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 756 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_d\[0\] 3.3-V LVCMOS 47 " "Pin lcd_d\[0\] uses I/O standard 3.3-V LVCMOS at 47" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { lcd_d[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[0\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 668 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_d\[1\] 3.3-V LVCMOS 60 " "Pin lcd_d\[1\] uses I/O standard 3.3-V LVCMOS at 60" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { lcd_d[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[1\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 669 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_d\[2\] 3.3-V LVCMOS 59 " "Pin lcd_d\[2\] uses I/O standard 3.3-V LVCMOS at 59" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { lcd_d[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[2\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 670 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_d\[3\] 3.3-V LVCMOS 58 " "Pin lcd_d\[3\] uses I/O standard 3.3-V LVCMOS at 58" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { lcd_d[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[3\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 671 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_d\[4\] 3.3-V LVCMOS 57 " "Pin lcd_d\[4\] uses I/O standard 3.3-V LVCMOS at 57" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { lcd_d[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[4\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 672 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_d\[5\] 3.3-V LVCMOS 56 " "Pin lcd_d\[5\] uses I/O standard 3.3-V LVCMOS at 56" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { lcd_d[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[5\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 673 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_d\[6\] 3.3-V LVCMOS 55 " "Pin lcd_d\[6\] uses I/O standard 3.3-V LVCMOS at 55" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { lcd_d[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[6\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 674 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_d\[7\] 3.3-V LVCMOS 54 " "Pin lcd_d\[7\] uses I/O standard 3.3-V LVCMOS at 54" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { lcd_d[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[7\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 675 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "aud_sda 3.3-V LVCMOS 93 " "Pin aud_sda uses I/O standard 3.3-V LVCMOS at 93" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { aud_sda } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_sda" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 745 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_cmd 3.3-V LVCMOS 132 " "Pin sd_cmd uses I/O standard 3.3-V LVCMOS at 132" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sd_cmd } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_cmd" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 754 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_dat0 3.3-V LVCMOS 130 " "Pin sd_dat0 uses I/O standard 3.3-V LVCMOS at 130" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sd_dat0 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat0" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 757 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[0\] 3.3-V LVCMOS 110 " "Pin sdram_dq\[0\] uses I/O standard 3.3-V LVCMOS at 110" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sdram_dq[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 719 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[1\] 3.3-V LVCMOS 111 " "Pin sdram_dq\[1\] uses I/O standard 3.3-V LVCMOS at 111" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sdram_dq[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 720 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[2\] 3.3-V LVCMOS 106 " "Pin sdram_dq\[2\] uses I/O standard 3.3-V LVCMOS at 106" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sdram_dq[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 721 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[3\] 3.3-V LVCMOS 102 " "Pin sdram_dq\[3\] uses I/O standard 3.3-V LVCMOS at 102" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sdram_dq[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 722 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[4\] 3.3-V LVCMOS 101 " "Pin sdram_dq\[4\] uses I/O standard 3.3-V LVCMOS at 101" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sdram_dq[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 723 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[5\] 3.3-V LVCMOS 98 " "Pin sdram_dq\[5\] uses I/O standard 3.3-V LVCMOS at 98" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sdram_dq[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 724 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[6\] 3.3-V LVCMOS 96 " "Pin sdram_dq\[6\] uses I/O standard 3.3-V LVCMOS at 96" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sdram_dq[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 725 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[7\] 3.3-V LVCMOS 92 " "Pin sdram_dq\[7\] uses I/O standard 3.3-V LVCMOS at 92" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sdram_dq[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 726 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[8\] 3.3-V LVCMOS 97 " "Pin sdram_dq\[8\] uses I/O standard 3.3-V LVCMOS at 97" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sdram_dq[8] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 727 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[9\] 3.3-V LVCMOS 99 " "Pin sdram_dq\[9\] uses I/O standard 3.3-V LVCMOS at 99" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sdram_dq[9] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 728 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[10\] 3.3-V LVCMOS 100 " "Pin sdram_dq\[10\] uses I/O standard 3.3-V LVCMOS at 100" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sdram_dq[10] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 729 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[11\] 3.3-V LVCMOS 112 " "Pin sdram_dq\[11\] uses I/O standard 3.3-V LVCMOS at 112" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sdram_dq[11] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 730 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[12\] 3.3-V LVCMOS 113 " "Pin sdram_dq\[12\] uses I/O standard 3.3-V LVCMOS at 113" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sdram_dq[12] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 731 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[13\] 3.3-V LVCMOS 114 " "Pin sdram_dq\[13\] uses I/O standard 3.3-V LVCMOS at 114" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sdram_dq[13] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 732 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[14\] 3.3-V LVCMOS 118 " "Pin sdram_dq\[14\] uses I/O standard 3.3-V LVCMOS at 118" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sdram_dq[14] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 733 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[15\] 3.3-V LVCMOS 119 " "Pin sdram_dq\[15\] uses I/O standard 3.3-V LVCMOS at 119" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sdram_dq[15] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 734 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clkin_50 3.3-V LVCMOS 29 " "Pin clkin_50 uses I/O standard 3.3-V LVCMOS at 29" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin_50" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 738 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "aud_dac_lrck 3.3-V LVCMOS 24 " "Pin aud_dac_lrck uses I/O standard 3.3-V LVCMOS at 24" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { aud_dac_lrck } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_dac_lrck" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 749 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "aud_bclk 3.3-V LVCMOS 26 " "Pin aud_bclk uses I/O standard 3.3-V LVCMOS at 26" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { aud_bclk } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_bclk" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 747 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[1\] 3.3-V LVCMOS 45 " "Pin pb\[1\] uses I/O standard 3.3-V LVCMOS at 45" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[1\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 693 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[0\] 3.3-V LVCMOS 46 " "Pin pb\[0\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[0\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 692 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[3\] 3.3-V LVCMOS 43 " "Pin pb\[3\] uses I/O standard 3.3-V LVCMOS at 43" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[3\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 695 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[2\] 3.3-V LVCMOS 44 " "Pin pb\[2\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[2\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 694 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS at 141" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 691 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[6\] 3.3-V LVCMOS 39 " "Pin sw\[6\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 690 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS at 6" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 689 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS at 8" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 688 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS at 11" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 687 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS at 14" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 686 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS at 13" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 685 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[0\] 3.3-V LVCMOS 30 " "Pin sw\[0\] uses I/O standard 3.3-V LVCMOS at 30" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 684 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVCMOS 32 " "Pin rst_n uses I/O standard 3.3-V LVCMOS at 32" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 737 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "aud_adc_lrck 3.3-V LVCMOS 21 " "Pin aud_adc_lrck uses I/O standard 3.3-V LVCMOS at 21" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { aud_adc_lrck } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_lrck" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 751 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "aud_adc_dat 3.3-V LVCMOS 22 " "Pin aud_adc_dat uses I/O standard 3.3-V LVCMOS at 22" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { aud_adc_dat } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_dat" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 750 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "uart_rx 3.3-V LVCMOS 127 " "Pin uart_rx uses I/O standard 3.3-V LVCMOS at 127" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { uart_rx } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rx" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 752 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1498141240983 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1498141240983 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[2\] 3.3-V LVCMOS 17 " "Pin leds\[2\] uses I/O standard 3.3-V LVCMOS located at 17 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240997 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[3\] 3.3-V LVCMOS 12 " "Pin leds\[3\] uses I/O standard 3.3-V LVCMOS located at 12 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240997 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[4\] 3.3-V LVCMOS 10 " "Pin leds\[4\] uses I/O standard 3.3-V LVCMOS located at 10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240997 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[5\] 3.3-V LVCMOS 7 " "Pin leds\[5\] uses I/O standard 3.3-V LVCMOS located at 7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240997 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[0\] 3.3-V LVCMOS 123 " "Pin seg7_data\[0\] uses I/O standard 3.3-V LVCMOS located at 123 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240997 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[1\] 3.3-V LVCMOS 138 " "Pin seg7_data\[1\] uses I/O standard 3.3-V LVCMOS located at 138 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240998 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[2\] 3.3-V LVCMOS 140 " "Pin seg7_data\[2\] uses I/O standard 3.3-V LVCMOS located at 140 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240998 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[4\] 3.3-V LVCMOS 121 " "Pin seg7_data\[4\] uses I/O standard 3.3-V LVCMOS located at 121 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240998 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[5\] 3.3-V LVCMOS 134 " "Pin seg7_data\[5\] uses I/O standard 3.3-V LVCMOS located at 134 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240998 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[6\] 3.3-V LVCMOS 136 " "Pin seg7_data\[6\] uses I/O standard 3.3-V LVCMOS located at 136 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240998 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[7\] 3.3-V LVCMOS 126 " "Pin seg7_data\[7\] uses I/O standard 3.3-V LVCMOS located at 126 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240998 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char1 3.3-V LVCMOS 122 " "Pin seg7_char1 uses I/O standard 3.3-V LVCMOS located at 122 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240998 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char2 3.3-V LVCMOS 120 " "Pin seg7_char2 uses I/O standard 3.3-V LVCMOS located at 120 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240998 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "aud_scl 3.3-V LVCMOS 15 " "Pin aud_scl uses I/O standard 3.3-V LVCMOS located at 15 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240998 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "aud_dac_dat 3.3-V LVCMOS 25 " "Pin aud_dac_dat uses I/O standard 3.3-V LVCMOS located at 25 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240998 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "uart_tx 3.3-V LVCMOS 124 " "Pin uart_tx uses I/O standard 3.3-V LVCMOS located at 124 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240999 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sd_clk 3.3-V LVCMOS 131 " "Pin sd_clk uses I/O standard 3.3-V LVCMOS located at 131 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240999 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sd_dat3 3.3-V LVCMOS 135 " "Pin sd_dat3 uses I/O standard 3.3-V LVCMOS located at 135 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240999 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sd_cmd 3.3-V LVCMOS 132 " "Pin sd_cmd uses I/O standard 3.3-V LVCMOS located at 132 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240999 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sd_dat0 3.3-V LVCMOS 130 " "Pin sd_dat0 uses I/O standard 3.3-V LVCMOS located at 130 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240999 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "aud_dac_lrck 3.3-V LVCMOS 24 " "Pin aud_dac_lrck uses I/O standard 3.3-V LVCMOS located at 24 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240999 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS located at 141 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240999 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS located at 6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240999 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS located at 8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240999 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS located at 11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240999 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS located at 14 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240999 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS located at 13 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240999 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "aud_adc_lrck 3.3-V LVCMOS 21 " "Pin aud_adc_lrck uses I/O standard 3.3-V LVCMOS located at 21 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240999 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "aud_adc_dat 3.3-V LVCMOS 22 " "Pin aud_adc_dat uses I/O standard 3.3-V LVCMOS located at 22 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141240999 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "uart_rx 3.3-V LVCMOS 127 " "Pin uart_rx uses I/O standard 3.3-V LVCMOS located at 127 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1498141241000 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sd_dat3 a permanently disabled " "Pin sd_dat3 has a permanently disabled output enable" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sd_dat3 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat3" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 756 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1498141241000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sd_cmd a permanently enabled " "Pin sd_cmd has a permanently enabled output enable" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sd_cmd } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_cmd" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 754 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1498141241000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sd_dat0 a permanently disabled " "Pin sd_dat0 has a permanently disabled output enable" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sd_dat0 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat0" } } } } { "LogicalStep_top.v" "" { Text "C:/LogicalStepSVN/LogicalStep_top.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/LogicalStepSVN/" { { 0 { 0 ""} 0 757 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1498141241000 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1498141241000 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/LogicalStepSVN/output_files/LogicalStep_top.fit.smsg " "Generated suppressed messages file C:/LogicalStepSVN/output_files/LogicalStep_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1498141242599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 48 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1497 " "Peak virtual memory: 1497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498141247898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 22 10:20:47 2017 " "Processing ended: Thu Jun 22 10:20:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498141247898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498141247898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:55 " "Total CPU time (on all processors): 00:01:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498141247898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1498141247898 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1498141258401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498141258403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 22 10:20:57 2017 " "Processing started: Thu Jun 22 10:20:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498141258403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1498141258403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LogicalStep -c LogicalStep_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LogicalStep -c LogicalStep_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1498141258403 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1498141262057 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1498141262159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "776 " "Peak virtual memory: 776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498141263058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 22 10:21:03 2017 " "Processing ended: Thu Jun 22 10:21:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498141263058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498141263058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498141263058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1498141263058 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1498141273391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498141273393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 22 10:21:12 2017 " "Processing started: Thu Jun 22 10:21:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498141273393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1498141273393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off LogicalStep -c LogicalStep_top " "Command: quartus_pow --read_settings_files=off --write_settings_files=off LogicalStep -c LogicalStep_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1498141273393 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1498141274755 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1498141274755 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1498141276818 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "PowerPlay Power Analyzer" 0 -1 1498141276818 ""}
{ "Info" "ISTA_SDC_FOUND" "LogicalStep/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'LogicalStep/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1498141276950 ""}
{ "Info" "ISTA_SDC_FOUND" "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1498141276975 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkin_50 " "Node: clkin_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|d_address_tag_field\[13\] clkin_50 " "Register LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|d_address_tag_field\[13\] is being clocked by clkin_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1498141277068 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1498141277068 "|LogicalStep_top|clkin_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498141277070 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "PowerPlay Power Analyzer" 0 -1 1498141277070 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1498141277251 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1498141277251 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1498141277251 ""}  } {  } 0 332056 "%1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1498141277251 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1498141277252 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1498141277252 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1498141277252 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "PowerPlay Power Analyzer" 0 -1 1498141277252 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1498141277438 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1498141277486 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1498141277706 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "PowerPlay Power Analyzer" 0 -1 1498141278001 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1498141278239 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1498141289364 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.064 millions of transitions / sec " "Average toggle rate for this design is 0.064 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1498141293236 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "175.67 mW " "Total thermal power estimate for the design is 175.67 mW" {  } { { "c:/software/altera/15.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/software/altera/15.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1498141293735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 10 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "930 " "Peak virtual memory: 930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498141294481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 22 10:21:34 2017 " "Processing ended: Thu Jun 22 10:21:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498141294481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498141294481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498141294481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1498141294481 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "PowerPlay Power Analyzer" 0 -1 1498141305285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498141305288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 22 10:21:43 2017 " "Processing started: Thu Jun 22 10:21:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498141305288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498141305288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LogicalStep -c LogicalStep_top " "Command: quartus_sta LogicalStep -c LogicalStep_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498141305289 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1498141305776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498141307078 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498141307180 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498141307180 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1498141308605 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498141308605 ""}
{ "Info" "ISTA_SDC_FOUND" "LogicalStep/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'LogicalStep/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498141308822 ""}
{ "Info" "ISTA_SDC_FOUND" "LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'LogicalStep/synthesis/submodules/LogicalStep_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498141308941 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkin_50 " "Node: clkin_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|d_address_tag_field\[13\] clkin_50 " "Register LogicalStep:u0\|LogicalStep_nios2_gen2_0:nios2_gen2_0\|LogicalStep_nios2_gen2_0_cpu:cpu\|d_address_tag_field\[13\] is being clocked by clkin_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1498141309072 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498141309072 "|LogicalStep_top|clkin_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498141309183 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498141309183 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1498141309360 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1498141309360 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1498141309360 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498141309360 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1498141309361 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1498141309361 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1498141309361 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498141309361 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1498141309367 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1498141309449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.439 " "Worst-case setup slack is 45.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498141309468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498141309468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.439               0.000 altera_reserved_tck  " "   45.439               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498141309468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498141309468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498141309485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498141309485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 altera_reserved_tck  " "    0.360               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498141309485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498141309485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 46.852 " "Worst-case recovery slack is 46.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498141309501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498141309501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.852               0.000 altera_reserved_tck  " "   46.852               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498141309501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498141309501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.458 " "Worst-case removal slack is 1.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498141309515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498141309515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.458               0.000 altera_reserved_tck  " "    1.458               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498141309515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498141309515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.616 " "Worst-case minimum pulse width slack is 49.616" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498141309528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498141309528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.616               0.000 altera_reserved_tck  " "   49.616               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498141309528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498141309528 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498141309592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498141309592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498141309592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498141309592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498141309592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.308 ns " "Worst Case Available Settling Time: 197.308 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498141309592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498141309592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498141309592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498141309592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498141309592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498141309592 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498141309592 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498141310521 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498141310526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "843 " "Peak virtual memory: 843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498141310924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 22 10:21:50 2017 " "Processing ended: Thu Jun 22 10:21:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498141310924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498141310924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498141310924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498141310924 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498141320322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498141320324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 22 10:21:59 2017 " "Processing started: Thu Jun 22 10:21:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498141320324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1498141320324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LogicalStep -c LogicalStep_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LogicalStep -c LogicalStep_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1498141320324 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1498141323326 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LogicalStep_top.vho C:/LogicalStepSVN/simulation/modelsim/ simulation " "Generated file LogicalStep_top.vho in folder \"C:/LogicalStepSVN/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1498141326117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "791 " "Peak virtual memory: 791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498141327206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 22 10:22:07 2017 " "Processing ended: Thu Jun 22 10:22:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498141327206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498141327206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498141327206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1498141327206 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 95 s " "Quartus Prime Full Compilation was successful. 0 errors, 95 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1498141328133 ""}
