Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:14:50 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200/post_place_timing_summary.rpt
| Design       : or1200_flat
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[16] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[17] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[18] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[19] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[20] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[21] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[22] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[23] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[24] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[25] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[26] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[27] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[28] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[29] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[30] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[31] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_addr[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_read (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: du_write (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_ctrl/spr_addrimm_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_ctrl/spr_addrimm_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_ctrl/spr_addrimm_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_ctrl/spr_addrimm_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_ctrl/spr_addrimm_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_ctrl/spr_addrimm_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_ctrl/spr_addrimm_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_ctrl/spr_addrimm_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_ctrl/spr_addrimm_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_ctrl/spr_addrimm_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_ctrl/spr_addrimm_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_ctrl/spr_addrimm_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: or1200_operandmuxes/operand_a_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 368 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 379 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.527        0.000                      0                 2111        0.153        0.000                      0                 2111        3.950        0.000                       0                   847  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.527        0.000                      0                 2111        0.153        0.000                      0                 2111        3.950        0.000                       0                   847  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.432ns  (logic 7.200ns (76.336%)  route 2.232ns (23.664%))
  Logic Levels:           22  (CARRY4=16 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=846, unset)          0.704     0.704    or1200_operandmuxes/clk
    SLICE_X26Y3          FDRE                                         r  or1200_operandmuxes/operand_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y3          FDRE (Prop_fdre_C_Q)         0.393     1.097 f  or1200_operandmuxes/operand_b_reg[2]/Q
                         net (fo=29, estimated)       0.680     1.777    or1200_operandmuxes/Q[2]
    SLICE_X16Y1          LUT1 (Prop_lut1_I0_O)        0.097     1.874 r  or1200_operandmuxes/mul_prod_i_76/O
                         net (fo=1, routed)           0.000     1.874    or1200_operandmuxes/or1200_alu/p_0_in[2]
    SLICE_X16Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.276 r  or1200_operandmuxes/mul_prod_i_44/CO[3]
                         net (fo=1, estimated)        0.000     2.276    or1200_operandmuxes/mul_prod_i_44_n_0
    SLICE_X16Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.368 r  or1200_operandmuxes/mul_prod_i_43/CO[3]
                         net (fo=1, estimated)        0.000     2.368    or1200_operandmuxes/mul_prod_i_43_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.460 r  or1200_operandmuxes/mul_prod_i_42/CO[3]
                         net (fo=1, estimated)        0.000     2.460    or1200_operandmuxes/mul_prod_i_42_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     2.640 r  or1200_operandmuxes/mul_prod_i_40/O[2]
                         net (fo=2, estimated)        0.330     2.970    or1200_ctrl/y0[14]
    SLICE_X21Y4          LUT4 (Prop_lut4_I1_O)        0.217     3.187 r  or1200_ctrl/mul_prod_i_17/O
                         net (fo=2, estimated)        0.378     3.565    or1200_mult_mac/y[15]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      2.838     6.403 r  or1200_mult_mac/mul_prod__1/PCOUT[47]
                         net (fo=1, estimated)        0.000     6.403    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     7.510 r  or1200_mult_mac/mul_prod__2/P[0]
                         net (fo=2, estimated)        0.537     8.047    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X19Y0          LUT2 (Prop_lut2_I0_O)        0.097     8.144 r  or1200_mult_mac/mul_prod_r[19]_i_6/O
                         net (fo=1, routed)           0.000     8.144    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X19Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.556 r  or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     8.556    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X19Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.645 r  or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     8.645    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.734 r  or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     8.734    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.823 r  or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     8.823    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.912 r  or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     8.912    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X19Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.001 r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     9.001    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.090 r  or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     9.090    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.179 r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     9.179    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.268 r  or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     9.268    or1200_mult_mac/mul_prod_r_reg[51]_i_2_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.357 r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     9.357    or1200_mult_mac/mul_prod_r_reg[55]_i_2_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.446 r  or1200_mult_mac/mul_prod_r_reg[59]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     9.446    or1200_mult_mac/mul_prod_r_reg[59]_i_2_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.605 r  or1200_mult_mac/mul_prod_r_reg[63]_i_4/O[0]
                         net (fo=1, estimated)        0.307     9.912    or1200_mult_mac/mul_prod__3[60]
    SLICE_X17Y11         LUT6 (Prop_lut6_I0_O)        0.224    10.136 r  or1200_mult_mac/mul_prod_r[60]_i_1/O
                         net (fo=1, routed)           0.000    10.136    or1200_mult_mac/p_1_in[60]
    SLICE_X17Y11         FDRE                                         r  or1200_mult_mac/mul_prod_r_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=846, unset)          0.669    10.669    or1200_mult_mac/clk
    SLICE_X17Y11         FDRE                                         r  or1200_mult_mac/mul_prod_r_reg[60]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X17Y11         FDRE (Setup_fdre_C_D)        0.030    10.663    or1200_mult_mac/mul_prod_r_reg[60]
  -------------------------------------------------------------------
                         required time                         10.663    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                  0.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 or1200_if/insn_saved_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            or1200_ctrl/id_insn_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.030%)  route 0.109ns (36.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=846, unset)          0.411     0.411    or1200_if/clk
    SLICE_X51Y11         FDRE                                         r  or1200_if/insn_saved_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  or1200_if/insn_saved_reg[15]/Q
                         net (fo=1, estimated)        0.109     0.661    or1200_if/insn_saved[15]
    SLICE_X50Y11         LUT5 (Prop_lut5_I3_O)        0.045     0.706 r  or1200_if/id_insn[15]_i_1/O
                         net (fo=1, routed)           0.000     0.706    or1200_ctrl/id_insn_reg[25]_0[15]
    SLICE_X50Y11         FDRE                                         r  or1200_ctrl/id_insn_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=846, unset)          0.432     0.432    or1200_ctrl/clk
    SLICE_X50Y11         FDRE                                         r  or1200_ctrl/id_insn_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y11         FDRE (Hold_fdre_C_D)         0.120     0.552    or1200_ctrl/id_insn_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X25Y4  or1200_ctrl/alu_op_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X38Y1  or1200_rf/rf_a/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X38Y1  or1200_rf/rf_a/ram_reg_0_7_0_5/RAMA/CLK



