# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project apb_fifo_i2c
# Compile of top_tb.v was successful.
# Compile of top.v failed with 1 errors.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v failed with 2 errors.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# 8 compiles, 2 failed with 3 errors.
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# 8 compiles, 0 failed with no errors.
vsim work.top_level_tb -voptargs=+acc
# vsim work.top_level_tb -voptargs="+acc" 
# Start time: 14:39:45 on Feb 28,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.top_level_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'read_address_input'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/dut/fifomem File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/top.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'read_address_output'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(73).
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/dut/read_pointer_empty File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/top.v Line: 75
add wave -position insertpoint sim:/top_level_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 3348
#           Attempting to use alternate WLF file "./wlftiqk49i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftiqk49i
add wave -position insertpoint sim:/top_level_tb/dut/fifomem/*
add wave -position insertpoint sim:/top_level_tb/dut/i2c_controller/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v(86)
#    Time: 2290 ns  Iteration: 0  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v line 86
add wave -position insertpoint sim:/top_level_tb/dut/apb/*
add wave -position insertpoint sim:/top_level_tb/dut/i2c_controller/*
add wave -position insertpoint sim:/top_level_tb/dut/fifomem/*
add wave -position insertpoint sim:/top_level_tb/dut/write_pointer_full/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.top_level_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'read_address_input'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/dut/fifomem File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/top.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'read_address_output'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(73).
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/dut/read_pointer_empty File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/top.v Line: 75
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v(86)
#    Time: 2290 ns  Iteration: 0  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v line 86
add wave -position insertpoint sim:/top_level_tb/dut/apb/*
add wave -position insertpoint sim:/top_level_tb/dut/i2c_controller/*
add wave -position insertpoint sim:/top_level_tb/dut/fifomem/*
add wave -position insertpoint sim:/top_level_tb/dut/read_pointer_empty/*
add wave -position insertpoint sim:/top_level_tb/dut/write_pointer_full/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.top_level_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'read_address_input'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/dut/fifomem File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/top.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'read_address_output'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(73).
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/dut/read_pointer_empty File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/top.v Line: 75
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v(86)
#    Time: 2290 ns  Iteration: 0  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v line 86
# Causality operation skipped due to absence of debug database file
quit -sim
# End time: 14:56:40 on Feb 28,2024, Elapsed time: 0:16:55
# Errors: 0, Warnings: 1
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top_level_tb
# vsim -voptargs="+acc" work.top_level_tb 
# Start time: 14:56:46 on Feb 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_level_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'read_address_input'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/dut/fifomem File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/top.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'read_address_output'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(73).
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/dut/read_pointer_empty File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/top.v Line: 75
add wave -position insertpoint sim:/top_level_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 3348
#           Attempting to use alternate WLF file "./wlft61mv3a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft61mv3a
add wave -position insertpoint sim:/top_level_tb/dut/i2c_controller/*
add wave -position insertpoint sim:/top_level_tb/dut/fifomem/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v(86)
#    Time: 2290 ns  Iteration: 0  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v line 86
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# 8 compiles, 0 failed with no errors.
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# 8 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_level_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'read_address_input'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/dut/fifomem File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/top.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'read_address_output'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(73).
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/dut/read_pointer_empty File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/top.v Line: 75
# Warning in wave window restart: (vish-4014) No objects found matching '/top_level_tb/dut/apb/ack'. 
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v(86)
#    Time: 2290 ns  Iteration: 0  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v line 86
quit -sim
# End time: 15:07:09 on Feb 28,2024, Elapsed time: 0:10:23
# Errors: 1, Warnings: 0
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v failed with 4 errors.
# 8 compiles, 1 failed with 4 errors.
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v failed with 1 errors.
# 8 compiles, 1 failed with 1 error.
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top_level_tb
# vsim -voptargs="+acc" work.top_level_tb 
# Start time: 15:08:12 on Feb 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_level_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'read_address_input'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/dut/fifomem File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/top.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'read_address_output'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(73).
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/dut/read_pointer_empty File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/top.v Line: 75
add wave -position insertpoint sim:/top_level_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 3348
#           Attempting to use alternate WLF file "./wlft56nb3j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft56nb3j
add wave -position insertpoint sim:/top_level_tb/dut/i2c_controller/*
add wave -position insertpoint sim:/top_level_tb/dut/fifomem/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v(86)
#    Time: 2290 ns  Iteration: 0  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v line 86
quit -sim
# End time: 15:13:05 on Feb 28,2024, Elapsed time: 0:04:53
# Errors: 0, Warnings: 4
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top_level_tb
# vsim -voptargs="+acc" work.top_level_tb 
# Start time: 15:15:03 on Feb 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_level_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'read_address_input'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/dut/fifomem File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/top.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'read_address_output'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(73).
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/dut/read_pointer_empty File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/top.v Line: 75
add wave -position insertpoint sim:/top_level_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 3348
#           Attempting to use alternate WLF file "./wlftqhyxq8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqhyxq8
add wave -position insertpoint sim:/top_level_tb/dut/i2c_controller/*
add wave -position insertpoint sim:/top_level_tb/dut/fifomem/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v(86)
#    Time: 2290 ns  Iteration: 0  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v line 86
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.top_level_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'read_address_input'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/dut/fifomem File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/top.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'read_address_output'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(73).
#    Time: 0 ns  Iteration: 0  Instance: /top_level_tb/dut/read_pointer_empty File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/top.v Line: 75
add wave -position insertpoint sim:/top_level_tb/dut/read_pointer_empty/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v(86)
#    Time: 2290 ns  Iteration: 0  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v line 86
quit -sim
# End time: 15:17:30 on Feb 28,2024, Elapsed time: 0:02:27
# Errors: 0, Warnings: 0
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top_level_tb
# vsim -voptargs="+acc" work.top_level_tb 
# Start time: 15:17:37 on Feb 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_level_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/top_level_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 3348
#           Attempting to use alternate WLF file "./wlftden97x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftden97x
add wave -position insertpoint sim:/top_level_tb/dut/i2c_controller/*
add wave -position insertpoint sim:/top_level_tb/dut/fifomem/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v(86)
#    Time: 2290 ns  Iteration: 0  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v line 86
quit -sim
# End time: 15:23:08 on Feb 28,2024, Elapsed time: 0:05:31
# Errors: 0, Warnings: 2
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v failed with 2 errors.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# 8 compiles, 1 failed with 2 errors.
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v failed with 3 errors.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# 8 compiles, 1 failed with 3 errors.
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# 8 compiles, 0 failed with no errors.
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top_level_tb
# vsim -voptargs="+acc" work.top_level_tb 
# Start time: 15:32:11 on Feb 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_level_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/top_level_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 3348
#           Attempting to use alternate WLF file "./wlft22kafz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft22kafz
add wave -position insertpoint sim:/top_level_tb/dut/i2c_controller/*
add wave -position insertpoint sim:/top_level_tb/dut/fifomem/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v(86)
#    Time: 2290 ns  Iteration: 0  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v line 86
quit -sim
# End time: 15:34:47 on Feb 28,2024, Elapsed time: 0:02:36
# Errors: 0, Warnings: 2
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top_level_tb
# vsim -voptargs="+acc" work.top_level_tb 
# Start time: 15:36:00 on Feb 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_level_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/top_level_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 3348
#           Attempting to use alternate WLF file "./wlft775kez".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft775kez
add wave -position insertpoint sim:/top_level_tb/dut/i2c_controller/*
add wave -position insertpoint sim:/top_level_tb/dut/fifomem/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v(88)
#    Time: 1600 ns  Iteration: 0  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v line 88
quit -sim
# End time: 15:39:29 on Feb 28,2024, Elapsed time: 0:03:29
# Errors: 0, Warnings: 2
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top_level_tb
# vsim -voptargs="+acc" work.top_level_tb 
# Start time: 15:39:41 on Feb 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_level_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/top_level_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 3348
#           Attempting to use alternate WLF file "./wlftvfj0d5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvfj0d5
add wave -position insertpoint sim:/top_level_tb/dut/i2c_controller/*
add wave -position insertpoint sim:/top_level_tb/dut/fifomem/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v(86)
#    Time: 1590 ns  Iteration: 0  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v line 86
quit -sim
# End time: 15:55:44 on Feb 28,2024, Elapsed time: 0:16:03
# Errors: 0, Warnings: 2
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top_level_tb
# vsim -voptargs="+acc" work.top_level_tb 
# Start time: 15:55:51 on Feb 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_level_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/top_level_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 3348
#           Attempting to use alternate WLF file "./wlftw0dmk3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw0dmk3
add wave -position insertpoint sim:/top_level_tb/dut/i2c_controller/*
add wave -position insertpoint sim:/top_level_tb/dut/fifomem/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v(86)
#    Time: 1590 ns  Iteration: 0  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v line 86
quit -sim
# End time: 15:58:28 on Feb 28,2024, Elapsed time: 0:02:37
# Errors: 0, Warnings: 2
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top_level_tb
# vsim -voptargs="+acc" work.top_level_tb 
# Start time: 15:58:38 on Feb 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_level_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/top_level_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 3348
#           Attempting to use alternate WLF file "./wlftyvjft6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyvjft6
add wave -position insertpoint sim:/top_level_tb/dut/i2c_controller/*
add wave -position insertpoint sim:/top_level_tb/dut/fifomem/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v(86)
#    Time: 1590 ns  Iteration: 0  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v line 86
quit -sim
# End time: 16:04:32 on Feb 28,2024, Elapsed time: 0:05:54
# Errors: 0, Warnings: 2
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top_level_tb
# vsim -voptargs="+acc" work.top_level_tb 
# Start time: 16:04:41 on Feb 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_level_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/top_level_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 3348
#           Attempting to use alternate WLF file "./wlftiri1a2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftiri1a2
add wave -position insertpoint sim:/top_level_tb/dut/i2c_controller/*
add wave -position insertpoint sim:/top_level_tb/dut/fifomem/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v(86)
#    Time: 1590 ns  Iteration: 0  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v line 86
run -all
# Break key hit
# Break in Module top_level_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v line 38
quit -sim
# End time: 16:05:16 on Feb 28,2024, Elapsed time: 0:00:35
# Errors: 0, Warnings: 2
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# 8 compiles, 0 failed with no errors.
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top_level_tb
# vsim -voptargs="+acc" work.top_level_tb 
# Start time: 16:06:13 on Feb 28,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.top_level_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/top_level_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 3348
#           Attempting to use alternate WLF file "./wlftnbsvaj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnbsvaj
add wave -position insertpoint sim:/top_level_tb/dut/i2c_controller/*
add wave -position insertpoint sim:/top_level_tb/dut/fifomem/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v(86)
#    Time: 1590 ns  Iteration: 0  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v line 86
quit -sim
# End time: 16:08:25 on Feb 28,2024, Elapsed time: 0:02:12
# Errors: 0, Warnings: 2
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top_level_tb
# vsim -voptargs="+acc" work.top_level_tb 
# Start time: 16:08:31 on Feb 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_level_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/top_level_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 3348
#           Attempting to use alternate WLF file "./wlft509x3d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft509x3d
add wave -position insertpoint sim:/top_level_tb/dut/i2c_controller/*
add wave -position insertpoint sim:/top_level_tb/dut/fifomem/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v(86)
#    Time: 1590 ns  Iteration: 0  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v line 86
quit -sim
# End time: 16:15:26 on Feb 28,2024, Elapsed time: 0:06:55
# Errors: 0, Warnings: 2
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v failed with 2 errors.
# 8 compiles, 1 failed with 2 errors.
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top_level_tb
# vsim -voptargs="+acc" work.top_level_tb 
# Start time: 16:15:57 on Feb 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_level_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/top_level_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 3348
#           Attempting to use alternate WLF file "./wlft0bt31b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0bt31b
add wave -position insertpoint sim:/top_level_tb/dut/i2c_controller/*
add wave -position insertpoint sim:/top_level_tb/dut/fifomem/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v(86)
#    Time: 1590 ns  Iteration: 0  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v line 86
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
quit -sim
# End time: 16:20:53 on Feb 28,2024, Elapsed time: 0:04:56
# Errors: 3, Warnings: 2
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top_level_tb
# vsim -voptargs="+acc" work.top_level_tb 
# Start time: 16:20:59 on Feb 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_level_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/top_level_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 3348
#           Attempting to use alternate WLF file "./wlfta6jcn7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta6jcn7
add wave -position insertpoint sim:/top_level_tb/dut/i2c_controller/*
add wave -position insertpoint sim:/top_level_tb/dut/fifomem/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v(86)
#    Time: 1590 ns  Iteration: 0  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v line 86
quit -sim
# End time: 16:24:55 on Feb 28,2024, Elapsed time: 0:03:56
# Errors: 0, Warnings: 2
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# 8 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top_level_tb
# vsim -voptargs="+acc" work.top_level_tb 
# Start time: 16:25:01 on Feb 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_level_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/top_level_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 3348
#           Attempting to use alternate WLF file "./wlftymhy19".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftymhy19
add wave -position insertpoint sim:/top_level_tb/dut/i2c_controller/*
add wave -position insertpoint sim:/top_level_tb/dut/fifomem/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v(86)
#    Time: 1590 ns  Iteration: 0  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v line 86
quit -sim
# End time: 16:33:21 on Feb 28,2024, Elapsed time: 0:08:20
# Errors: 0, Warnings: 2
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo_rx.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo_rx.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top_level_tb
# vsim -voptargs="+acc" work.top_level_tb 
# Start time: 16:40:23 on Feb 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_level_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.fifo_memory_rx(fast)
# Loading work.read_pointer_empty_rx(fast)
# Loading work.write_pointer_full_rx(fast)
# Loading work.sync_read_to_write_rx(fast)
# Loading work.sync_write_to_read_rx(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/top_level_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 3348
#           Attempting to use alternate WLF file "./wlftjyb4en".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjyb4en
add wave -position insertpoint sim:/top_level_tb/dut/i2c_controller/*
add wave -position insertpoint sim:/top_level_tb/dut/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v(86)
#    Time: 1590 ns  Iteration: 0  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v line 86
quit -sim
# End time: 16:41:15 on Feb 28,2024, Elapsed time: 0:00:52
# Errors: 0, Warnings: 2
# Compile of top_tb.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_to_fifo_top_tb.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo_rx.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top_level_tb
# vsim -voptargs="+acc" work.top_level_tb 
# Start time: 16:46:34 on Feb 28,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.top_level_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.fifo_memory_rx(fast)
# Loading work.read_pointer_empty_rx(fast)
# Loading work.write_pointer_full_rx(fast)
# Loading work.sync_read_to_write_rx(fast)
# Loading work.sync_write_to_read_rx(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
add wave -position insertpoint sim:/top_level_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 3348
#           Attempting to use alternate WLF file "./wlftxqq37k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxqq37k
add wave -position insertpoint sim:/top_level_tb/dut/fifomem/*
add wave -position insertpoint sim:/top_level_tb/dut/i2c_controller/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v(86)
#    Time: 1590 ns  Iteration: 0  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_tb.v line 86
