INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registers'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/ip/RV32I_pipelined_registers_0_0/sim/RV32I_pipelined_registers_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_registers_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ryban/OneDrive/Desktop/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32I_pipelined_wrapper'
