<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>intel_guc_reg.h source code [linux-5.3.1/drivers/gpu/drm/i915/intel_guc_reg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="guc_doorbell_info "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-5.3.1/drivers/gpu/drm/i915/intel_guc_reg.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-5.3.1</a>/<a href='../../..'>drivers</a>/<a href='../..'>gpu</a>/<a href='..'>drm</a>/<a href='./'>i915</a>/<a href='intel_guc_reg.h.html'>intel_guc_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright Â© 2014 Intel Corporation</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="5">5</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="6">6</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="7">7</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="8">8</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="9">9</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * The above copyright notice and this permission notice (including the next</i></td></tr>
<tr><th id="12">12</th><td><i> * paragraph) shall be included in all copies or substantial portions of the</i></td></tr>
<tr><th id="13">13</th><td><i> * Software.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="16">16</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="17">17</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="18">18</th><td><i> * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</i></td></tr>
<tr><th id="19">19</th><td><i> * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING</i></td></tr>
<tr><th id="20">20</th><td><i> * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS</i></td></tr>
<tr><th id="21">21</th><td><i> * IN THE SOFTWARE.</i></td></tr>
<tr><th id="22">22</th><td><i> *</i></td></tr>
<tr><th id="23">23</th><td><i> */</i></td></tr>
<tr><th id="24">24</th><td><u>#<span data-ppcond="24">ifndef</span> <span class="macro" data-ref="_M/_INTEL_GUC_REG_H_">_INTEL_GUC_REG_H_</span></u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/_INTEL_GUC_REG_H_" data-ref="_M/_INTEL_GUC_REG_H_">_INTEL_GUC_REG_H_</dfn></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><i>/* Definitions of GuC H/W registers, bits, etc */</i></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/GUC_STATUS" data-ref="_M/GUC_STATUS">GUC_STATUS</dfn>			_MMIO(0xc000)</u></td></tr>
<tr><th id="30">30</th><td><u>#define   <dfn class="macro" id="_M/GS_RESET_SHIFT" data-ref="_M/GS_RESET_SHIFT">GS_RESET_SHIFT</dfn>		0</u></td></tr>
<tr><th id="31">31</th><td><u>#define   <dfn class="macro" id="_M/GS_MIA_IN_RESET" data-ref="_M/GS_MIA_IN_RESET">GS_MIA_IN_RESET</dfn>		  (0x01 &lt;&lt; GS_RESET_SHIFT)</u></td></tr>
<tr><th id="32">32</th><td><u>#define   <dfn class="macro" id="_M/GS_BOOTROM_SHIFT" data-ref="_M/GS_BOOTROM_SHIFT">GS_BOOTROM_SHIFT</dfn>		1</u></td></tr>
<tr><th id="33">33</th><td><u>#define   <dfn class="macro" id="_M/GS_BOOTROM_MASK" data-ref="_M/GS_BOOTROM_MASK">GS_BOOTROM_MASK</dfn>		  (0x7F &lt;&lt; GS_BOOTROM_SHIFT)</u></td></tr>
<tr><th id="34">34</th><td><u>#define   <dfn class="macro" id="_M/GS_BOOTROM_RSA_FAILED" data-ref="_M/GS_BOOTROM_RSA_FAILED">GS_BOOTROM_RSA_FAILED</dfn>		  (0x50 &lt;&lt; GS_BOOTROM_SHIFT)</u></td></tr>
<tr><th id="35">35</th><td><u>#define   <dfn class="macro" id="_M/GS_BOOTROM_JUMP_PASSED" data-ref="_M/GS_BOOTROM_JUMP_PASSED">GS_BOOTROM_JUMP_PASSED</dfn>	  (0x76 &lt;&lt; GS_BOOTROM_SHIFT)</u></td></tr>
<tr><th id="36">36</th><td><u>#define   <dfn class="macro" id="_M/GS_UKERNEL_SHIFT" data-ref="_M/GS_UKERNEL_SHIFT">GS_UKERNEL_SHIFT</dfn>		8</u></td></tr>
<tr><th id="37">37</th><td><u>#define   <dfn class="macro" id="_M/GS_UKERNEL_MASK" data-ref="_M/GS_UKERNEL_MASK">GS_UKERNEL_MASK</dfn>		  (0xFF &lt;&lt; GS_UKERNEL_SHIFT)</u></td></tr>
<tr><th id="38">38</th><td><u>#define   <dfn class="macro" id="_M/GS_UKERNEL_LAPIC_DONE" data-ref="_M/GS_UKERNEL_LAPIC_DONE">GS_UKERNEL_LAPIC_DONE</dfn>		  (0x30 &lt;&lt; GS_UKERNEL_SHIFT)</u></td></tr>
<tr><th id="39">39</th><td><u>#define   <dfn class="macro" id="_M/GS_UKERNEL_DPC_ERROR" data-ref="_M/GS_UKERNEL_DPC_ERROR">GS_UKERNEL_DPC_ERROR</dfn>		  (0x60 &lt;&lt; GS_UKERNEL_SHIFT)</u></td></tr>
<tr><th id="40">40</th><td><u>#define   <dfn class="macro" id="_M/GS_UKERNEL_READY" data-ref="_M/GS_UKERNEL_READY">GS_UKERNEL_READY</dfn>		  (0xF0 &lt;&lt; GS_UKERNEL_SHIFT)</u></td></tr>
<tr><th id="41">41</th><td><u>#define   <dfn class="macro" id="_M/GS_MIA_SHIFT" data-ref="_M/GS_MIA_SHIFT">GS_MIA_SHIFT</dfn>			16</u></td></tr>
<tr><th id="42">42</th><td><u>#define   <dfn class="macro" id="_M/GS_MIA_MASK" data-ref="_M/GS_MIA_MASK">GS_MIA_MASK</dfn>			  (0x07 &lt;&lt; GS_MIA_SHIFT)</u></td></tr>
<tr><th id="43">43</th><td><u>#define   <dfn class="macro" id="_M/GS_MIA_CORE_STATE" data-ref="_M/GS_MIA_CORE_STATE">GS_MIA_CORE_STATE</dfn>		  (0x01 &lt;&lt; GS_MIA_SHIFT)</u></td></tr>
<tr><th id="44">44</th><td><u>#define   <dfn class="macro" id="_M/GS_MIA_HALT_REQUESTED" data-ref="_M/GS_MIA_HALT_REQUESTED">GS_MIA_HALT_REQUESTED</dfn>		  (0x02 &lt;&lt; GS_MIA_SHIFT)</u></td></tr>
<tr><th id="45">45</th><td><u>#define   <dfn class="macro" id="_M/GS_MIA_ISR_ENTRY" data-ref="_M/GS_MIA_ISR_ENTRY">GS_MIA_ISR_ENTRY</dfn>		  (0x04 &lt;&lt; GS_MIA_SHIFT)</u></td></tr>
<tr><th id="46">46</th><td><u>#define   <dfn class="macro" id="_M/GS_AUTH_STATUS_SHIFT" data-ref="_M/GS_AUTH_STATUS_SHIFT">GS_AUTH_STATUS_SHIFT</dfn>		30</u></td></tr>
<tr><th id="47">47</th><td><u>#define   <dfn class="macro" id="_M/GS_AUTH_STATUS_MASK" data-ref="_M/GS_AUTH_STATUS_MASK">GS_AUTH_STATUS_MASK</dfn>		  (0x03 &lt;&lt; GS_AUTH_STATUS_SHIFT)</u></td></tr>
<tr><th id="48">48</th><td><u>#define   <dfn class="macro" id="_M/GS_AUTH_STATUS_BAD" data-ref="_M/GS_AUTH_STATUS_BAD">GS_AUTH_STATUS_BAD</dfn>		  (0x01 &lt;&lt; GS_AUTH_STATUS_SHIFT)</u></td></tr>
<tr><th id="49">49</th><td><u>#define   <dfn class="macro" id="_M/GS_AUTH_STATUS_GOOD" data-ref="_M/GS_AUTH_STATUS_GOOD">GS_AUTH_STATUS_GOOD</dfn>		  (0x02 &lt;&lt; GS_AUTH_STATUS_SHIFT)</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/SOFT_SCRATCH" data-ref="_M/SOFT_SCRATCH">SOFT_SCRATCH</dfn>(n)			_MMIO(0xc180 + (n) * 4)</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/SOFT_SCRATCH_COUNT" data-ref="_M/SOFT_SCRATCH_COUNT">SOFT_SCRATCH_COUNT</dfn>		16</u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/GEN11_SOFT_SCRATCH" data-ref="_M/GEN11_SOFT_SCRATCH">GEN11_SOFT_SCRATCH</dfn>(n)		_MMIO(0x190240 + (n) * 4)</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/GEN11_SOFT_SCRATCH_COUNT" data-ref="_M/GEN11_SOFT_SCRATCH_COUNT">GEN11_SOFT_SCRATCH_COUNT</dfn>	4</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/UOS_RSA_SCRATCH" data-ref="_M/UOS_RSA_SCRATCH">UOS_RSA_SCRATCH</dfn>(i)		_MMIO(0xc200 + (i) * 4)</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/UOS_RSA_SCRATCH_COUNT" data-ref="_M/UOS_RSA_SCRATCH_COUNT">UOS_RSA_SCRATCH_COUNT</dfn>		64</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/DMA_ADDR_0_LOW" data-ref="_M/DMA_ADDR_0_LOW">DMA_ADDR_0_LOW</dfn>			_MMIO(0xc300)</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/DMA_ADDR_0_HIGH" data-ref="_M/DMA_ADDR_0_HIGH">DMA_ADDR_0_HIGH</dfn>			_MMIO(0xc304)</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/DMA_ADDR_1_LOW" data-ref="_M/DMA_ADDR_1_LOW">DMA_ADDR_1_LOW</dfn>			_MMIO(0xc308)</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/DMA_ADDR_1_HIGH" data-ref="_M/DMA_ADDR_1_HIGH">DMA_ADDR_1_HIGH</dfn>			_MMIO(0xc30c)</u></td></tr>
<tr><th id="64">64</th><td><u>#define   <dfn class="macro" id="_M/DMA_ADDRESS_SPACE_WOPCM" data-ref="_M/DMA_ADDRESS_SPACE_WOPCM">DMA_ADDRESS_SPACE_WOPCM</dfn>	  (7 &lt;&lt; 16)</u></td></tr>
<tr><th id="65">65</th><td><u>#define   <dfn class="macro" id="_M/DMA_ADDRESS_SPACE_GTT" data-ref="_M/DMA_ADDRESS_SPACE_GTT">DMA_ADDRESS_SPACE_GTT</dfn>		  (8 &lt;&lt; 16)</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/DMA_COPY_SIZE" data-ref="_M/DMA_COPY_SIZE">DMA_COPY_SIZE</dfn>			_MMIO(0xc310)</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/DMA_CTRL" data-ref="_M/DMA_CTRL">DMA_CTRL</dfn>			_MMIO(0xc314)</u></td></tr>
<tr><th id="68">68</th><td><u>#define   <dfn class="macro" id="_M/HUC_UKERNEL" data-ref="_M/HUC_UKERNEL">HUC_UKERNEL</dfn>			  (1&lt;&lt;9)</u></td></tr>
<tr><th id="69">69</th><td><u>#define   <dfn class="macro" id="_M/UOS_MOVE" data-ref="_M/UOS_MOVE">UOS_MOVE</dfn>			  (1&lt;&lt;4)</u></td></tr>
<tr><th id="70">70</th><td><u>#define   <dfn class="macro" id="_M/START_DMA" data-ref="_M/START_DMA">START_DMA</dfn>			  (1&lt;&lt;0)</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/DMA_GUC_WOPCM_OFFSET" data-ref="_M/DMA_GUC_WOPCM_OFFSET">DMA_GUC_WOPCM_OFFSET</dfn>		_MMIO(0xc340)</u></td></tr>
<tr><th id="72">72</th><td><u>#define   <dfn class="macro" id="_M/GUC_WOPCM_OFFSET_VALID" data-ref="_M/GUC_WOPCM_OFFSET_VALID">GUC_WOPCM_OFFSET_VALID</dfn>	  (1&lt;&lt;0)</u></td></tr>
<tr><th id="73">73</th><td><u>#define   <dfn class="macro" id="_M/HUC_LOADING_AGENT_VCR" data-ref="_M/HUC_LOADING_AGENT_VCR">HUC_LOADING_AGENT_VCR</dfn>		  (0&lt;&lt;1)</u></td></tr>
<tr><th id="74">74</th><td><u>#define   <dfn class="macro" id="_M/HUC_LOADING_AGENT_GUC" data-ref="_M/HUC_LOADING_AGENT_GUC">HUC_LOADING_AGENT_GUC</dfn>		  (1&lt;&lt;1)</u></td></tr>
<tr><th id="75">75</th><td><u>#define   <dfn class="macro" id="_M/GUC_WOPCM_OFFSET_SHIFT" data-ref="_M/GUC_WOPCM_OFFSET_SHIFT">GUC_WOPCM_OFFSET_SHIFT</dfn>	14</u></td></tr>
<tr><th id="76">76</th><td><u>#define   <dfn class="macro" id="_M/GUC_WOPCM_OFFSET_MASK" data-ref="_M/GUC_WOPCM_OFFSET_MASK">GUC_WOPCM_OFFSET_MASK</dfn>		  (0x3ffff &lt;&lt; GUC_WOPCM_OFFSET_SHIFT)</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/GUC_MAX_IDLE_COUNT" data-ref="_M/GUC_MAX_IDLE_COUNT">GUC_MAX_IDLE_COUNT</dfn>		_MMIO(0xC3E4)</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/HUC_STATUS2" data-ref="_M/HUC_STATUS2">HUC_STATUS2</dfn>             _MMIO(0xD3B0)</u></td></tr>
<tr><th id="80">80</th><td><u>#define   <dfn class="macro" id="_M/HUC_FW_VERIFIED" data-ref="_M/HUC_FW_VERIFIED">HUC_FW_VERIFIED</dfn>       (1&lt;&lt;7)</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/GEN11_HUC_KERNEL_LOAD_INFO" data-ref="_M/GEN11_HUC_KERNEL_LOAD_INFO">GEN11_HUC_KERNEL_LOAD_INFO</dfn>	_MMIO(0xC1DC)</u></td></tr>
<tr><th id="83">83</th><td><u>#define   <dfn class="macro" id="_M/HUC_LOAD_SUCCESSFUL" data-ref="_M/HUC_LOAD_SUCCESSFUL">HUC_LOAD_SUCCESSFUL</dfn>		  (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/GUC_WOPCM_SIZE" data-ref="_M/GUC_WOPCM_SIZE">GUC_WOPCM_SIZE</dfn>			_MMIO(0xc050)</u></td></tr>
<tr><th id="86">86</th><td><u>#define   <dfn class="macro" id="_M/GUC_WOPCM_SIZE_LOCKED" data-ref="_M/GUC_WOPCM_SIZE_LOCKED">GUC_WOPCM_SIZE_LOCKED</dfn>		  (1&lt;&lt;0)</u></td></tr>
<tr><th id="87">87</th><td><u>#define   <dfn class="macro" id="_M/GUC_WOPCM_SIZE_SHIFT" data-ref="_M/GUC_WOPCM_SIZE_SHIFT">GUC_WOPCM_SIZE_SHIFT</dfn>		12</u></td></tr>
<tr><th id="88">88</th><td><u>#define   <dfn class="macro" id="_M/GUC_WOPCM_SIZE_MASK" data-ref="_M/GUC_WOPCM_SIZE_MASK">GUC_WOPCM_SIZE_MASK</dfn>		  (0xfffff &lt;&lt; GUC_WOPCM_SIZE_SHIFT)</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/GEN8_GT_PM_CONFIG" data-ref="_M/GEN8_GT_PM_CONFIG">GEN8_GT_PM_CONFIG</dfn>		_MMIO(0x138140)</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/GEN9LP_GT_PM_CONFIG" data-ref="_M/GEN9LP_GT_PM_CONFIG">GEN9LP_GT_PM_CONFIG</dfn>		_MMIO(0x138140)</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/GEN9_GT_PM_CONFIG" data-ref="_M/GEN9_GT_PM_CONFIG">GEN9_GT_PM_CONFIG</dfn>		_MMIO(0x13816c)</u></td></tr>
<tr><th id="93">93</th><td><u>#define   <dfn class="macro" id="_M/GT_DOORBELL_ENABLE" data-ref="_M/GT_DOORBELL_ENABLE">GT_DOORBELL_ENABLE</dfn>		  (1&lt;&lt;0)</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/GEN8_GTCR" data-ref="_M/GEN8_GTCR">GEN8_GTCR</dfn>			_MMIO(0x4274)</u></td></tr>
<tr><th id="96">96</th><td><u>#define   <dfn class="macro" id="_M/GEN8_GTCR_INVALIDATE" data-ref="_M/GEN8_GTCR_INVALIDATE">GEN8_GTCR_INVALIDATE</dfn>		  (1&lt;&lt;0)</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/GUC_ARAT_C6DIS" data-ref="_M/GUC_ARAT_C6DIS">GUC_ARAT_C6DIS</dfn>			_MMIO(0xA178)</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/GUC_SHIM_CONTROL" data-ref="_M/GUC_SHIM_CONTROL">GUC_SHIM_CONTROL</dfn>		_MMIO(0xc064)</u></td></tr>
<tr><th id="101">101</th><td><u>#define   <dfn class="macro" id="_M/GUC_DISABLE_SRAM_INIT_TO_ZEROES" data-ref="_M/GUC_DISABLE_SRAM_INIT_TO_ZEROES">GUC_DISABLE_SRAM_INIT_TO_ZEROES</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="102">102</th><td><u>#define   <dfn class="macro" id="_M/GUC_ENABLE_READ_CACHE_LOGIC" data-ref="_M/GUC_ENABLE_READ_CACHE_LOGIC">GUC_ENABLE_READ_CACHE_LOGIC</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="103">103</th><td><u>#define   <dfn class="macro" id="_M/GUC_ENABLE_MIA_CACHING" data-ref="_M/GUC_ENABLE_MIA_CACHING">GUC_ENABLE_MIA_CACHING</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="104">104</th><td><u>#define   <dfn class="macro" id="_M/GUC_GEN10_MSGCH_ENABLE" data-ref="_M/GUC_GEN10_MSGCH_ENABLE">GUC_GEN10_MSGCH_ENABLE</dfn>		(1&lt;&lt;4)</u></td></tr>
<tr><th id="105">105</th><td><u>#define   <dfn class="macro" id="_M/GUC_ENABLE_READ_CACHE_FOR_SRAM_DATA" data-ref="_M/GUC_ENABLE_READ_CACHE_FOR_SRAM_DATA">GUC_ENABLE_READ_CACHE_FOR_SRAM_DATA</dfn>	(1&lt;&lt;9)</u></td></tr>
<tr><th id="106">106</th><td><u>#define   <dfn class="macro" id="_M/GUC_ENABLE_READ_CACHE_FOR_WOPCM_DATA" data-ref="_M/GUC_ENABLE_READ_CACHE_FOR_WOPCM_DATA">GUC_ENABLE_READ_CACHE_FOR_WOPCM_DATA</dfn>	(1&lt;&lt;10)</u></td></tr>
<tr><th id="107">107</th><td><u>#define   <dfn class="macro" id="_M/GUC_ENABLE_MIA_CLOCK_GATING" data-ref="_M/GUC_ENABLE_MIA_CLOCK_GATING">GUC_ENABLE_MIA_CLOCK_GATING</dfn>		(1&lt;&lt;15)</u></td></tr>
<tr><th id="108">108</th><td><u>#define   <dfn class="macro" id="_M/GUC_GEN10_SHIM_WC_ENABLE" data-ref="_M/GUC_GEN10_SHIM_WC_ENABLE">GUC_GEN10_SHIM_WC_ENABLE</dfn>		(1&lt;&lt;21)</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/GUC_SEND_INTERRUPT" data-ref="_M/GUC_SEND_INTERRUPT">GUC_SEND_INTERRUPT</dfn>		_MMIO(0xc4c8)</u></td></tr>
<tr><th id="111">111</th><td><u>#define   <dfn class="macro" id="_M/GUC_SEND_TRIGGER" data-ref="_M/GUC_SEND_TRIGGER">GUC_SEND_TRIGGER</dfn>		  (1&lt;&lt;0)</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/GEN11_GUC_HOST_INTERRUPT" data-ref="_M/GEN11_GUC_HOST_INTERRUPT">GEN11_GUC_HOST_INTERRUPT</dfn>	_MMIO(0x1901f0)</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/GUC_NUM_DOORBELLS" data-ref="_M/GUC_NUM_DOORBELLS">GUC_NUM_DOORBELLS</dfn>		256</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><i>/* format of the HW-monitored doorbell cacheline */</i></td></tr>
<tr><th id="117">117</th><td><b>struct</b> <dfn class="type def" id="guc_doorbell_info" title='guc_doorbell_info' data-ref="guc_doorbell_info" data-ref-filename="guc_doorbell_info">guc_doorbell_info</dfn> {</td></tr>
<tr><th id="118">118</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="guc_doorbell_info::db_status" title='guc_doorbell_info::db_status' data-ref="guc_doorbell_info::db_status" data-ref-filename="guc_doorbell_info..db_status">db_status</dfn>;</td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/GUC_DOORBELL_DISABLED" data-ref="_M/GUC_DOORBELL_DISABLED">GUC_DOORBELL_DISABLED</dfn>		0</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/GUC_DOORBELL_ENABLED" data-ref="_M/GUC_DOORBELL_ENABLED">GUC_DOORBELL_ENABLED</dfn>		1</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="guc_doorbell_info::cookie" title='guc_doorbell_info::cookie' data-ref="guc_doorbell_info::cookie" data-ref-filename="guc_doorbell_info..cookie">cookie</dfn>;</td></tr>
<tr><th id="123">123</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="guc_doorbell_info::reserved" title='guc_doorbell_info::reserved' data-ref="guc_doorbell_info::reserved" data-ref-filename="guc_doorbell_info..reserved">reserved</dfn>[<var>14</var>];</td></tr>
<tr><th id="124">124</th><td>} <a class="macro" href="../../../../include/linux/compiler_attributes.h.html#220" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/GEN8_DRBREGL" data-ref="_M/GEN8_DRBREGL">GEN8_DRBREGL</dfn>(x)			_MMIO(0x1000 + (x) * 8)</u></td></tr>
<tr><th id="127">127</th><td><u>#define   <dfn class="macro" id="_M/GEN8_DRB_VALID" data-ref="_M/GEN8_DRB_VALID">GEN8_DRB_VALID</dfn>		  (1&lt;&lt;0)</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/GEN8_DRBREGU" data-ref="_M/GEN8_DRBREGU">GEN8_DRBREGU</dfn>(x)			_MMIO(0x1000 + (x) * 8 + 4)</u></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/DE_GUCRMR" data-ref="_M/DE_GUCRMR">DE_GUCRMR</dfn>			_MMIO(0x44054)</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/GUC_BCS_RCS_IER" data-ref="_M/GUC_BCS_RCS_IER">GUC_BCS_RCS_IER</dfn>			_MMIO(0xC550)</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/GUC_VCS2_VCS1_IER" data-ref="_M/GUC_VCS2_VCS1_IER">GUC_VCS2_VCS1_IER</dfn>		_MMIO(0xC554)</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/GUC_WD_VECS_IER" data-ref="_M/GUC_WD_VECS_IER">GUC_WD_VECS_IER</dfn>			_MMIO(0xC558)</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/GUC_PM_P24C_IER" data-ref="_M/GUC_PM_P24C_IER">GUC_PM_P24C_IER</dfn>			_MMIO(0xC55C)</u></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><i>/* GuC Interrupt Vector */</i></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/GEN11_GUC_INTR_GUC2HOST" data-ref="_M/GEN11_GUC_INTR_GUC2HOST">GEN11_GUC_INTR_GUC2HOST</dfn>		(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/GEN11_GUC_INTR_EXEC_ERROR" data-ref="_M/GEN11_GUC_INTR_EXEC_ERROR">GEN11_GUC_INTR_EXEC_ERROR</dfn>	(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/GEN11_GUC_INTR_DISPLAY_EVENT" data-ref="_M/GEN11_GUC_INTR_DISPLAY_EVENT">GEN11_GUC_INTR_DISPLAY_EVENT</dfn>	(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/GEN11_GUC_INTR_SEM_SIG" data-ref="_M/GEN11_GUC_INTR_SEM_SIG">GEN11_GUC_INTR_SEM_SIG</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/GEN11_GUC_INTR_IOMMU2GUC" data-ref="_M/GEN11_GUC_INTR_IOMMU2GUC">GEN11_GUC_INTR_IOMMU2GUC</dfn>	(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/GEN11_GUC_INTR_DOORBELL_RANG" data-ref="_M/GEN11_GUC_INTR_DOORBELL_RANG">GEN11_GUC_INTR_DOORBELL_RANG</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/GEN11_GUC_INTR_DMA_DONE" data-ref="_M/GEN11_GUC_INTR_DMA_DONE">GEN11_GUC_INTR_DMA_DONE</dfn>		(1 &lt;&lt;  9)</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/GEN11_GUC_INTR_FATAL_ERROR" data-ref="_M/GEN11_GUC_INTR_FATAL_ERROR">GEN11_GUC_INTR_FATAL_ERROR</dfn>	(1 &lt;&lt;  8)</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/GEN11_GUC_INTR_NOTIF_ERROR" data-ref="_M/GEN11_GUC_INTR_NOTIF_ERROR">GEN11_GUC_INTR_NOTIF_ERROR</dfn>	(1 &lt;&lt;  7)</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/GEN11_GUC_INTR_SW_INT_6" data-ref="_M/GEN11_GUC_INTR_SW_INT_6">GEN11_GUC_INTR_SW_INT_6</dfn>		(1 &lt;&lt;  6)</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/GEN11_GUC_INTR_SW_INT_5" data-ref="_M/GEN11_GUC_INTR_SW_INT_5">GEN11_GUC_INTR_SW_INT_5</dfn>		(1 &lt;&lt;  5)</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/GEN11_GUC_INTR_SW_INT_4" data-ref="_M/GEN11_GUC_INTR_SW_INT_4">GEN11_GUC_INTR_SW_INT_4</dfn>		(1 &lt;&lt;  4)</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/GEN11_GUC_INTR_SW_INT_3" data-ref="_M/GEN11_GUC_INTR_SW_INT_3">GEN11_GUC_INTR_SW_INT_3</dfn>		(1 &lt;&lt;  3)</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/GEN11_GUC_INTR_SW_INT_2" data-ref="_M/GEN11_GUC_INTR_SW_INT_2">GEN11_GUC_INTR_SW_INT_2</dfn>		(1 &lt;&lt;  2)</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/GEN11_GUC_INTR_SW_INT_1" data-ref="_M/GEN11_GUC_INTR_SW_INT_1">GEN11_GUC_INTR_SW_INT_1</dfn>		(1 &lt;&lt;  1)</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/GEN11_GUC_INTR_SW_INT_0" data-ref="_M/GEN11_GUC_INTR_SW_INT_0">GEN11_GUC_INTR_SW_INT_0</dfn>		(1 &lt;&lt;  0)</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><u>#<span data-ppcond="24">endif</span></u></td></tr>
<tr><th id="156">156</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='display/dvo_ch7017.c.html'>linux-5.3.1/drivers/gpu/drm/i915/display/dvo_ch7017.c</a><br/>Generated on <em>2020-Jun-10</em> from project linux-5.3.1 revision <em>5.3.1</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
