// Seed: 368717465
module module_0 (
    output logic id_0,
    output id_1
);
  type_4(
      1, 1, 1
  );
  logic id_2;
  always @(1 or posedge 1'h0)
    if (id_2) begin
      id_1[1'b0] <= 1;
    end
endmodule
