

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Tue Dec 31 23:13:16 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.369|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2057|  7937|  2057|  7937|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+-----------+-----------+-----------+----------+----------+
        |             |   Latency   | Iteration |  Initiation Interval  |   Trip   |          |
        |  Loop Name  |  min |  max |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +-------------+------+------+-----------+-----------+-----------+----------+----------+
        |- Loop 1     |  2056|  7936| 257 ~ 992 |          -|          -|         8|    no    |
        | + Loop 1.1  |   249|   984|         10|          5|          1| 49 ~ 196 |    yes   |
        +-------------+------+------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     10|       -|      -|    -|
|Expression       |        -|      0|       0|    713|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     65|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    287|    -|
|Register         |        -|      -|     874|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|     874|   1065|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+-------+---+----+-----+
    |           Instance          |          Module         | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-----------------------------+-------------------------+---------+-------+---+----+-----+
    |network_mux_83_16_1_1_x_U65  |network_mux_83_16_1_1_x  |        0|      0|  0|  65|    0|
    +-----------------------------+-------------------------+---------+-------+---+----+-----+
    |Total                        |                         |        0|      0|  0|  65|    0|
    +-----------------------------+-------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +-------------------------------------------+---------------------------------------+--------------+
    |                  Instance                 |                 Module                |  Expression  |
    +-------------------------------------------+---------------------------------------+--------------+
    |network_mac_muladd_7ns_5ns_4ns_11_1_1_U66  |network_mac_muladd_7ns_5ns_4ns_11_1_1  | i0 * i1 + i2 |
    |network_mul_mul_16s_16s_30_1_1_U67         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U68         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U69         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U70         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U71         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U72         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U73         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U74         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U75         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    +-------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_399_p2                   |     *    |      0|  0|  13|           4|           4|
    |tmp10_0_0_mid2_fu_641_p2          |     *    |      0|  0|  33|           7|           6|
    |tmp10_1_0_mid2_fu_661_p2          |     *    |      0|  0|  33|           7|           6|
    |tmp10_2_0_mid2_fu_707_p2          |     *    |      0|  0|  33|           7|           6|
    |add_ln23_3_fu_410_p2              |     +    |      0|  0|  15|           7|           7|
    |add_ln23_fu_405_p2                |     +    |      0|  0|  15|           7|           7|
    |add_ln27_1_fu_457_p2              |     +    |      0|  0|  15|           1|           7|
    |add_ln27_2_fu_468_p2              |     +    |      0|  0|  15|           2|           7|
    |add_ln27_3_fu_479_p2              |     +    |      0|  0|  15|           2|           7|
    |add_ln27_4_fu_489_p2              |     +    |      0|  0|  15|           3|           7|
    |add_ln27_5_fu_499_p2              |     +    |      0|  0|  15|           3|           7|
    |add_ln27_6_fu_509_p2              |     +    |      0|  0|  15|           3|           7|
    |add_ln27_7_fu_519_p2              |     +    |      0|  0|  15|           3|           7|
    |add_ln27_8_fu_529_p2              |     +    |      0|  0|  15|           4|           7|
    |add_ln27_fu_443_p2                |     +    |      0|  0|  15|           6|           6|
    |add_ln32_fu_594_p2                |     +    |      0|  0|  15|           8|           1|
    |add_ln40_12_fu_688_p2             |     +    |      0|  0|  13|          11|          11|
    |add_ln40_13_fu_715_p2             |     +    |      0|  0|  13|           4|           2|
    |add_ln40_14_fu_724_p2             |     +    |      0|  0|  13|          11|          11|
    |add_ln40_15_fu_734_p2             |     +    |      0|  0|  13|          11|          11|
    |add_ln40_16_fu_769_p2             |     +    |      0|  0|  13|          11|          11|
    |add_ln40_17_fu_778_p2             |     +    |      0|  0|  13|          11|          11|
    |add_ln40_18_fu_787_p2             |     +    |      0|  0|  13|          11|          11|
    |add_ln40_19_fu_791_p2             |     +    |      0|  0|  13|          11|          11|
    |add_ln40_20_fu_795_p2             |     +    |      0|  0|  13|          11|          11|
    |add_ln40_fu_669_p2                |     +    |      0|  0|  13|          11|          11|
    |add_ln48_10_fu_867_p2             |     +    |      0|  0|  16|          16|          16|
    |add_ln48_11_fu_871_p2             |     +    |      0|  0|  16|          16|          16|
    |add_ln48_12_fu_934_p2             |     +    |      0|  0|  16|          16|          16|
    |add_ln48_13_fu_915_p2             |     +    |      0|  0|  16|          16|          16|
    |add_ln48_14_fu_919_p2             |     +    |      0|  0|  16|          16|          16|
    |add_ln48_15_fu_923_p2             |     +    |      0|  0|  16|          16|          16|
    |add_ln48_16_fu_928_p2             |     +    |      0|  0|  16|          16|          16|
    |add_ln48_9_fu_833_p2              |     +    |      0|  0|  23|          16|          16|
    |out_d_fu_421_p2                   |     +    |      0|  0|  13|           4|           1|
    |out_h_fu_600_p2                   |     +    |      0|  0|  13|           4|           1|
    |out_w_fu_679_p2                   |     +    |      0|  0|  13|           4|           1|
    |output_r_d0                       |     +    |      0|  0|  16|          16|          16|
    |tmp10_0_0_mid2_v_v_fu_631_p2      |     +    |      0|  0|  15|           7|           7|
    |tmp10_1_0_mid2_v_v_fu_652_p2      |     +    |      0|  0|  15|           7|           1|
    |tmp10_2_0_mid2_v_v_fu_698_p2      |     +    |      0|  0|  15|           7|           2|
    |tmp12_mid2_v_v_fu_646_p2          |     +    |      0|  0|  15|           7|           7|
    |icmp_ln23_fu_415_p2               |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln32_fu_589_p2               |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln33_fu_606_p2               |   icmp   |      0|  0|   9|           4|           4|
    |out_w_0_mid2_fu_611_p3            |  select  |      0|  0|   4|           1|           1|
    |tmp10_0_0_mid2_v_v_v_2_fu_619_p3  |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 713|         380|         388|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_328_p4  |   9|          2|    8|         16|
    |ap_phi_mux_out_h_0_phi_fu_339_p4         |   9|          2|    4|          8|
    |ap_phi_mux_out_w_0_phi_fu_350_p4         |   9|          2|    4|          8|
    |indvar_flatten_reg_324                   |   9|          2|    8|         16|
    |input_r_address0                         |  33|          6|   14|         84|
    |input_r_address1                         |  27|          5|   14|         70|
    |kernel_address0                          |  33|          6|    7|         42|
    |kernel_address1                          |  27|          5|    7|         35|
    |out_d_0_reg_289                          |   9|          2|    4|          8|
    |out_h_0_reg_335                          |   9|          2|    4|          8|
    |out_w_0_reg_346                          |   9|          2|    4|          8|
    |phi_mul5_reg_312                         |   9|          2|    7|         14|
    |phi_mul_reg_300                          |   9|          2|    7|         14|
    |reg_357                                  |   9|          2|   16|         32|
    |reg_362                                  |   9|          2|   16|         32|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 287|         60|  126|        411|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln23_3_reg_1045               |   7|   0|    7|          0|
    |add_ln23_reg_1040                 |   7|   0|    7|          0|
    |add_ln27_reg_1063                 |   6|   0|    6|          0|
    |add_ln32_reg_1212                 |   8|   0|    8|          0|
    |add_ln40_18_reg_1330              |  11|   0|   11|          0|
    |add_ln40_19_reg_1335              |  11|   0|   11|          0|
    |add_ln40_20_reg_1340              |  11|   0|   11|          0|
    |add_ln48_11_reg_1385              |  16|   0|   16|          0|
    |add_ln48_16_reg_1405              |  16|   0|   16|          0|
    |add_ln48_9_reg_1365               |  16|   0|   16|          0|
    |add_ln48_reg_1305                 |  11|   0|   11|          0|
    |add_ln48_reg_1305_pp0_iter1_reg   |  11|   0|   11|          0|
    |ap_CS_fsm                         |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |bound_reg_1035                    |   8|   0|    8|          0|
    |empty_reg_1030                    |   4|   0|    4|          0|
    |icmp_ln32_reg_1208                |   1|   0|    1|          0|
    |icmp_ln32_reg_1208_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_324            |   8|   0|    8|          0|
    |kernel_load_1_reg_1098            |  16|   0|   16|          0|
    |kernel_load_2_reg_1103            |  16|   0|   16|          0|
    |kernel_load_3_reg_1118            |  16|   0|   16|          0|
    |kernel_load_4_reg_1123            |  16|   0|   16|          0|
    |kernel_load_5_reg_1138            |  16|   0|   16|          0|
    |kernel_load_6_reg_1143            |  16|   0|   16|          0|
    |kernel_load_reg_1083              |  16|   0|   16|          0|
    |out_d_0_reg_289                   |   4|   0|    4|          0|
    |out_d_reg_1053                    |   4|   0|    4|          0|
    |out_h_0_reg_335                   |   4|   0|    4|          0|
    |out_w_0_mid2_reg_1217             |   4|   0|    4|          0|
    |out_w_0_reg_346                   |   4|   0|    4|          0|
    |out_w_reg_1266                    |   4|   0|    4|          0|
    |phi_mul5_reg_312                  |   7|   0|    7|          0|
    |phi_mul_reg_300                   |   7|   0|    7|          0|
    |reg_357                           |  16|   0|   16|          0|
    |reg_362                           |  16|   0|   16|          0|
    |sext_ln27_10_reg_1173             |  30|   0|   30|          0|
    |sext_ln27_11_reg_1178             |  30|   0|   30|          0|
    |sext_ln27_12_reg_1183             |  30|   0|   30|          0|
    |sext_ln27_13_reg_1188             |  30|   0|   30|          0|
    |sext_ln27_14_reg_1193             |  30|   0|   30|          0|
    |sext_ln27_8_reg_1163              |  30|   0|   30|          0|
    |sext_ln27_9_reg_1168              |  30|   0|   30|          0|
    |sext_ln27_reg_1158                |  30|   0|   30|          0|
    |sext_ln30_reg_1198                |  30|   0|   30|          0|
    |tmp10_0_0_mid2_reg_1235           |  11|   0|   11|          0|
    |tmp10_0_0_mid2_v_v_reg_1229       |   7|   0|    7|          0|
    |tmp10_0_0_mid2_v_v_v_2_reg_1224   |   4|   0|    4|          0|
    |tmp10_1_0_mid2_reg_1247           |  11|   0|   11|          0|
    |tmp10_2_0_mid2_reg_1282           |  11|   0|   11|          0|
    |tmp12_mid2_v_v_reg_1242           |   7|   0|    7|          0|
    |tmp_5_reg_1203                    |  16|   0|   16|          0|
    |trunc_ln27_reg_1058               |   3|   0|    3|          0|
    |trunc_ln48_1_reg_1370             |  16|   0|   16|          0|
    |trunc_ln48_2_reg_1375             |  16|   0|   16|          0|
    |trunc_ln48_3_reg_1390             |  16|   0|   16|          0|
    |trunc_ln48_4_reg_1395             |  16|   0|   16|          0|
    |trunc_ln48_5_reg_1400             |  16|   0|   16|          0|
    |trunc_ln48_8_reg_1350             |  16|   0|   16|          0|
    |trunc_ln48_9_reg_1315             |  16|   0|   16|          0|
    |trunc_ln48_s_reg_1345             |  16|   0|   16|          0|
    |trunc_ln_reg_1310                 |  16|   0|   16|          0|
    |zext_ln27_19_reg_1073             |   6|   0|    7|          1|
    |zext_ln40_13_reg_1254             |   4|   0|   11|          7|
    |zext_ln40_15_reg_1271             |   4|   0|   11|          7|
    |zext_ln40_17_reg_1289             |   4|   0|   11|          7|
    |zext_ln40_1_cast23_reg_1013       |   6|   0|   11|          5|
    |zext_ln40_reg_1008                |   6|   0|    7|          1|
    |zext_ln48_1_cast_reg_1025         |   5|   0|   11|          6|
    |zext_ln48_reg_1020                |   5|   0|    7|          2|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 874|   0|  910|         36|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|input_height       |  in |    6|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    5|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    5|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|kernel_address0    | out |    7|  ap_memory |         kernel         |     array    |
|kernel_ce0         | out |    1|  ap_memory |         kernel         |     array    |
|kernel_q0          |  in |   16|  ap_memory |         kernel         |     array    |
|kernel_address1    | out |    7|  ap_memory |         kernel         |     array    |
|kernel_ce1         | out |    1|  ap_memory |         kernel         |     array    |
|kernel_q1          |  in |   16|  ap_memory |         kernel         |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 5, D = 10, States = { 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 18 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 8 
18 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.34>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 19 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 20 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 21 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 22 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i6 %input_height_read to i7" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 23 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln40_1_cast23 = zext i6 %input_width_read to i11" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 24 'zext' 'zext_ln40_1_cast23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i5 %output_height_read to i7" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 25 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln48_1_cast = zext i5 %output_width_read to i11" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 26 'zext' 'zext_ln48_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i5 %output_width_read to i4" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 27 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_61 = trunc i5 %output_height_read to i4" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 28 'trunc' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%cast = zext i4 %empty_61 to i8" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 29 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%cast2 = zext i4 %empty to i8" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 30 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.34ns)   --->   "%bound = mul i8 %cast2, %cast" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 31 'mul' 'bound' <Predicate = true> <Delay = 2.34> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "br label %1" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 32 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%out_d_0 = phi i4 [ 0, %0 ], [ %out_d, %hls_label_0_end ]"   --->   Operation 33 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%phi_mul = phi i7 [ 0, %0 ], [ %add_ln23_3, %hls_label_0_end ]" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 34 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%phi_mul5 = phi i7 [ 0, %0 ], [ %add_ln23, %hls_label_0_end ]" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 35 'phi' 'phi_mul5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.87ns)   --->   "%add_ln23 = add i7 %phi_mul5, %zext_ln48" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 36 'add' 'add_ln23' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.87ns)   --->   "%add_ln23_3 = add i7 %phi_mul, %zext_ln40" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 37 'add' 'add_ln23_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp eq i4 %out_d_0, -8" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 38 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 39 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.73ns)   --->   "%out_d = add i4 %out_d_0, 1" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 40 'add' 'out_d' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %2, label %hls_label_0_begin" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i4 %out_d_0 to i6" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 42 'zext' 'zext_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i4 %out_d_0 to i3" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 43 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln27, i3 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.82ns)   --->   "%add_ln27 = add i6 %zext_ln27, %shl_ln" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 45 'add' 'add_ln27' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln27_10 = zext i6 %add_ln27 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 46 'zext' 'zext_ln27_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln27_10" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 47 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 48 'load' 'kernel_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 49 'ret' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln27_19 = zext i6 %add_ln27 to i7" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 50 'zext' 'zext_ln27_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/2] (3.25ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 51 'load' 'kernel_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_3 : Operation 52 [1/1] (1.82ns)   --->   "%add_ln27_1 = add i7 1, %zext_ln27_19" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 52 'add' 'add_ln27_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln27_11 = zext i7 %add_ln27_1 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 53 'zext' 'zext_ln27_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln27_11" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 54 'getelementptr' 'kernel_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (3.25ns)   --->   "%kernel_load_1 = load i16* %kernel_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 55 'load' 'kernel_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_3 : Operation 56 [1/1] (1.82ns)   --->   "%add_ln27_2 = add i7 2, %zext_ln27_19" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 56 'add' 'add_ln27_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln27_12 = zext i7 %add_ln27_2 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 57 'zext' 'zext_ln27_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln27_12" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 58 'getelementptr' 'kernel_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (3.25ns)   --->   "%kernel_load_2 = load i16* %kernel_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 59 'load' 'kernel_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 60 [1/2] (3.25ns)   --->   "%kernel_load_1 = load i16* %kernel_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 60 'load' 'kernel_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 61 [1/2] (3.25ns)   --->   "%kernel_load_2 = load i16* %kernel_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 61 'load' 'kernel_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 62 [1/1] (1.82ns)   --->   "%add_ln27_3 = add i7 3, %zext_ln27_19" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 62 'add' 'add_ln27_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln27_13 = zext i7 %add_ln27_3 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 63 'zext' 'zext_ln27_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln27_13" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 64 'getelementptr' 'kernel_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (3.25ns)   --->   "%kernel_load_3 = load i16* %kernel_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 65 'load' 'kernel_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 66 [1/1] (1.82ns)   --->   "%add_ln27_4 = add i7 4, %zext_ln27_19" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 66 'add' 'add_ln27_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln27_14 = zext i7 %add_ln27_4 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 67 'zext' 'zext_ln27_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln27_14" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 68 'getelementptr' 'kernel_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (3.25ns)   --->   "%kernel_load_4 = load i16* %kernel_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 69 'load' 'kernel_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 70 [1/2] (3.25ns)   --->   "%kernel_load_3 = load i16* %kernel_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 70 'load' 'kernel_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 71 [1/2] (3.25ns)   --->   "%kernel_load_4 = load i16* %kernel_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 71 'load' 'kernel_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 72 [1/1] (1.82ns)   --->   "%add_ln27_5 = add i7 5, %zext_ln27_19" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 72 'add' 'add_ln27_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln27_15 = zext i7 %add_ln27_5 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 73 'zext' 'zext_ln27_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln27_15" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 74 'getelementptr' 'kernel_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (3.25ns)   --->   "%kernel_load_5 = load i16* %kernel_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 75 'load' 'kernel_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 76 [1/1] (1.82ns)   --->   "%add_ln27_6 = add i7 6, %zext_ln27_19" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 76 'add' 'add_ln27_6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln27_16 = zext i7 %add_ln27_6 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 77 'zext' 'zext_ln27_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln27_16" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 78 'getelementptr' 'kernel_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [2/2] (3.25ns)   --->   "%kernel_load_6 = load i16* %kernel_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 79 'load' 'kernel_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 80 [1/2] (3.25ns)   --->   "%kernel_load_5 = load i16* %kernel_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 80 'load' 'kernel_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 81 [1/2] (3.25ns)   --->   "%kernel_load_6 = load i16* %kernel_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 81 'load' 'kernel_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 82 [1/1] (1.82ns)   --->   "%add_ln27_7 = add i7 7, %zext_ln27_19" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 82 'add' 'add_ln27_7' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln27_17 = zext i7 %add_ln27_7 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 83 'zext' 'zext_ln27_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln27_17" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 84 'getelementptr' 'kernel_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [2/2] (3.25ns)   --->   "%kernel_load_7 = load i16* %kernel_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 85 'load' 'kernel_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 86 [1/1] (1.82ns)   --->   "%add_ln27_8 = add i7 8, %zext_ln27_19" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 86 'add' 'add_ln27_8' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln27_18 = zext i7 %add_ln27_8 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 87 'zext' 'zext_ln27_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln27_18" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 88 'getelementptr' 'kernel_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [2/2] (3.25ns)   --->   "%kernel_load_8 = load i16* %kernel_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 89 'load' 'kernel_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str230)" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 90 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str129) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 91 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i16 %kernel_load to i30" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 92 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln27_8 = sext i16 %kernel_load_1 to i30" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 93 'sext' 'sext_ln27_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln27_9 = sext i16 %kernel_load_2 to i30" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 94 'sext' 'sext_ln27_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln27_10 = sext i16 %kernel_load_3 to i30" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 95 'sext' 'sext_ln27_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln27_11 = sext i16 %kernel_load_4 to i30" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 96 'sext' 'sext_ln27_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln27_12 = sext i16 %kernel_load_5 to i30" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 97 'sext' 'sext_ln27_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln27_13 = sext i16 %kernel_load_6 to i30" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 98 'sext' 'sext_ln27_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/2] (3.25ns)   --->   "%kernel_load_7 = load i16* %kernel_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 99 'load' 'kernel_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln27_14 = sext i16 %kernel_load_7 to i30" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 100 'sext' 'sext_ln27_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/2] (3.25ns)   --->   "%kernel_load_8 = load i16* %kernel_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 101 'load' 'kernel_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i16 %kernel_load_8 to i30" [../layers_c/depthwise_conv2d.cpp:30]   --->   Operation 102 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (2.47ns)   --->   "%tmp_5 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i3 %trunc_ln27)" [../layers_c/depthwise_conv2d.cpp:30]   --->   Operation 103 'mux' 'tmp_5' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 104 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 8.36>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %hls_label_0_begin ], [ %add_ln32, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 105 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ 0, %hls_label_0_begin ], [ %tmp10_0_0_mid2_v_v_v_2, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 106 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ 0, %hls_label_0_begin ], [ %out_w, %hls_label_2 ]"   --->   Operation 107 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (1.55ns)   --->   "%icmp_ln32 = icmp eq i8 %indvar_flatten, %bound" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 108 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (1.91ns)   --->   "%add_ln32 = add i8 %indvar_flatten, 1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 109 'add' 'add_ln32' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %hls_label_0_end, label %hls_label_2" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (1.73ns)   --->   "%out_h = add i4 %out_h_0, 1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 111 'add' 'out_h' <Predicate = (!icmp_ln32)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (1.30ns)   --->   "%icmp_ln33 = icmp eq i4 %out_w_0, %empty" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 112 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (1.02ns)   --->   "%out_w_0_mid2 = select i1 %icmp_ln33, i4 0, i4 %out_w_0" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 113 'select' 'out_w_0_mid2' <Predicate = (!icmp_ln32)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (1.02ns)   --->   "%tmp10_0_0_mid2_v_v_v_2 = select i1 %icmp_ln33, i4 %out_h, i4 %out_h_0" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 114 'select' 'tmp10_0_0_mid2_v_v_v_2' <Predicate = (!icmp_ln32)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%tmp10_0_0_mid2_v_v_v = zext i4 %tmp10_0_0_mid2_v_v_v_2 to i7" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 115 'zext' 'tmp10_0_0_mid2_v_v_v' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (1.87ns)   --->   "%tmp10_0_0_mid2_v_v = add i7 %phi_mul, %tmp10_0_0_mid2_v_v_v" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 116 'add' 'tmp10_0_0_mid2_v_v' <Predicate = (!icmp_ln32)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%tmp10_0_0_mid2_v = zext i7 %tmp10_0_0_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 117 'zext' 'tmp10_0_0_mid2_v' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (3.74ns)   --->   "%tmp10_0_0_mid2 = mul i11 %tmp10_0_0_mid2_v, %zext_ln40_1_cast23" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 118 'mul' 'tmp10_0_0_mid2' <Predicate = (!icmp_ln32)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (1.87ns)   --->   "%tmp12_mid2_v_v = add i7 %phi_mul5, %tmp10_0_0_mid2_v_v_v" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 119 'add' 'tmp12_mid2_v_v' <Predicate = (!icmp_ln32)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.62>
ST_9 : Operation 120 [1/1] (1.87ns)   --->   "%tmp10_1_0_mid2_v_v = add i7 %tmp10_0_0_mid2_v_v, 1" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 120 'add' 'tmp10_1_0_mid2_v_v' <Predicate = (!icmp_ln32)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%tmp10_1_0_mid2_v = zext i7 %tmp10_1_0_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 121 'zext' 'tmp10_1_0_mid2_v' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (3.74ns)   --->   "%tmp10_1_0_mid2 = mul i11 %tmp10_1_0_mid2_v, %zext_ln40_1_cast23" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 122 'mul' 'tmp10_1_0_mid2' <Predicate = (!icmp_ln32)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln40_13 = zext i4 %out_w_0_mid2 to i11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 123 'zext' 'zext_ln40_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (1.63ns)   --->   "%add_ln40 = add i11 %tmp10_0_0_mid2, %zext_ln40_13" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 124 'add' 'add_ln40' <Predicate = (!icmp_ln32)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln40_14 = zext i11 %add_ln40 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 125 'zext' 'zext_ln40_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 126 'getelementptr' 'input_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 127 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 127 'load' 'input_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 128 [1/1] (1.73ns)   --->   "%out_w = add i4 %out_w_0_mid2, 1" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 128 'add' 'out_w' <Predicate = (!icmp_ln32)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln40_15 = zext i4 %out_w to i11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 129 'zext' 'zext_ln40_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (1.63ns)   --->   "%add_ln40_12 = add i11 %zext_ln40_15, %tmp10_0_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 130 'add' 'add_ln40_12' <Predicate = (!icmp_ln32)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln40_16 = zext i11 %add_ln40_12 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 131 'zext' 'zext_ln40_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%input_addr_15 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_16" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 132 'getelementptr' 'input_addr_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 133 [2/2] (3.25ns)   --->   "%input_load_15 = load i16* %input_addr_15, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 133 'load' 'input_load_15' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 10 <SV = 9> <Delay = 6.62>
ST_10 : Operation 134 [1/1] (1.87ns)   --->   "%tmp10_2_0_mid2_v_v = add i7 %tmp10_0_0_mid2_v_v, 2" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 134 'add' 'tmp10_2_0_mid2_v_v' <Predicate = (!icmp_ln32)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%tmp10_2_0_mid2_v = zext i7 %tmp10_2_0_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 135 'zext' 'tmp10_2_0_mid2_v' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (3.74ns)   --->   "%tmp10_2_0_mid2 = mul i11 %tmp10_2_0_mid2_v, %zext_ln40_1_cast23" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 136 'mul' 'tmp10_2_0_mid2' <Predicate = (!icmp_ln32)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%tmp12_mid2_v = zext i7 %tmp12_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 137 'zext' 'tmp12_mid2_v' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (3.36ns) (grouped into DSP with root node add_ln48)   --->   "%tmp12_mid2 = mul i11 %tmp12_mid2_v, %zext_ln48_1_cast" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 138 'mul' 'tmp12_mid2' <Predicate = (!icmp_ln32)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 139 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 139 'load' 'input_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 140 [1/2] (3.25ns)   --->   "%input_load_15 = load i16* %input_addr_15, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 140 'load' 'input_load_15' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 141 [1/1] (1.73ns)   --->   "%add_ln40_13 = add i4 %out_w_0_mid2, 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 141 'add' 'add_ln40_13' <Predicate = (!icmp_ln32)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln40_17 = zext i4 %add_ln40_13 to i11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 142 'zext' 'zext_ln40_17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (1.63ns)   --->   "%add_ln40_14 = add i11 %zext_ln40_17, %tmp10_0_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 143 'add' 'add_ln40_14' <Predicate = (!icmp_ln32)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln40_18 = zext i11 %add_ln40_14 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 144 'zext' 'zext_ln40_18' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%input_addr_16 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_18" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 145 'getelementptr' 'input_addr_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 146 [2/2] (3.25ns)   --->   "%input_load_16 = load i16* %input_addr_16, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 146 'load' 'input_load_16' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 147 [1/1] (1.63ns)   --->   "%add_ln40_15 = add i11 %tmp10_1_0_mid2, %zext_ln40_13" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 147 'add' 'add_ln40_15' <Predicate = (!icmp_ln32)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln40_19 = zext i11 %add_ln40_15 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 148 'zext' 'zext_ln40_19' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%input_addr_17 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_19" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 149 'getelementptr' 'input_addr_17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 150 [2/2] (3.25ns)   --->   "%input_load_17 = load i16* %input_addr_17, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 150 'load' 'input_load_17' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 151 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln48 = add i11 %tmp12_mid2, %zext_ln40_13" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 151 'add' 'add_ln48' <Predicate = (!icmp_ln32)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 6.38>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i16 %input_load to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 152 'sext' 'sext_ln40' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40 = mul i30 %sext_ln27, %sext_ln40" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 153 'mul' 'mul_ln40' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 154 'partselect' 'trunc_ln' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln40_9 = sext i16 %input_load_15 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 155 'sext' 'sext_ln40_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_9 = mul i30 %sext_ln27_8, %sext_ln40_9" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 156 'mul' 'mul_ln40_9' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln48_9 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_9, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 157 'partselect' 'trunc_ln48_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 158 [1/2] (3.25ns)   --->   "%input_load_16 = load i16* %input_addr_16, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 158 'load' 'input_load_16' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_11 : Operation 159 [1/2] (3.25ns)   --->   "%input_load_17 = load i16* %input_addr_17, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 159 'load' 'input_load_17' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_11 : Operation 160 [1/1] (1.63ns)   --->   "%add_ln40_16 = add i11 %zext_ln40_15, %tmp10_1_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 160 'add' 'add_ln40_16' <Predicate = (!icmp_ln32)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln40_20 = zext i11 %add_ln40_16 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 161 'zext' 'zext_ln40_20' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%input_addr_18 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_20" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 162 'getelementptr' 'input_addr_18' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 163 [2/2] (3.25ns)   --->   "%input_load_18 = load i16* %input_addr_18, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 163 'load' 'input_load_18' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_11 : Operation 164 [1/1] (1.63ns)   --->   "%add_ln40_17 = add i11 %zext_ln40_17, %tmp10_1_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 164 'add' 'add_ln40_17' <Predicate = (!icmp_ln32)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln40_21 = zext i11 %add_ln40_17 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 165 'zext' 'zext_ln40_21' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%input_addr_19 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_21" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 166 'getelementptr' 'input_addr_19' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 167 [2/2] (3.25ns)   --->   "%input_load_19 = load i16* %input_addr_19, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 167 'load' 'input_load_19' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_11 : Operation 168 [1/1] (1.63ns)   --->   "%add_ln40_18 = add i11 %tmp10_2_0_mid2, %zext_ln40_13" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 168 'add' 'add_ln40_18' <Predicate = (!icmp_ln32)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (1.63ns)   --->   "%add_ln40_19 = add i11 %zext_ln40_15, %tmp10_2_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 169 'add' 'add_ln40_19' <Predicate = (!icmp_ln32)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (1.63ns)   --->   "%add_ln40_20 = add i11 %zext_ln40_17, %tmp10_2_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 170 'add' 'add_ln40_20' <Predicate = (!icmp_ln32)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.38>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln40_10 = sext i16 %input_load_16 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 171 'sext' 'sext_ln40_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_10 = mul i30 %sext_ln27_9, %sext_ln40_10" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 172 'mul' 'mul_ln40_10' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln48_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_10, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 173 'partselect' 'trunc_ln48_s' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln40_11 = sext i16 %input_load_17 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 174 'sext' 'sext_ln40_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_11 = mul i30 %sext_ln27_10, %sext_ln40_11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 175 'mul' 'mul_ln40_11' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln48_8 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_11, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 176 'partselect' 'trunc_ln48_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 177 [1/2] (3.25ns)   --->   "%input_load_18 = load i16* %input_addr_18, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 177 'load' 'input_load_18' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_12 : Operation 178 [1/2] (3.25ns)   --->   "%input_load_19 = load i16* %input_addr_19, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 178 'load' 'input_load_19' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln40_22 = zext i11 %add_ln40_18 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 179 'zext' 'zext_ln40_22' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%input_addr_20 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_22" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 180 'getelementptr' 'input_addr_20' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 181 [2/2] (3.25ns)   --->   "%input_load_20 = load i16* %input_addr_20, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 181 'load' 'input_load_20' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln40_23 = zext i11 %add_ln40_19 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 182 'zext' 'zext_ln40_23' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%input_addr_21 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_23" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 183 'getelementptr' 'input_addr_21' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 184 [2/2] (3.25ns)   --->   "%input_load_21 = load i16* %input_addr_21, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 184 'load' 'input_load_21' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_12 : Operation 185 [1/1] (2.07ns)   --->   "%add_ln48_9 = add i16 %trunc_ln, %tmp_5" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 185 'add' 'add_ln48_9' <Predicate = (!icmp_ln32)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.38>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln40_12 = sext i16 %input_load_18 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 186 'sext' 'sext_ln40_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_12 = mul i30 %sext_ln27_11, %sext_ln40_12" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 187 'mul' 'mul_ln40_12' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_12, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 188 'partselect' 'trunc_ln48_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln40_13 = sext i16 %input_load_19 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 189 'sext' 'sext_ln40_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_13 = mul i30 %sext_ln27_12, %sext_ln40_13" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 190 'mul' 'mul_ln40_13' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln48_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_13, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 191 'partselect' 'trunc_ln48_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 192 [1/2] (3.25ns)   --->   "%input_load_20 = load i16* %input_addr_20, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 192 'load' 'input_load_20' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_13 : Operation 193 [1/2] (3.25ns)   --->   "%input_load_21 = load i16* %input_addr_21, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 193 'load' 'input_load_21' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln40_24 = zext i11 %add_ln40_20 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 194 'zext' 'zext_ln40_24' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%input_addr_22 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_24" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 195 'getelementptr' 'input_addr_22' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 196 [2/2] (3.25ns)   --->   "%input_load_22 = load i16* %input_addr_22, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 196 'load' 'input_load_22' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_13 : Operation 197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_10 = add i16 %trunc_ln48_s, %trunc_ln48_8" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 197 'add' 'add_ln48_10' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 198 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_11 = add i16 %add_ln48_10, %trunc_ln48_9" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 198 'add' 'add_ln48_11' <Predicate = (!icmp_ln32)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 6.38>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln40_14 = sext i16 %input_load_20 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 199 'sext' 'sext_ln40_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_14 = mul i30 %sext_ln27_13, %sext_ln40_14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 200 'mul' 'mul_ln40_14' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln48_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_14, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 201 'partselect' 'trunc_ln48_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln40_15 = sext i16 %input_load_21 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 202 'sext' 'sext_ln40_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 203 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_15 = mul i30 %sext_ln27_14, %sext_ln40_15" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 203 'mul' 'mul_ln40_15' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln48_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_15, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 204 'partselect' 'trunc_ln48_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 205 [1/2] (3.25ns)   --->   "%input_load_22 = load i16* %input_addr_22, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 205 'load' 'input_load_22' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 15 <SV = 14> <Delay = 6.38>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln40_16 = sext i16 %input_load_22 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 206 'sext' 'sext_ln40_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_16 = mul i30 %sext_ln30, %sext_ln40_16" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 207 'mul' 'mul_ln40_16' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln48_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_16, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 208 'partselect' 'trunc_ln48_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.80>
ST_16 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_13 = add i16 %trunc_ln48_1, %trunc_ln48_2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 209 'add' 'add_ln48_13' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_14 = add i16 %trunc_ln48_4, %trunc_ln48_5" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 210 'add' 'add_ln48_14' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 211 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_15 = add i16 %add_ln48_14, %trunc_ln48_3" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 211 'add' 'add_ln48_15' <Predicate = (!icmp_ln32)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 212 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_16 = add i16 %add_ln48_15, %add_ln48_13" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 212 'add' 'add_ln48_16' <Predicate = (!icmp_ln32)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 7.15>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 196, i64 0)"   --->   Operation 213 'speclooptripcount' 'empty_63' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str432)" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 214 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str129) nounwind" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 215 'specpipeline' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_12 = add i16 %add_ln48_11, %add_ln48_9" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 216 'add' 'add_ln48_12' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 217 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_17 = add i16 %add_ln48_16, %add_ln48_12" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 217 'add' 'add_ln48_17' <Predicate = (!icmp_ln32)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i11 %add_ln48 to i64" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 218 'zext' 'zext_ln48_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln48_2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 219 'getelementptr' 'output_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (3.25ns)   --->   "store i16 %add_ln48_17, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 220 'store' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_17 : Operation 221 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str432, i32 %tmp_s)" [../layers_c/depthwise_conv2d.cpp:50]   --->   Operation 221 'specregionend' 'empty_64' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 222 'br' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 18 <SV = 8> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str230, i32 %tmp)" [../layers_c/depthwise_conv2d.cpp:52]   --->   Operation 223 'specregionend' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "br label %1" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read      (read             ) [ 0000000000000000000]
output_height_read     (read             ) [ 0000000000000000000]
input_width_read       (read             ) [ 0000000000000000000]
input_height_read      (read             ) [ 0000000000000000000]
zext_ln40              (zext             ) [ 0011111111111111111]
zext_ln40_1_cast23     (zext             ) [ 0011111111111111111]
zext_ln48              (zext             ) [ 0011111111111111111]
zext_ln48_1_cast       (zext             ) [ 0011111111111111111]
empty                  (trunc            ) [ 0011111111111111111]
empty_61               (trunc            ) [ 0000000000000000000]
cast                   (zext             ) [ 0000000000000000000]
cast2                  (zext             ) [ 0000000000000000000]
bound                  (mul              ) [ 0011111111111111111]
br_ln23                (br               ) [ 0111111111111111111]
out_d_0                (phi              ) [ 0010000000000000000]
phi_mul                (phi              ) [ 0011111111111111110]
phi_mul5               (phi              ) [ 0011111111111111110]
add_ln23               (add              ) [ 0111111111111111111]
add_ln23_3             (add              ) [ 0111111111111111111]
icmp_ln23              (icmp             ) [ 0011111111111111111]
empty_62               (speclooptripcount) [ 0000000000000000000]
out_d                  (add              ) [ 0111111111111111111]
br_ln23                (br               ) [ 0000000000000000000]
zext_ln27              (zext             ) [ 0000000000000000000]
trunc_ln27             (trunc            ) [ 0001111100000000000]
shl_ln                 (bitconcatenate   ) [ 0000000000000000000]
add_ln27               (add              ) [ 0001000000000000000]
zext_ln27_10           (zext             ) [ 0000000000000000000]
kernel_addr            (getelementptr    ) [ 0001000000000000000]
ret_ln0                (ret              ) [ 0000000000000000000]
zext_ln27_19           (zext             ) [ 0000111000000000000]
kernel_load            (load             ) [ 0000111100000000000]
add_ln27_1             (add              ) [ 0000000000000000000]
zext_ln27_11           (zext             ) [ 0000000000000000000]
kernel_addr_1          (getelementptr    ) [ 0000100000000000000]
add_ln27_2             (add              ) [ 0000000000000000000]
zext_ln27_12           (zext             ) [ 0000000000000000000]
kernel_addr_2          (getelementptr    ) [ 0000100000000000000]
kernel_load_1          (load             ) [ 0000011100000000000]
kernel_load_2          (load             ) [ 0000011100000000000]
add_ln27_3             (add              ) [ 0000000000000000000]
zext_ln27_13           (zext             ) [ 0000000000000000000]
kernel_addr_3          (getelementptr    ) [ 0000010000000000000]
add_ln27_4             (add              ) [ 0000000000000000000]
zext_ln27_14           (zext             ) [ 0000000000000000000]
kernel_addr_4          (getelementptr    ) [ 0000010000000000000]
kernel_load_3          (load             ) [ 0000001100000000000]
kernel_load_4          (load             ) [ 0000001100000000000]
add_ln27_5             (add              ) [ 0000000000000000000]
zext_ln27_15           (zext             ) [ 0000000000000000000]
kernel_addr_5          (getelementptr    ) [ 0000001000000000000]
add_ln27_6             (add              ) [ 0000000000000000000]
zext_ln27_16           (zext             ) [ 0000000000000000000]
kernel_addr_6          (getelementptr    ) [ 0000001000000000000]
kernel_load_5          (load             ) [ 0000000100000000000]
kernel_load_6          (load             ) [ 0000000100000000000]
add_ln27_7             (add              ) [ 0000000000000000000]
zext_ln27_17           (zext             ) [ 0000000000000000000]
kernel_addr_7          (getelementptr    ) [ 0000000100000000000]
add_ln27_8             (add              ) [ 0000000000000000000]
zext_ln27_18           (zext             ) [ 0000000000000000000]
kernel_addr_8          (getelementptr    ) [ 0000000100000000000]
tmp                    (specregionbegin  ) [ 0000000011111111111]
specpipeline_ln24      (specpipeline     ) [ 0000000000000000000]
sext_ln27              (sext             ) [ 0000000011111111110]
sext_ln27_8            (sext             ) [ 0000000011111111110]
sext_ln27_9            (sext             ) [ 0000000011111111110]
sext_ln27_10           (sext             ) [ 0000000011111111110]
sext_ln27_11           (sext             ) [ 0000000011111111110]
sext_ln27_12           (sext             ) [ 0000000011111111110]
sext_ln27_13           (sext             ) [ 0000000011111111110]
kernel_load_7          (load             ) [ 0000000000000000000]
sext_ln27_14           (sext             ) [ 0000000011111111110]
kernel_load_8          (load             ) [ 0000000000000000000]
sext_ln30              (sext             ) [ 0000000011111111110]
tmp_5                  (mux              ) [ 0000000011111111110]
br_ln32                (br               ) [ 0011111111111111111]
indvar_flatten         (phi              ) [ 0000000010000000000]
out_h_0                (phi              ) [ 0000000010000000000]
out_w_0                (phi              ) [ 0000000010000000000]
icmp_ln32              (icmp             ) [ 0011111111111111111]
add_ln32               (add              ) [ 0011111111111111111]
br_ln32                (br               ) [ 0000000000000000000]
out_h                  (add              ) [ 0000000000000000000]
icmp_ln33              (icmp             ) [ 0000000000000000000]
out_w_0_mid2           (select           ) [ 0000000001100000000]
tmp10_0_0_mid2_v_v_v_2 (select           ) [ 0011111111111111111]
tmp10_0_0_mid2_v_v_v   (zext             ) [ 0000000000000000000]
tmp10_0_0_mid2_v_v     (add              ) [ 0000000001100000000]
tmp10_0_0_mid2_v       (zext             ) [ 0000000000000000000]
tmp10_0_0_mid2         (mul              ) [ 0000000001100000000]
tmp12_mid2_v_v         (add              ) [ 0000000001100000000]
tmp10_1_0_mid2_v_v     (add              ) [ 0000000000000000000]
tmp10_1_0_mid2_v       (zext             ) [ 0000000000000000000]
tmp10_1_0_mid2         (mul              ) [ 0000000000110000000]
zext_ln40_13           (zext             ) [ 0000000000110000000]
add_ln40               (add              ) [ 0000000000000000000]
zext_ln40_14           (zext             ) [ 0000000000000000000]
input_addr             (getelementptr    ) [ 0000000000100000000]
out_w                  (add              ) [ 0011111111111111111]
zext_ln40_15           (zext             ) [ 0000000000110000000]
add_ln40_12            (add              ) [ 0000000000000000000]
zext_ln40_16           (zext             ) [ 0000000000000000000]
input_addr_15          (getelementptr    ) [ 0000000000100000000]
tmp10_2_0_mid2_v_v     (add              ) [ 0000000000000000000]
tmp10_2_0_mid2_v       (zext             ) [ 0000000000000000000]
tmp10_2_0_mid2         (mul              ) [ 0000000000010000000]
tmp12_mid2_v           (zext             ) [ 0000000000000000000]
tmp12_mid2             (mul              ) [ 0000000000000000000]
input_load             (load             ) [ 0000000000010000000]
input_load_15          (load             ) [ 0000000000010000000]
add_ln40_13            (add              ) [ 0000000000000000000]
zext_ln40_17           (zext             ) [ 0000000000010000000]
add_ln40_14            (add              ) [ 0000000000000000000]
zext_ln40_18           (zext             ) [ 0000000000000000000]
input_addr_16          (getelementptr    ) [ 0000000000010000000]
add_ln40_15            (add              ) [ 0000000000000000000]
zext_ln40_19           (zext             ) [ 0000000000000000000]
input_addr_17          (getelementptr    ) [ 0000000000010000000]
add_ln48               (add              ) [ 0000000011111111110]
sext_ln40              (sext             ) [ 0000000000000000000]
mul_ln40               (mul              ) [ 0000000000000000000]
trunc_ln               (partselect       ) [ 0000000000001000000]
sext_ln40_9            (sext             ) [ 0000000000000000000]
mul_ln40_9             (mul              ) [ 0000000000000000000]
trunc_ln48_9           (partselect       ) [ 0000000010001100000]
input_load_16          (load             ) [ 0000000000001000000]
input_load_17          (load             ) [ 0000000000001000000]
add_ln40_16            (add              ) [ 0000000000000000000]
zext_ln40_20           (zext             ) [ 0000000000000000000]
input_addr_18          (getelementptr    ) [ 0000000000001000000]
add_ln40_17            (add              ) [ 0000000000000000000]
zext_ln40_21           (zext             ) [ 0000000000000000000]
input_addr_19          (getelementptr    ) [ 0000000000001000000]
add_ln40_18            (add              ) [ 0000000000001000000]
add_ln40_19            (add              ) [ 0000000000001000000]
add_ln40_20            (add              ) [ 0000000010001100000]
sext_ln40_10           (sext             ) [ 0000000000000000000]
mul_ln40_10            (mul              ) [ 0000000000000000000]
trunc_ln48_s           (partselect       ) [ 0000000010000100000]
sext_ln40_11           (sext             ) [ 0000000000000000000]
mul_ln40_11            (mul              ) [ 0000000000000000000]
trunc_ln48_8           (partselect       ) [ 0000000010000100000]
input_load_18          (load             ) [ 0000000010000100000]
input_load_19          (load             ) [ 0000000010000100000]
zext_ln40_22           (zext             ) [ 0000000000000000000]
input_addr_20          (getelementptr    ) [ 0000000010000100000]
zext_ln40_23           (zext             ) [ 0000000000000000000]
input_addr_21          (getelementptr    ) [ 0000000010000100000]
add_ln48_9             (add              ) [ 0000000011111111110]
sext_ln40_12           (sext             ) [ 0000000000000000000]
mul_ln40_12            (mul              ) [ 0000000000000000000]
trunc_ln48_1           (partselect       ) [ 0000000001110011100]
sext_ln40_13           (sext             ) [ 0000000000000000000]
mul_ln40_13            (mul              ) [ 0000000000000000000]
trunc_ln48_2           (partselect       ) [ 0000000001110011100]
input_load_20          (load             ) [ 0000000001000010000]
input_load_21          (load             ) [ 0000000001000010000]
zext_ln40_24           (zext             ) [ 0000000000000000000]
input_addr_22          (getelementptr    ) [ 0000000001000010000]
add_ln48_10            (add              ) [ 0000000000000000000]
add_ln48_11            (add              ) [ 0000000001111011110]
sext_ln40_14           (sext             ) [ 0000000000000000000]
mul_ln40_14            (mul              ) [ 0000000000000000000]
trunc_ln48_3           (partselect       ) [ 0000000000110001100]
sext_ln40_15           (sext             ) [ 0000000000000000000]
mul_ln40_15            (mul              ) [ 0000000000000000000]
trunc_ln48_4           (partselect       ) [ 0000000000110001100]
input_load_22          (load             ) [ 0000000000100001000]
sext_ln40_16           (sext             ) [ 0000000000000000000]
mul_ln40_16            (mul              ) [ 0000000000000000000]
trunc_ln48_5           (partselect       ) [ 0000000000010000100]
add_ln48_13            (add              ) [ 0000000000000000000]
add_ln48_14            (add              ) [ 0000000000000000000]
add_ln48_15            (add              ) [ 0000000000000000000]
add_ln48_16            (add              ) [ 0000000000001000010]
empty_63               (speclooptripcount) [ 0000000000000000000]
tmp_s                  (specregionbegin  ) [ 0000000000000000000]
specpipeline_ln34      (specpipeline     ) [ 0000000000000000000]
add_ln48_12            (add              ) [ 0000000000000000000]
add_ln48_17            (add              ) [ 0000000000000000000]
zext_ln48_2            (zext             ) [ 0000000000000000000]
output_addr            (getelementptr    ) [ 0000000000000000000]
store_ln48             (store            ) [ 0000000000000000000]
empty_64               (specregionend    ) [ 0000000000000000000]
br_ln33                (br               ) [ 0011111111111111111]
empty_65               (specregionend    ) [ 0000000000000000000]
br_ln23                (br               ) [ 0111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str230"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str129"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i16.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str432"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="output_width_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="0"/>
<pin id="92" dir="0" index="1" bw="5" slack="0"/>
<pin id="93" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="output_height_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="0"/>
<pin id="98" dir="0" index="1" bw="5" slack="0"/>
<pin id="99" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="input_width_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="6" slack="0"/>
<pin id="105" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="input_height_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="0" index="1" bw="6" slack="0"/>
<pin id="111" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="kernel_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="7" slack="0"/>
<pin id="123" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="0"/>
<pin id="142" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="143" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="144" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="16" slack="0"/>
<pin id="145" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/2 kernel_load_1/3 kernel_load_2/3 kernel_load_3/4 kernel_load_4/4 kernel_load_5/5 kernel_load_6/5 kernel_load_7/6 kernel_load_8/6 "/>
</bind>
</comp>

<comp id="127" class="1004" name="kernel_addr_1_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="7" slack="0"/>
<pin id="131" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_1/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="kernel_addr_2_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_2/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="kernel_addr_3_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="7" slack="0"/>
<pin id="151" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_3/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="kernel_addr_4_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="7" slack="0"/>
<pin id="159" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_4/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="kernel_addr_5_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="7" slack="0"/>
<pin id="167" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_5/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="kernel_addr_6_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="7" slack="0"/>
<pin id="175" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_6/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="kernel_addr_7_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="7" slack="0"/>
<pin id="183" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_7/6 "/>
</bind>
</comp>

<comp id="187" class="1004" name="kernel_addr_8_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="7" slack="0"/>
<pin id="191" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_8/6 "/>
</bind>
</comp>

<comp id="195" class="1004" name="input_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="11" slack="0"/>
<pin id="199" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/9 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="14" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="0"/>
<pin id="215" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="216" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="217" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="16" slack="1"/>
<pin id="218" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/9 input_load_15/9 input_load_16/10 input_load_17/10 input_load_18/11 input_load_19/11 input_load_20/12 input_load_21/12 input_load_22/13 "/>
</bind>
</comp>

<comp id="208" class="1004" name="input_addr_15_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="11" slack="0"/>
<pin id="212" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_15/9 "/>
</bind>
</comp>

<comp id="220" class="1004" name="input_addr_16_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="11" slack="0"/>
<pin id="224" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_16/10 "/>
</bind>
</comp>

<comp id="228" class="1004" name="input_addr_17_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="11" slack="0"/>
<pin id="232" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_17/10 "/>
</bind>
</comp>

<comp id="236" class="1004" name="input_addr_18_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="11" slack="0"/>
<pin id="240" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_18/11 "/>
</bind>
</comp>

<comp id="244" class="1004" name="input_addr_19_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="11" slack="0"/>
<pin id="248" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_19/11 "/>
</bind>
</comp>

<comp id="252" class="1004" name="input_addr_20_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="11" slack="0"/>
<pin id="256" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_20/12 "/>
</bind>
</comp>

<comp id="260" class="1004" name="input_addr_21_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="11" slack="0"/>
<pin id="264" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_21/12 "/>
</bind>
</comp>

<comp id="268" class="1004" name="input_addr_22_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="11" slack="0"/>
<pin id="272" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_22/13 "/>
</bind>
</comp>

<comp id="276" class="1004" name="output_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="11" slack="0"/>
<pin id="280" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/17 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln48_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="14" slack="0"/>
<pin id="285" dir="0" index="1" bw="16" slack="0"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/17 "/>
</bind>
</comp>

<comp id="289" class="1005" name="out_d_0_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="1"/>
<pin id="291" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="out_d_0_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="300" class="1005" name="phi_mul_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="1"/>
<pin id="302" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="phi_mul_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="7" slack="0"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="312" class="1005" name="phi_mul5_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="1"/>
<pin id="314" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul5 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="phi_mul5_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="7" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul5/2 "/>
</bind>
</comp>

<comp id="324" class="1005" name="indvar_flatten_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="1"/>
<pin id="326" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="indvar_flatten_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="8" slack="0"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/8 "/>
</bind>
</comp>

<comp id="335" class="1005" name="out_h_0_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="1"/>
<pin id="337" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="out_h_0_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="4" slack="0"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/8 "/>
</bind>
</comp>

<comp id="346" class="1005" name="out_w_0_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="1"/>
<pin id="348" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="out_w_0_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="4" slack="1"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/8 "/>
</bind>
</comp>

<comp id="357" class="1005" name="reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="1"/>
<pin id="359" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_16 input_load_18 input_load_20 input_load_22 "/>
</bind>
</comp>

<comp id="362" class="1005" name="reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="1"/>
<pin id="364" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_15 input_load_17 input_load_19 input_load_21 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln40_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="0"/>
<pin id="369" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln40_1_cast23_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="0"/>
<pin id="373" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1_cast23/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln48_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="0"/>
<pin id="377" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln48_1_cast_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1_cast/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="empty_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="0"/>
<pin id="385" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="empty_61_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_61/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="cast2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="bound_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="0" index="1" bw="4" slack="0"/>
<pin id="402" dir="1" index="2" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln23_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="7" slack="0"/>
<pin id="407" dir="0" index="1" bw="5" slack="1"/>
<pin id="408" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln23_3_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="7" slack="0"/>
<pin id="412" dir="0" index="1" bw="6" slack="1"/>
<pin id="413" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_3/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln23_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="0"/>
<pin id="417" dir="0" index="1" bw="4" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="out_d_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln27_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="0"/>
<pin id="429" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="trunc_ln27_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="0"/>
<pin id="433" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="shl_ln_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="6" slack="0"/>
<pin id="437" dir="0" index="1" bw="3" slack="0"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln27_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="0" index="1" bw="6" slack="0"/>
<pin id="446" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln27_10_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="6" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_10/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln27_19_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="1"/>
<pin id="456" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_19/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln27_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="6" slack="0"/>
<pin id="460" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln27_11_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="7" slack="0"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_11/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln27_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="3" slack="0"/>
<pin id="470" dir="0" index="1" bw="6" slack="0"/>
<pin id="471" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_2/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln27_12_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="7" slack="0"/>
<pin id="476" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_12/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln27_3_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="3" slack="0"/>
<pin id="481" dir="0" index="1" bw="6" slack="1"/>
<pin id="482" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_3/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln27_13_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="7" slack="0"/>
<pin id="486" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_13/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln27_4_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="0"/>
<pin id="491" dir="0" index="1" bw="6" slack="1"/>
<pin id="492" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_4/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln27_14_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="7" slack="0"/>
<pin id="496" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_14/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln27_5_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="4" slack="0"/>
<pin id="501" dir="0" index="1" bw="6" slack="2"/>
<pin id="502" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_5/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln27_15_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="7" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_15/5 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln27_6_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="0"/>
<pin id="511" dir="0" index="1" bw="6" slack="2"/>
<pin id="512" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_6/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln27_16_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="7" slack="0"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_16/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln27_7_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="0"/>
<pin id="521" dir="0" index="1" bw="6" slack="3"/>
<pin id="522" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_7/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln27_17_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="7" slack="0"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_17/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln27_8_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="5" slack="0"/>
<pin id="531" dir="0" index="1" bw="6" slack="3"/>
<pin id="532" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_8/6 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln27_18_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="7" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_18/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sext_ln27_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="4"/>
<pin id="541" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sext_ln27_8_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="3"/>
<pin id="544" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_8/7 "/>
</bind>
</comp>

<comp id="545" class="1004" name="sext_ln27_9_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="3"/>
<pin id="547" dir="1" index="1" bw="30" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_9/7 "/>
</bind>
</comp>

<comp id="548" class="1004" name="sext_ln27_10_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="16" slack="2"/>
<pin id="550" dir="1" index="1" bw="30" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_10/7 "/>
</bind>
</comp>

<comp id="551" class="1004" name="sext_ln27_11_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="16" slack="2"/>
<pin id="553" dir="1" index="1" bw="30" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_11/7 "/>
</bind>
</comp>

<comp id="554" class="1004" name="sext_ln27_12_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="1"/>
<pin id="556" dir="1" index="1" bw="30" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_12/7 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sext_ln27_13_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="16" slack="1"/>
<pin id="559" dir="1" index="1" bw="30" slack="7"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_13/7 "/>
</bind>
</comp>

<comp id="560" class="1004" name="sext_ln27_14_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="0"/>
<pin id="562" dir="1" index="1" bw="30" slack="7"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_14/7 "/>
</bind>
</comp>

<comp id="564" class="1004" name="sext_ln30_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="0"/>
<pin id="566" dir="1" index="1" bw="30" slack="8"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/7 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_5_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="0" index="2" bw="1" slack="0"/>
<pin id="572" dir="0" index="3" bw="1" slack="0"/>
<pin id="573" dir="0" index="4" bw="1" slack="0"/>
<pin id="574" dir="0" index="5" bw="1" slack="0"/>
<pin id="575" dir="0" index="6" bw="1" slack="0"/>
<pin id="576" dir="0" index="7" bw="1" slack="0"/>
<pin id="577" dir="0" index="8" bw="1" slack="0"/>
<pin id="578" dir="0" index="9" bw="3" slack="5"/>
<pin id="579" dir="1" index="10" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="589" class="1004" name="icmp_ln32_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="0"/>
<pin id="591" dir="0" index="1" bw="8" slack="7"/>
<pin id="592" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/8 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln32_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/8 "/>
</bind>
</comp>

<comp id="600" class="1004" name="out_h_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="4" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/8 "/>
</bind>
</comp>

<comp id="606" class="1004" name="icmp_ln33_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="4" slack="0"/>
<pin id="608" dir="0" index="1" bw="4" slack="7"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/8 "/>
</bind>
</comp>

<comp id="611" class="1004" name="out_w_0_mid2_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="4" slack="0"/>
<pin id="614" dir="0" index="2" bw="4" slack="0"/>
<pin id="615" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_w_0_mid2/8 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp10_0_0_mid2_v_v_v_2_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="4" slack="0"/>
<pin id="622" dir="0" index="2" bw="4" slack="0"/>
<pin id="623" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp10_0_0_mid2_v_v_v_2/8 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp10_0_0_mid2_v_v_v_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="4" slack="0"/>
<pin id="629" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_0_0_mid2_v_v_v/8 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp10_0_0_mid2_v_v_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="7" slack="6"/>
<pin id="633" dir="0" index="1" bw="4" slack="0"/>
<pin id="634" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10_0_0_mid2_v_v/8 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp10_0_0_mid2_v_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="7" slack="0"/>
<pin id="639" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_0_0_mid2_v/8 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp10_0_0_mid2_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="7" slack="0"/>
<pin id="643" dir="0" index="1" bw="6" slack="7"/>
<pin id="644" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp10_0_0_mid2/8 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp12_mid2_v_v_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="7" slack="6"/>
<pin id="648" dir="0" index="1" bw="4" slack="0"/>
<pin id="649" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp12_mid2_v_v/8 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp10_1_0_mid2_v_v_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="7" slack="1"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10_1_0_mid2_v_v/9 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp10_1_0_mid2_v_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="7" slack="0"/>
<pin id="659" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_1_0_mid2_v/9 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp10_1_0_mid2_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="7" slack="0"/>
<pin id="663" dir="0" index="1" bw="6" slack="8"/>
<pin id="664" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp10_1_0_mid2/9 "/>
</bind>
</comp>

<comp id="666" class="1004" name="zext_ln40_13_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="4" slack="1"/>
<pin id="668" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_13/9 "/>
</bind>
</comp>

<comp id="669" class="1004" name="add_ln40_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="11" slack="1"/>
<pin id="671" dir="0" index="1" bw="4" slack="0"/>
<pin id="672" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/9 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln40_14_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="11" slack="0"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_14/9 "/>
</bind>
</comp>

<comp id="679" class="1004" name="out_w_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="4" slack="1"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/9 "/>
</bind>
</comp>

<comp id="684" class="1004" name="zext_ln40_15_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="4" slack="0"/>
<pin id="686" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_15/9 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add_ln40_12_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="4" slack="0"/>
<pin id="690" dir="0" index="1" bw="11" slack="1"/>
<pin id="691" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_12/9 "/>
</bind>
</comp>

<comp id="693" class="1004" name="zext_ln40_16_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="11" slack="0"/>
<pin id="695" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_16/9 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp10_2_0_mid2_v_v_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="7" slack="2"/>
<pin id="700" dir="0" index="1" bw="3" slack="0"/>
<pin id="701" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10_2_0_mid2_v_v/10 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp10_2_0_mid2_v_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="7" slack="0"/>
<pin id="705" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_2_0_mid2_v/10 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp10_2_0_mid2_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="7" slack="0"/>
<pin id="709" dir="0" index="1" bw="6" slack="9"/>
<pin id="710" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp10_2_0_mid2/10 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp12_mid2_v_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="7" slack="2"/>
<pin id="714" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp12_mid2_v/10 "/>
</bind>
</comp>

<comp id="715" class="1004" name="add_ln40_13_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="4" slack="2"/>
<pin id="717" dir="0" index="1" bw="3" slack="0"/>
<pin id="718" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_13/10 "/>
</bind>
</comp>

<comp id="720" class="1004" name="zext_ln40_17_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="4" slack="0"/>
<pin id="722" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_17/10 "/>
</bind>
</comp>

<comp id="724" class="1004" name="add_ln40_14_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="4" slack="0"/>
<pin id="726" dir="0" index="1" bw="11" slack="2"/>
<pin id="727" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_14/10 "/>
</bind>
</comp>

<comp id="729" class="1004" name="zext_ln40_18_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="11" slack="0"/>
<pin id="731" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_18/10 "/>
</bind>
</comp>

<comp id="734" class="1004" name="add_ln40_15_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="11" slack="1"/>
<pin id="736" dir="0" index="1" bw="4" slack="1"/>
<pin id="737" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_15/10 "/>
</bind>
</comp>

<comp id="738" class="1004" name="zext_ln40_19_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="11" slack="0"/>
<pin id="740" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_19/10 "/>
</bind>
</comp>

<comp id="743" class="1004" name="sext_ln40_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="16" slack="1"/>
<pin id="745" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/11 "/>
</bind>
</comp>

<comp id="747" class="1004" name="trunc_ln_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="0"/>
<pin id="749" dir="0" index="1" bw="30" slack="0"/>
<pin id="750" dir="0" index="2" bw="5" slack="0"/>
<pin id="751" dir="0" index="3" bw="6" slack="0"/>
<pin id="752" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/11 "/>
</bind>
</comp>

<comp id="756" class="1004" name="sext_ln40_9_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="16" slack="1"/>
<pin id="758" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_9/11 "/>
</bind>
</comp>

<comp id="760" class="1004" name="trunc_ln48_9_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="16" slack="0"/>
<pin id="762" dir="0" index="1" bw="30" slack="0"/>
<pin id="763" dir="0" index="2" bw="5" slack="0"/>
<pin id="764" dir="0" index="3" bw="6" slack="0"/>
<pin id="765" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_9/11 "/>
</bind>
</comp>

<comp id="769" class="1004" name="add_ln40_16_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="4" slack="2"/>
<pin id="771" dir="0" index="1" bw="11" slack="2"/>
<pin id="772" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_16/11 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln40_20_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="11" slack="0"/>
<pin id="775" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_20/11 "/>
</bind>
</comp>

<comp id="778" class="1004" name="add_ln40_17_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="4" slack="1"/>
<pin id="780" dir="0" index="1" bw="11" slack="2"/>
<pin id="781" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_17/11 "/>
</bind>
</comp>

<comp id="782" class="1004" name="zext_ln40_21_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="11" slack="0"/>
<pin id="784" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_21/11 "/>
</bind>
</comp>

<comp id="787" class="1004" name="add_ln40_18_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="11" slack="1"/>
<pin id="789" dir="0" index="1" bw="4" slack="2"/>
<pin id="790" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_18/11 "/>
</bind>
</comp>

<comp id="791" class="1004" name="add_ln40_19_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="4" slack="2"/>
<pin id="793" dir="0" index="1" bw="11" slack="1"/>
<pin id="794" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_19/11 "/>
</bind>
</comp>

<comp id="795" class="1004" name="add_ln40_20_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="4" slack="1"/>
<pin id="797" dir="0" index="1" bw="11" slack="1"/>
<pin id="798" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_20/11 "/>
</bind>
</comp>

<comp id="799" class="1004" name="sext_ln40_10_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="1"/>
<pin id="801" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_10/12 "/>
</bind>
</comp>

<comp id="803" class="1004" name="trunc_ln48_s_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="16" slack="0"/>
<pin id="805" dir="0" index="1" bw="30" slack="0"/>
<pin id="806" dir="0" index="2" bw="5" slack="0"/>
<pin id="807" dir="0" index="3" bw="6" slack="0"/>
<pin id="808" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_s/12 "/>
</bind>
</comp>

<comp id="812" class="1004" name="sext_ln40_11_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="16" slack="1"/>
<pin id="814" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_11/12 "/>
</bind>
</comp>

<comp id="816" class="1004" name="trunc_ln48_8_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="0"/>
<pin id="818" dir="0" index="1" bw="30" slack="0"/>
<pin id="819" dir="0" index="2" bw="5" slack="0"/>
<pin id="820" dir="0" index="3" bw="6" slack="0"/>
<pin id="821" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_8/12 "/>
</bind>
</comp>

<comp id="825" class="1004" name="zext_ln40_22_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="11" slack="1"/>
<pin id="827" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_22/12 "/>
</bind>
</comp>

<comp id="829" class="1004" name="zext_ln40_23_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="11" slack="1"/>
<pin id="831" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_23/12 "/>
</bind>
</comp>

<comp id="833" class="1004" name="add_ln48_9_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="16" slack="1"/>
<pin id="835" dir="0" index="1" bw="16" slack="5"/>
<pin id="836" dir="1" index="2" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_9/12 "/>
</bind>
</comp>

<comp id="837" class="1004" name="sext_ln40_12_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="16" slack="1"/>
<pin id="839" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_12/13 "/>
</bind>
</comp>

<comp id="841" class="1004" name="trunc_ln48_1_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="16" slack="0"/>
<pin id="843" dir="0" index="1" bw="30" slack="0"/>
<pin id="844" dir="0" index="2" bw="5" slack="0"/>
<pin id="845" dir="0" index="3" bw="6" slack="0"/>
<pin id="846" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_1/13 "/>
</bind>
</comp>

<comp id="850" class="1004" name="sext_ln40_13_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="16" slack="1"/>
<pin id="852" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_13/13 "/>
</bind>
</comp>

<comp id="854" class="1004" name="trunc_ln48_2_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="16" slack="0"/>
<pin id="856" dir="0" index="1" bw="30" slack="0"/>
<pin id="857" dir="0" index="2" bw="5" slack="0"/>
<pin id="858" dir="0" index="3" bw="6" slack="0"/>
<pin id="859" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_2/13 "/>
</bind>
</comp>

<comp id="863" class="1004" name="zext_ln40_24_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="11" slack="2"/>
<pin id="865" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_24/13 "/>
</bind>
</comp>

<comp id="867" class="1004" name="add_ln48_10_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="16" slack="1"/>
<pin id="869" dir="0" index="1" bw="16" slack="1"/>
<pin id="870" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_10/13 "/>
</bind>
</comp>

<comp id="871" class="1004" name="add_ln48_11_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="16" slack="0"/>
<pin id="873" dir="0" index="1" bw="16" slack="2"/>
<pin id="874" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_11/13 "/>
</bind>
</comp>

<comp id="876" class="1004" name="sext_ln40_14_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="16" slack="1"/>
<pin id="878" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_14/14 "/>
</bind>
</comp>

<comp id="880" class="1004" name="trunc_ln48_3_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="16" slack="0"/>
<pin id="882" dir="0" index="1" bw="30" slack="0"/>
<pin id="883" dir="0" index="2" bw="5" slack="0"/>
<pin id="884" dir="0" index="3" bw="6" slack="0"/>
<pin id="885" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_3/14 "/>
</bind>
</comp>

<comp id="889" class="1004" name="sext_ln40_15_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="16" slack="1"/>
<pin id="891" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_15/14 "/>
</bind>
</comp>

<comp id="893" class="1004" name="trunc_ln48_4_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="16" slack="0"/>
<pin id="895" dir="0" index="1" bw="30" slack="0"/>
<pin id="896" dir="0" index="2" bw="5" slack="0"/>
<pin id="897" dir="0" index="3" bw="6" slack="0"/>
<pin id="898" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_4/14 "/>
</bind>
</comp>

<comp id="902" class="1004" name="sext_ln40_16_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="16" slack="1"/>
<pin id="904" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_16/15 "/>
</bind>
</comp>

<comp id="906" class="1004" name="trunc_ln48_5_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="16" slack="0"/>
<pin id="908" dir="0" index="1" bw="30" slack="0"/>
<pin id="909" dir="0" index="2" bw="5" slack="0"/>
<pin id="910" dir="0" index="3" bw="6" slack="0"/>
<pin id="911" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_5/15 "/>
</bind>
</comp>

<comp id="915" class="1004" name="add_ln48_13_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="16" slack="3"/>
<pin id="917" dir="0" index="1" bw="16" slack="3"/>
<pin id="918" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_13/16 "/>
</bind>
</comp>

<comp id="919" class="1004" name="add_ln48_14_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="16" slack="2"/>
<pin id="921" dir="0" index="1" bw="16" slack="1"/>
<pin id="922" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_14/16 "/>
</bind>
</comp>

<comp id="923" class="1004" name="add_ln48_15_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="16" slack="0"/>
<pin id="925" dir="0" index="1" bw="16" slack="2"/>
<pin id="926" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_15/16 "/>
</bind>
</comp>

<comp id="928" class="1004" name="add_ln48_16_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="16" slack="0"/>
<pin id="930" dir="0" index="1" bw="16" slack="0"/>
<pin id="931" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_16/16 "/>
</bind>
</comp>

<comp id="934" class="1004" name="add_ln48_12_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="16" slack="4"/>
<pin id="936" dir="0" index="1" bw="16" slack="5"/>
<pin id="937" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_12/17 "/>
</bind>
</comp>

<comp id="938" class="1004" name="add_ln48_17_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="16" slack="1"/>
<pin id="940" dir="0" index="1" bw="16" slack="0"/>
<pin id="941" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_17/17 "/>
</bind>
</comp>

<comp id="944" class="1004" name="zext_ln48_2_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="11" slack="7"/>
<pin id="946" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_2/17 "/>
</bind>
</comp>

<comp id="948" class="1007" name="grp_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="7" slack="0"/>
<pin id="950" dir="0" index="1" bw="5" slack="1"/>
<pin id="951" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="952" dir="1" index="3" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp12_mid2/10 add_ln48/10 "/>
</bind>
</comp>

<comp id="954" class="1007" name="mul_ln40_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="16" slack="4"/>
<pin id="956" dir="0" index="1" bw="16" slack="0"/>
<pin id="957" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/11 "/>
</bind>
</comp>

<comp id="960" class="1007" name="mul_ln40_9_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="16" slack="4"/>
<pin id="962" dir="0" index="1" bw="16" slack="0"/>
<pin id="963" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_9/11 "/>
</bind>
</comp>

<comp id="966" class="1007" name="mul_ln40_10_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="16" slack="5"/>
<pin id="968" dir="0" index="1" bw="16" slack="0"/>
<pin id="969" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_10/12 "/>
</bind>
</comp>

<comp id="972" class="1007" name="mul_ln40_11_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="16" slack="5"/>
<pin id="974" dir="0" index="1" bw="16" slack="0"/>
<pin id="975" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_11/12 "/>
</bind>
</comp>

<comp id="978" class="1007" name="mul_ln40_12_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="16" slack="6"/>
<pin id="980" dir="0" index="1" bw="16" slack="0"/>
<pin id="981" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_12/13 "/>
</bind>
</comp>

<comp id="984" class="1007" name="mul_ln40_13_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="16" slack="6"/>
<pin id="986" dir="0" index="1" bw="16" slack="0"/>
<pin id="987" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_13/13 "/>
</bind>
</comp>

<comp id="990" class="1007" name="mul_ln40_14_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="16" slack="7"/>
<pin id="992" dir="0" index="1" bw="16" slack="0"/>
<pin id="993" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_14/14 "/>
</bind>
</comp>

<comp id="996" class="1007" name="mul_ln40_15_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="16" slack="7"/>
<pin id="998" dir="0" index="1" bw="16" slack="0"/>
<pin id="999" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_15/14 "/>
</bind>
</comp>

<comp id="1002" class="1007" name="mul_ln40_16_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="16" slack="8"/>
<pin id="1004" dir="0" index="1" bw="16" slack="0"/>
<pin id="1005" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_16/15 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="zext_ln40_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="7" slack="1"/>
<pin id="1010" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="zext_ln40_1_cast23_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="11" slack="7"/>
<pin id="1015" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln40_1_cast23 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="zext_ln48_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="7" slack="1"/>
<pin id="1022" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln48 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="zext_ln48_1_cast_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="11" slack="9"/>
<pin id="1027" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln48_1_cast "/>
</bind>
</comp>

<comp id="1030" class="1005" name="empty_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="4" slack="7"/>
<pin id="1032" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1035" class="1005" name="bound_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="8" slack="7"/>
<pin id="1037" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="1040" class="1005" name="add_ln23_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="7" slack="0"/>
<pin id="1042" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="add_ln23_3_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="7" slack="0"/>
<pin id="1047" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23_3 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="out_d_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="4" slack="0"/>
<pin id="1055" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="1058" class="1005" name="trunc_ln27_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="3" slack="5"/>
<pin id="1060" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln27 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="add_ln27_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="6" slack="1"/>
<pin id="1065" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="kernel_addr_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="7" slack="1"/>
<pin id="1070" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="1073" class="1005" name="zext_ln27_19_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="7" slack="1"/>
<pin id="1075" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln27_19 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="kernel_load_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="16" slack="4"/>
<pin id="1085" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="1088" class="1005" name="kernel_addr_1_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="7" slack="1"/>
<pin id="1090" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_1 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="kernel_addr_2_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="7" slack="1"/>
<pin id="1095" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_2 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="kernel_load_1_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="16" slack="3"/>
<pin id="1100" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="kernel_load_1 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="kernel_load_2_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="16" slack="3"/>
<pin id="1105" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="kernel_load_2 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="kernel_addr_3_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="7" slack="1"/>
<pin id="1110" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_3 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="kernel_addr_4_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="7" slack="1"/>
<pin id="1115" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_4 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="kernel_load_3_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="16" slack="2"/>
<pin id="1120" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="kernel_load_3 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="kernel_load_4_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="16" slack="2"/>
<pin id="1125" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="kernel_load_4 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="kernel_addr_5_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="7" slack="1"/>
<pin id="1130" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_5 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="kernel_addr_6_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="7" slack="1"/>
<pin id="1135" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_6 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="kernel_load_5_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="16" slack="1"/>
<pin id="1140" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load_5 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="kernel_load_6_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="16" slack="1"/>
<pin id="1145" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load_6 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="kernel_addr_7_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="7" slack="1"/>
<pin id="1150" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_7 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="kernel_addr_8_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="7" slack="1"/>
<pin id="1155" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_8 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="sext_ln27_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="30" slack="4"/>
<pin id="1160" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln27 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="sext_ln27_8_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="30" slack="4"/>
<pin id="1165" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln27_8 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="sext_ln27_9_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="30" slack="5"/>
<pin id="1170" dir="1" index="1" bw="30" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln27_9 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="sext_ln27_10_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="30" slack="5"/>
<pin id="1175" dir="1" index="1" bw="30" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln27_10 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="sext_ln27_11_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="30" slack="6"/>
<pin id="1180" dir="1" index="1" bw="30" slack="6"/>
</pin_list>
<bind>
<opset="sext_ln27_11 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="sext_ln27_12_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="30" slack="6"/>
<pin id="1185" dir="1" index="1" bw="30" slack="6"/>
</pin_list>
<bind>
<opset="sext_ln27_12 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="sext_ln27_13_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="30" slack="7"/>
<pin id="1190" dir="1" index="1" bw="30" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln27_13 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="sext_ln27_14_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="30" slack="7"/>
<pin id="1195" dir="1" index="1" bw="30" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln27_14 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="sext_ln30_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="30" slack="8"/>
<pin id="1200" dir="1" index="1" bw="30" slack="8"/>
</pin_list>
<bind>
<opset="sext_ln30 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="tmp_5_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="16" slack="5"/>
<pin id="1205" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="icmp_ln32_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1" slack="1"/>
<pin id="1210" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="add_ln32_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="8" slack="0"/>
<pin id="1214" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="out_w_0_mid2_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="4" slack="1"/>
<pin id="1219" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0_mid2 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="tmp10_0_0_mid2_v_v_v_2_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="4" slack="0"/>
<pin id="1226" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp10_0_0_mid2_v_v_v_2 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="tmp10_0_0_mid2_v_v_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="7" slack="1"/>
<pin id="1231" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_0_0_mid2_v_v "/>
</bind>
</comp>

<comp id="1235" class="1005" name="tmp10_0_0_mid2_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="11" slack="1"/>
<pin id="1237" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_0_0_mid2 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="tmp12_mid2_v_v_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="7" slack="2"/>
<pin id="1244" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="tmp12_mid2_v_v "/>
</bind>
</comp>

<comp id="1247" class="1005" name="tmp10_1_0_mid2_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="11" slack="1"/>
<pin id="1249" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_1_0_mid2 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="zext_ln40_13_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="11" slack="1"/>
<pin id="1256" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_13 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="input_addr_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="14" slack="1"/>
<pin id="1263" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1266" class="1005" name="out_w_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="4" slack="1"/>
<pin id="1268" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="1271" class="1005" name="zext_ln40_15_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="11" slack="2"/>
<pin id="1273" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln40_15 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="input_addr_15_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="14" slack="1"/>
<pin id="1279" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_15 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="tmp10_2_0_mid2_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="11" slack="1"/>
<pin id="1284" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_2_0_mid2 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="zext_ln40_17_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="11" slack="1"/>
<pin id="1291" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_17 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="input_addr_16_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="14" slack="1"/>
<pin id="1297" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_16 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="input_addr_17_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="14" slack="1"/>
<pin id="1302" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_17 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="add_ln48_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="11" slack="7"/>
<pin id="1307" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="trunc_ln_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="16" slack="1"/>
<pin id="1312" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1315" class="1005" name="trunc_ln48_9_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="16" slack="2"/>
<pin id="1317" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln48_9 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="input_addr_18_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="14" slack="1"/>
<pin id="1322" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_18 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="input_addr_19_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="14" slack="1"/>
<pin id="1327" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_19 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="add_ln40_18_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="11" slack="1"/>
<pin id="1332" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_18 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="add_ln40_19_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="11" slack="1"/>
<pin id="1337" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_19 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="add_ln40_20_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="11" slack="2"/>
<pin id="1342" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln40_20 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="trunc_ln48_s_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="16" slack="1"/>
<pin id="1347" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_s "/>
</bind>
</comp>

<comp id="1350" class="1005" name="trunc_ln48_8_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="16" slack="1"/>
<pin id="1352" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_8 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="input_addr_20_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="14" slack="1"/>
<pin id="1357" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_20 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="input_addr_21_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="14" slack="1"/>
<pin id="1362" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_21 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="add_ln48_9_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="16" slack="5"/>
<pin id="1367" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="add_ln48_9 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="trunc_ln48_1_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="16" slack="3"/>
<pin id="1372" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln48_1 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="trunc_ln48_2_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="16" slack="3"/>
<pin id="1377" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln48_2 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="input_addr_22_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="14" slack="1"/>
<pin id="1382" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_22 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="add_ln48_11_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="16" slack="4"/>
<pin id="1387" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="add_ln48_11 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="trunc_ln48_3_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="16" slack="2"/>
<pin id="1392" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln48_3 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="trunc_ln48_4_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="16" slack="2"/>
<pin id="1397" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln48_4 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="trunc_ln48_5_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="16" slack="1"/>
<pin id="1402" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_5 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="add_ln48_16_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="16" slack="1"/>
<pin id="1407" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="127" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="135" pin="3"/><net_sink comp="121" pin=2"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="147" pin="3"/><net_sink comp="121" pin=2"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="155" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="163" pin="3"/><net_sink comp="121" pin=2"/></net>

<net id="176"><net_src comp="12" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="171" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="179" pin="3"/><net_sink comp="121" pin=2"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="34" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="187" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="200"><net_src comp="4" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="202" pin=2"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="220" pin="3"/><net_sink comp="202" pin=2"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="228" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="241"><net_src comp="4" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="236" pin="3"/><net_sink comp="202" pin=2"/></net>

<net id="249"><net_src comp="4" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="244" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="257"><net_src comp="4" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="34" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="252" pin="3"/><net_sink comp="202" pin=2"/></net>

<net id="265"><net_src comp="4" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="34" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="260" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="273"><net_src comp="4" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="34" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="268" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="281"><net_src comp="10" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="34" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="276" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="18" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="20" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="304" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="315"><net_src comp="20" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="316" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="327"><net_src comp="70" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="18" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="18" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="202" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="202" pin="7"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="202" pin="7"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="202" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="108" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="102" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="96" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="90" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="90" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="96" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="383" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="391" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="316" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="304" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="293" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="22" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="293" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="28" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="293" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="293" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="30" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="32" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="447"><net_src comp="427" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="435" pin="3"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="461"><net_src comp="36" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="454" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="472"><net_src comp="38" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="454" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="483"><net_src comp="40" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="479" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="493"><net_src comp="42" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="489" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="503"><net_src comp="44" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="499" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="513"><net_src comp="46" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="509" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="523"><net_src comp="48" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="519" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="533"><net_src comp="50" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="529" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="563"><net_src comp="121" pin="7"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="121" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="580"><net_src comp="66" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="581"><net_src comp="68" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="582"><net_src comp="68" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="583"><net_src comp="68" pin="0"/><net_sink comp="568" pin=3"/></net>

<net id="584"><net_src comp="68" pin="0"/><net_sink comp="568" pin=4"/></net>

<net id="585"><net_src comp="68" pin="0"/><net_sink comp="568" pin=5"/></net>

<net id="586"><net_src comp="68" pin="0"/><net_sink comp="568" pin=6"/></net>

<net id="587"><net_src comp="68" pin="0"/><net_sink comp="568" pin=7"/></net>

<net id="588"><net_src comp="68" pin="0"/><net_sink comp="568" pin=8"/></net>

<net id="593"><net_src comp="328" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="598"><net_src comp="328" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="72" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="339" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="28" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="350" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="616"><net_src comp="606" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="18" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="350" pin="4"/><net_sink comp="611" pin=2"/></net>

<net id="624"><net_src comp="606" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="600" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="339" pin="4"/><net_sink comp="619" pin=2"/></net>

<net id="630"><net_src comp="619" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="300" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="627" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="640"><net_src comp="631" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="637" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="650"><net_src comp="312" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="627" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="36" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="660"><net_src comp="652" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="665"><net_src comp="657" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="673"><net_src comp="666" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="677"><net_src comp="669" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="683"><net_src comp="28" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="687"><net_src comp="679" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="692"><net_src comp="684" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="696"><net_src comp="688" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="702"><net_src comp="38" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="706"><net_src comp="698" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="711"><net_src comp="703" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="719"><net_src comp="74" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="723"><net_src comp="715" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="728"><net_src comp="720" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="732"><net_src comp="724" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="741"><net_src comp="734" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="746"><net_src comp="357" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="753"><net_src comp="76" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="78" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="755"><net_src comp="80" pin="0"/><net_sink comp="747" pin=3"/></net>

<net id="759"><net_src comp="362" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="766"><net_src comp="76" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="78" pin="0"/><net_sink comp="760" pin=2"/></net>

<net id="768"><net_src comp="80" pin="0"/><net_sink comp="760" pin=3"/></net>

<net id="776"><net_src comp="769" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="785"><net_src comp="778" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="802"><net_src comp="357" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="809"><net_src comp="76" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="78" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="811"><net_src comp="80" pin="0"/><net_sink comp="803" pin=3"/></net>

<net id="815"><net_src comp="362" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="822"><net_src comp="76" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="78" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="824"><net_src comp="80" pin="0"/><net_sink comp="816" pin=3"/></net>

<net id="828"><net_src comp="825" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="832"><net_src comp="829" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="840"><net_src comp="357" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="847"><net_src comp="76" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="848"><net_src comp="78" pin="0"/><net_sink comp="841" pin=2"/></net>

<net id="849"><net_src comp="80" pin="0"/><net_sink comp="841" pin=3"/></net>

<net id="853"><net_src comp="362" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="860"><net_src comp="76" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="78" pin="0"/><net_sink comp="854" pin=2"/></net>

<net id="862"><net_src comp="80" pin="0"/><net_sink comp="854" pin=3"/></net>

<net id="866"><net_src comp="863" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="875"><net_src comp="867" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="879"><net_src comp="357" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="886"><net_src comp="76" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="78" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="888"><net_src comp="80" pin="0"/><net_sink comp="880" pin=3"/></net>

<net id="892"><net_src comp="362" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="899"><net_src comp="76" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="78" pin="0"/><net_sink comp="893" pin=2"/></net>

<net id="901"><net_src comp="80" pin="0"/><net_sink comp="893" pin=3"/></net>

<net id="905"><net_src comp="357" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="912"><net_src comp="76" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="78" pin="0"/><net_sink comp="906" pin=2"/></net>

<net id="914"><net_src comp="80" pin="0"/><net_sink comp="906" pin=3"/></net>

<net id="927"><net_src comp="919" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="932"><net_src comp="923" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="915" pin="2"/><net_sink comp="928" pin=1"/></net>

<net id="942"><net_src comp="934" pin="2"/><net_sink comp="938" pin=1"/></net>

<net id="943"><net_src comp="938" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="947"><net_src comp="944" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="953"><net_src comp="712" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="958"><net_src comp="743" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="959"><net_src comp="954" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="964"><net_src comp="756" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="965"><net_src comp="960" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="970"><net_src comp="799" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="971"><net_src comp="966" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="976"><net_src comp="812" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="977"><net_src comp="972" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="982"><net_src comp="837" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="983"><net_src comp="978" pin="2"/><net_sink comp="841" pin=1"/></net>

<net id="988"><net_src comp="850" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="989"><net_src comp="984" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="994"><net_src comp="876" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="995"><net_src comp="990" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="1000"><net_src comp="889" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1001"><net_src comp="996" pin="2"/><net_sink comp="893" pin=1"/></net>

<net id="1006"><net_src comp="902" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1007"><net_src comp="1002" pin="2"/><net_sink comp="906" pin=1"/></net>

<net id="1011"><net_src comp="367" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1016"><net_src comp="371" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="1018"><net_src comp="1013" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="1019"><net_src comp="1013" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="1023"><net_src comp="375" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="1028"><net_src comp="379" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="1033"><net_src comp="383" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="1038"><net_src comp="399" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="1043"><net_src comp="405" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1048"><net_src comp="410" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1056"><net_src comp="421" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="1061"><net_src comp="431" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="568" pin=9"/></net>

<net id="1066"><net_src comp="443" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="1071"><net_src comp="114" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1076"><net_src comp="454" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="1078"><net_src comp="1073" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="1079"><net_src comp="1073" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="1080"><net_src comp="1073" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="1081"><net_src comp="1073" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="1082"><net_src comp="1073" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="1086"><net_src comp="121" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1091"><net_src comp="127" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1096"><net_src comp="135" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="1101"><net_src comp="121" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="1106"><net_src comp="121" pin="7"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1111"><net_src comp="147" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="1116"><net_src comp="155" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1121"><net_src comp="121" pin="7"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="1126"><net_src comp="121" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="1131"><net_src comp="163" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="1136"><net_src comp="171" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1141"><net_src comp="121" pin="7"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="1146"><net_src comp="121" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="1151"><net_src comp="179" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="1156"><net_src comp="187" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1161"><net_src comp="539" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1166"><net_src comp="542" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1171"><net_src comp="545" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1176"><net_src comp="548" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="1181"><net_src comp="551" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1186"><net_src comp="554" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1191"><net_src comp="557" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1196"><net_src comp="560" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1201"><net_src comp="564" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1206"><net_src comp="568" pin="10"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="1211"><net_src comp="589" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1215"><net_src comp="594" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1220"><net_src comp="611" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1222"><net_src comp="1217" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1223"><net_src comp="1217" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1227"><net_src comp="619" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="1232"><net_src comp="631" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1234"><net_src comp="1229" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1238"><net_src comp="641" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1240"><net_src comp="1235" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="1241"><net_src comp="1235" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="1245"><net_src comp="646" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1250"><net_src comp="661" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1252"><net_src comp="1247" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="1253"><net_src comp="1247" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="1257"><net_src comp="666" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="1259"><net_src comp="1254" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="1260"><net_src comp="1254" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="1264"><net_src comp="195" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="1269"><net_src comp="679" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="1274"><net_src comp="684" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1276"><net_src comp="1271" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1280"><net_src comp="208" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1285"><net_src comp="707" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="1287"><net_src comp="1282" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="1288"><net_src comp="1282" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="1292"><net_src comp="720" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1294"><net_src comp="1289" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1298"><net_src comp="220" pin="3"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1303"><net_src comp="228" pin="3"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="1308"><net_src comp="948" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1313"><net_src comp="747" pin="4"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1318"><net_src comp="760" pin="4"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="1323"><net_src comp="236" pin="3"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1328"><net_src comp="244" pin="3"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="1333"><net_src comp="787" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1338"><net_src comp="791" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1343"><net_src comp="795" pin="2"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1348"><net_src comp="803" pin="4"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1353"><net_src comp="816" pin="4"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="1358"><net_src comp="252" pin="3"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1363"><net_src comp="260" pin="3"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="1368"><net_src comp="833" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="1373"><net_src comp="841" pin="4"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1378"><net_src comp="854" pin="4"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="1383"><net_src comp="268" pin="3"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="1388"><net_src comp="871" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1393"><net_src comp="880" pin="4"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="1398"><net_src comp="893" pin="4"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1403"><net_src comp="906" pin="4"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="1408"><net_src comp="928" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="938" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {17 }
	Port: kernel | {}
 - Input state : 
	Port: depthwise_conv2d_fix.1 : input_height | {1 }
	Port: depthwise_conv2d_fix.1 : input_width | {1 }
	Port: depthwise_conv2d_fix.1 : input_r | {9 10 11 12 13 14 }
	Port: depthwise_conv2d_fix.1 : output_height | {1 }
	Port: depthwise_conv2d_fix.1 : output_width | {1 }
	Port: depthwise_conv2d_fix.1 : kernel | {2 3 4 5 6 7 }
  - Chain level:
	State 1
		cast : 1
		cast2 : 1
		bound : 2
	State 2
		add_ln23 : 1
		add_ln23_3 : 1
		icmp_ln23 : 1
		out_d : 1
		br_ln23 : 2
		zext_ln27 : 1
		trunc_ln27 : 1
		shl_ln : 2
		add_ln27 : 3
		zext_ln27_10 : 4
		kernel_addr : 5
		kernel_load : 6
	State 3
		add_ln27_1 : 1
		zext_ln27_11 : 2
		kernel_addr_1 : 3
		kernel_load_1 : 4
		add_ln27_2 : 1
		zext_ln27_12 : 2
		kernel_addr_2 : 3
		kernel_load_2 : 4
	State 4
		zext_ln27_13 : 1
		kernel_addr_3 : 2
		kernel_load_3 : 3
		zext_ln27_14 : 1
		kernel_addr_4 : 2
		kernel_load_4 : 3
	State 5
		zext_ln27_15 : 1
		kernel_addr_5 : 2
		kernel_load_5 : 3
		zext_ln27_16 : 1
		kernel_addr_6 : 2
		kernel_load_6 : 3
	State 6
		zext_ln27_17 : 1
		kernel_addr_7 : 2
		kernel_load_7 : 3
		zext_ln27_18 : 1
		kernel_addr_8 : 2
		kernel_load_8 : 3
	State 7
		sext_ln27_14 : 1
		sext_ln30 : 1
	State 8
		icmp_ln32 : 1
		add_ln32 : 1
		br_ln32 : 2
		out_h : 1
		icmp_ln33 : 1
		out_w_0_mid2 : 2
		tmp10_0_0_mid2_v_v_v_2 : 2
		tmp10_0_0_mid2_v_v_v : 3
		tmp10_0_0_mid2_v_v : 4
		tmp10_0_0_mid2_v : 5
		tmp10_0_0_mid2 : 6
		tmp12_mid2_v_v : 4
	State 9
		tmp10_1_0_mid2_v : 1
		tmp10_1_0_mid2 : 2
		add_ln40 : 1
		zext_ln40_14 : 2
		input_addr : 3
		input_load : 4
		zext_ln40_15 : 1
		add_ln40_12 : 2
		zext_ln40_16 : 3
		input_addr_15 : 4
		input_load_15 : 5
	State 10
		tmp10_2_0_mid2_v : 1
		tmp10_2_0_mid2 : 2
		tmp12_mid2 : 1
		zext_ln40_17 : 1
		add_ln40_14 : 2
		zext_ln40_18 : 3
		input_addr_16 : 4
		input_load_16 : 5
		zext_ln40_19 : 1
		input_addr_17 : 2
		input_load_17 : 3
		add_ln48 : 2
	State 11
		mul_ln40 : 1
		trunc_ln : 2
		mul_ln40_9 : 1
		trunc_ln48_9 : 2
		zext_ln40_20 : 1
		input_addr_18 : 2
		input_load_18 : 3
		zext_ln40_21 : 1
		input_addr_19 : 2
		input_load_19 : 3
	State 12
		mul_ln40_10 : 1
		trunc_ln48_s : 2
		mul_ln40_11 : 1
		trunc_ln48_8 : 2
		input_addr_20 : 1
		input_load_20 : 2
		input_addr_21 : 1
		input_load_21 : 2
	State 13
		mul_ln40_12 : 1
		trunc_ln48_1 : 2
		mul_ln40_13 : 1
		trunc_ln48_2 : 2
		input_addr_22 : 1
		input_load_22 : 2
		add_ln48_11 : 1
	State 14
		mul_ln40_14 : 1
		trunc_ln48_3 : 2
		mul_ln40_15 : 1
		trunc_ln48_4 : 2
	State 15
		mul_ln40_16 : 1
		trunc_ln48_5 : 2
	State 16
		add_ln48_15 : 1
		add_ln48_16 : 2
	State 17
		add_ln48_17 : 1
		output_addr : 1
		store_ln48 : 2
		empty_64 : 1
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln23_fu_405        |    0    |    0    |    15   |
|          |       add_ln23_3_fu_410       |    0    |    0    |    15   |
|          |          out_d_fu_421         |    0    |    0    |    13   |
|          |        add_ln27_fu_443        |    0    |    0    |    15   |
|          |       add_ln27_1_fu_457       |    0    |    0    |    15   |
|          |       add_ln27_2_fu_468       |    0    |    0    |    15   |
|          |       add_ln27_3_fu_479       |    0    |    0    |    15   |
|          |       add_ln27_4_fu_489       |    0    |    0    |    15   |
|          |       add_ln27_5_fu_499       |    0    |    0    |    15   |
|          |       add_ln27_6_fu_509       |    0    |    0    |    15   |
|          |       add_ln27_7_fu_519       |    0    |    0    |    15   |
|          |       add_ln27_8_fu_529       |    0    |    0    |    15   |
|          |        add_ln32_fu_594        |    0    |    0    |    15   |
|          |          out_h_fu_600         |    0    |    0    |    13   |
|          |   tmp10_0_0_mid2_v_v_fu_631   |    0    |    0    |    15   |
|          |     tmp12_mid2_v_v_fu_646     |    0    |    0    |    15   |
|          |   tmp10_1_0_mid2_v_v_fu_652   |    0    |    0    |    15   |
|          |        add_ln40_fu_669        |    0    |    0    |    13   |
|    add   |          out_w_fu_679         |    0    |    0    |    13   |
|          |       add_ln40_12_fu_688      |    0    |    0    |    13   |
|          |   tmp10_2_0_mid2_v_v_fu_698   |    0    |    0    |    15   |
|          |       add_ln40_13_fu_715      |    0    |    0    |    13   |
|          |       add_ln40_14_fu_724      |    0    |    0    |    13   |
|          |       add_ln40_15_fu_734      |    0    |    0    |    13   |
|          |       add_ln40_16_fu_769      |    0    |    0    |    13   |
|          |       add_ln40_17_fu_778      |    0    |    0    |    13   |
|          |       add_ln40_18_fu_787      |    0    |    0    |    13   |
|          |       add_ln40_19_fu_791      |    0    |    0    |    13   |
|          |       add_ln40_20_fu_795      |    0    |    0    |    13   |
|          |       add_ln48_9_fu_833       |    0    |    0    |    23   |
|          |       add_ln48_10_fu_867      |    0    |    0    |    16   |
|          |       add_ln48_11_fu_871      |    0    |    0    |    16   |
|          |       add_ln48_13_fu_915      |    0    |    0    |    16   |
|          |       add_ln48_14_fu_919      |    0    |    0    |    16   |
|          |       add_ln48_15_fu_923      |    0    |    0    |    16   |
|          |       add_ln48_16_fu_928      |    0    |    0    |    16   |
|          |       add_ln48_12_fu_934      |    0    |    0    |    16   |
|          |       add_ln48_17_fu_938      |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|          |          bound_fu_399         |    0    |    0    |    13   |
|          |     tmp10_0_0_mid2_fu_641     |    0    |    0    |    33   |
|          |     tmp10_1_0_mid2_fu_661     |    0    |    0    |    33   |
|          |     tmp10_2_0_mid2_fu_707     |    0    |    0    |    33   |
|          |        mul_ln40_fu_954        |    1    |    0    |    0    |
|          |       mul_ln40_9_fu_960       |    1    |    0    |    0    |
|    mul   |       mul_ln40_10_fu_966      |    1    |    0    |    0    |
|          |       mul_ln40_11_fu_972      |    1    |    0    |    0    |
|          |       mul_ln40_12_fu_978      |    1    |    0    |    0    |
|          |       mul_ln40_13_fu_984      |    1    |    0    |    0    |
|          |       mul_ln40_14_fu_990      |    1    |    0    |    0    |
|          |       mul_ln40_15_fu_996      |    1    |    0    |    0    |
|          |      mul_ln40_16_fu_1002      |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    mux   |          tmp_5_fu_568         |    0    |    0    |    65   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln23_fu_415       |    0    |    0    |    9    |
|   icmp   |        icmp_ln32_fu_589       |    0    |    0    |    11   |
|          |        icmp_ln33_fu_606       |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|  select  |      out_w_0_mid2_fu_611      |    0    |    0    |    4    |
|          | tmp10_0_0_mid2_v_v_v_2_fu_619 |    0    |    0    |    4    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_948          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_90 |    0    |    0    |    0    |
|   read   | output_height_read_read_fu_96 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_102 |    0    |    0    |    0    |
|          | input_height_read_read_fu_108 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln40_fu_367       |    0    |    0    |    0    |
|          |   zext_ln40_1_cast23_fu_371   |    0    |    0    |    0    |
|          |        zext_ln48_fu_375       |    0    |    0    |    0    |
|          |    zext_ln48_1_cast_fu_379    |    0    |    0    |    0    |
|          |          cast_fu_391          |    0    |    0    |    0    |
|          |          cast2_fu_395         |    0    |    0    |    0    |
|          |        zext_ln27_fu_427       |    0    |    0    |    0    |
|          |      zext_ln27_10_fu_449      |    0    |    0    |    0    |
|          |      zext_ln27_19_fu_454      |    0    |    0    |    0    |
|          |      zext_ln27_11_fu_463      |    0    |    0    |    0    |
|          |      zext_ln27_12_fu_474      |    0    |    0    |    0    |
|          |      zext_ln27_13_fu_484      |    0    |    0    |    0    |
|          |      zext_ln27_14_fu_494      |    0    |    0    |    0    |
|          |      zext_ln27_15_fu_504      |    0    |    0    |    0    |
|          |      zext_ln27_16_fu_514      |    0    |    0    |    0    |
|          |      zext_ln27_17_fu_524      |    0    |    0    |    0    |
|          |      zext_ln27_18_fu_534      |    0    |    0    |    0    |
|   zext   |  tmp10_0_0_mid2_v_v_v_fu_627  |    0    |    0    |    0    |
|          |    tmp10_0_0_mid2_v_fu_637    |    0    |    0    |    0    |
|          |    tmp10_1_0_mid2_v_fu_657    |    0    |    0    |    0    |
|          |      zext_ln40_13_fu_666      |    0    |    0    |    0    |
|          |      zext_ln40_14_fu_674      |    0    |    0    |    0    |
|          |      zext_ln40_15_fu_684      |    0    |    0    |    0    |
|          |      zext_ln40_16_fu_693      |    0    |    0    |    0    |
|          |    tmp10_2_0_mid2_v_fu_703    |    0    |    0    |    0    |
|          |      tmp12_mid2_v_fu_712      |    0    |    0    |    0    |
|          |      zext_ln40_17_fu_720      |    0    |    0    |    0    |
|          |      zext_ln40_18_fu_729      |    0    |    0    |    0    |
|          |      zext_ln40_19_fu_738      |    0    |    0    |    0    |
|          |      zext_ln40_20_fu_773      |    0    |    0    |    0    |
|          |      zext_ln40_21_fu_782      |    0    |    0    |    0    |
|          |      zext_ln40_22_fu_825      |    0    |    0    |    0    |
|          |      zext_ln40_23_fu_829      |    0    |    0    |    0    |
|          |      zext_ln40_24_fu_863      |    0    |    0    |    0    |
|          |       zext_ln48_2_fu_944      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_383         |    0    |    0    |    0    |
|   trunc  |        empty_61_fu_387        |    0    |    0    |    0    |
|          |       trunc_ln27_fu_431       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln_fu_435         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln27_fu_539       |    0    |    0    |    0    |
|          |       sext_ln27_8_fu_542      |    0    |    0    |    0    |
|          |       sext_ln27_9_fu_545      |    0    |    0    |    0    |
|          |      sext_ln27_10_fu_548      |    0    |    0    |    0    |
|          |      sext_ln27_11_fu_551      |    0    |    0    |    0    |
|          |      sext_ln27_12_fu_554      |    0    |    0    |    0    |
|          |      sext_ln27_13_fu_557      |    0    |    0    |    0    |
|          |      sext_ln27_14_fu_560      |    0    |    0    |    0    |
|   sext   |        sext_ln30_fu_564       |    0    |    0    |    0    |
|          |        sext_ln40_fu_743       |    0    |    0    |    0    |
|          |       sext_ln40_9_fu_756      |    0    |    0    |    0    |
|          |      sext_ln40_10_fu_799      |    0    |    0    |    0    |
|          |      sext_ln40_11_fu_812      |    0    |    0    |    0    |
|          |      sext_ln40_12_fu_837      |    0    |    0    |    0    |
|          |      sext_ln40_13_fu_850      |    0    |    0    |    0    |
|          |      sext_ln40_14_fu_876      |    0    |    0    |    0    |
|          |      sext_ln40_15_fu_889      |    0    |    0    |    0    |
|          |      sext_ln40_16_fu_902      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_747        |    0    |    0    |    0    |
|          |      trunc_ln48_9_fu_760      |    0    |    0    |    0    |
|          |      trunc_ln48_s_fu_803      |    0    |    0    |    0    |
|          |      trunc_ln48_8_fu_816      |    0    |    0    |    0    |
|partselect|      trunc_ln48_1_fu_841      |    0    |    0    |    0    |
|          |      trunc_ln48_2_fu_854      |    0    |    0    |    0    |
|          |      trunc_ln48_3_fu_880      |    0    |    0    |    0    |
|          |      trunc_ln48_4_fu_893      |    0    |    0    |    0    |
|          |      trunc_ln48_5_fu_906      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    10   |    0    |   774   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      add_ln23_3_reg_1045      |    7   |
|       add_ln23_reg_1040       |    7   |
|       add_ln27_reg_1063       |    6   |
|       add_ln32_reg_1212       |    8   |
|      add_ln40_18_reg_1330     |   11   |
|      add_ln40_19_reg_1335     |   11   |
|      add_ln40_20_reg_1340     |   11   |
|      add_ln48_11_reg_1385     |   16   |
|      add_ln48_16_reg_1405     |   16   |
|      add_ln48_9_reg_1365      |   16   |
|       add_ln48_reg_1305       |   11   |
|         bound_reg_1035        |    8   |
|         empty_reg_1030        |    4   |
|       icmp_ln32_reg_1208      |    1   |
|     indvar_flatten_reg_324    |    8   |
|     input_addr_15_reg_1277    |   14   |
|     input_addr_16_reg_1295    |   14   |
|     input_addr_17_reg_1300    |   14   |
|     input_addr_18_reg_1320    |   14   |
|     input_addr_19_reg_1325    |   14   |
|     input_addr_20_reg_1355    |   14   |
|     input_addr_21_reg_1360    |   14   |
|     input_addr_22_reg_1380    |   14   |
|      input_addr_reg_1261      |   14   |
|     kernel_addr_1_reg_1088    |    7   |
|     kernel_addr_2_reg_1093    |    7   |
|     kernel_addr_3_reg_1108    |    7   |
|     kernel_addr_4_reg_1113    |    7   |
|     kernel_addr_5_reg_1128    |    7   |
|     kernel_addr_6_reg_1133    |    7   |
|     kernel_addr_7_reg_1148    |    7   |
|     kernel_addr_8_reg_1153    |    7   |
|      kernel_addr_reg_1068     |    7   |
|     kernel_load_1_reg_1098    |   16   |
|     kernel_load_2_reg_1103    |   16   |
|     kernel_load_3_reg_1118    |   16   |
|     kernel_load_4_reg_1123    |   16   |
|     kernel_load_5_reg_1138    |   16   |
|     kernel_load_6_reg_1143    |   16   |
|      kernel_load_reg_1083     |   16   |
|        out_d_0_reg_289        |    4   |
|         out_d_reg_1053        |    4   |
|        out_h_0_reg_335        |    4   |
|     out_w_0_mid2_reg_1217     |    4   |
|        out_w_0_reg_346        |    4   |
|         out_w_reg_1266        |    4   |
|        phi_mul5_reg_312       |    7   |
|        phi_mul_reg_300        |    7   |
|            reg_357            |   16   |
|            reg_362            |   16   |
|     sext_ln27_10_reg_1173     |   30   |
|     sext_ln27_11_reg_1178     |   30   |
|     sext_ln27_12_reg_1183     |   30   |
|     sext_ln27_13_reg_1188     |   30   |
|     sext_ln27_14_reg_1193     |   30   |
|      sext_ln27_8_reg_1163     |   30   |
|      sext_ln27_9_reg_1168     |   30   |
|       sext_ln27_reg_1158      |   30   |
|       sext_ln30_reg_1198      |   30   |
|    tmp10_0_0_mid2_reg_1235    |   11   |
|  tmp10_0_0_mid2_v_v_reg_1229  |    7   |
|tmp10_0_0_mid2_v_v_v_2_reg_1224|    4   |
|    tmp10_1_0_mid2_reg_1247    |   11   |
|    tmp10_2_0_mid2_reg_1282    |   11   |
|    tmp12_mid2_v_v_reg_1242    |    7   |
|         tmp_5_reg_1203        |   16   |
|      trunc_ln27_reg_1058      |    3   |
|     trunc_ln48_1_reg_1370     |   16   |
|     trunc_ln48_2_reg_1375     |   16   |
|     trunc_ln48_3_reg_1390     |   16   |
|     trunc_ln48_4_reg_1395     |   16   |
|     trunc_ln48_5_reg_1400     |   16   |
|     trunc_ln48_8_reg_1350     |   16   |
|     trunc_ln48_9_reg_1315     |   16   |
|     trunc_ln48_s_reg_1345     |   16   |
|       trunc_ln_reg_1310       |   16   |
|     zext_ln27_19_reg_1073     |    7   |
|     zext_ln40_13_reg_1254     |   11   |
|     zext_ln40_15_reg_1271     |   11   |
|     zext_ln40_17_reg_1289     |   11   |
|  zext_ln40_1_cast23_reg_1013  |   11   |
|       zext_ln40_reg_1008      |    7   |
|   zext_ln48_1_cast_reg_1025   |   11   |
|       zext_ln48_reg_1020      |    7   |
+-------------------------------+--------+
|             Total             |  1072  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_121 |  p0  |  10  |   7  |   70   ||    47   |
| grp_access_fu_121 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_202 |  p0  |  10  |  14  |   140  ||    47   |
| grp_access_fu_202 |  p2  |   8  |   0  |    0   ||    41   |
|  phi_mul_reg_300  |  p0  |   2  |   7  |   14   ||    9    |
|  phi_mul5_reg_312 |  p0  |   2  |   7  |   14   ||    9    |
|      reg_357      |  p0  |   2  |  16  |   32   ||    9    |
|      reg_362      |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_948    |  p1  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   312  || 16.9494 ||   221   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |    0   |   774  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   221  |
|  Register |    -   |    -   |  1072  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   16   |  1072  |   995  |
+-----------+--------+--------+--------+--------+
