

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Nov 28 16:11:32 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        start_prj
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   62|   64|   62|   64|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- TDL     |   15|   17|         5|          -|          -|     3|    no    |
        |- MAC     |   44|   44|         4|          -|          -|    11|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      3|      0|   281|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|   400|
|Register         |        -|      -|    940|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      3|    940|   681|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      7|      5|     8|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |tmp_6_fu_564_p2       |     *    |      3|  0|  21|          32|          32|
    |acc_1_fu_569_p2       |     +    |      0|  0|  39|          32|          32|
    |i_2_1_fu_399_p2       |     +    |      0|  0|  15|           5|           3|
    |i_2_2_cast_fu_440_p2  |     +    |      0|  0|  13|           4|           3|
    |i_2_3_fu_490_p2       |     +    |      0|  0|  15|           5|           4|
    |i_2_fu_329_p2         |     +    |      0|  0|  15|           2|           5|
    |i_3_fu_558_p2         |     +    |      0|  0|  15|           5|           2|
    |ap_condition_216      |    and   |      0|  0|   8|           1|           1|
    |ap_condition_478      |    and   |      0|  0|   8|           1|           1|
    |ap_condition_98       |    and   |      0|  0|   8|           1|           1|
    |sel_tmp4_fu_349_p2    |   icmp   |      0|  0|   9|           4|           3|
    |sel_tmp_fu_335_p2     |   icmp   |      0|  0|   9|           4|           2|
    |tmp_1_fu_393_p2       |   icmp   |      0|  0|  11|           5|           1|
    |tmp_3_fu_485_p2       |   icmp   |      0|  0|   9|           4|           1|
    |tmp_fu_319_p2         |   icmp   |      0|  0|  11|           5|           1|
    |tmp_s_fu_435_p2       |   icmp   |      0|  0|  11|           5|           1|
    |sel_tmp1_fu_341_p3    |  select  |      0|  0|  32|           1|          32|
    |sel_tmp5_fu_355_p3    |  select  |      0|  0|  32|           1|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      3|  0| 281|         117|         157|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |UnifiedRetVal_i1_reg_149                    |  33|          6|   32|        192|
    |UnifiedRetVal_i2_reg_166                    |  33|          6|   32|        192|
    |UnifiedRetVal_i3_reg_207                    |  50|         11|   32|        352|
    |UnifiedRetVal_i_reg_132                     |  33|          6|   32|        192|
    |acc_reg_183                                 |   9|          2|   32|         64|
    |ap_NS_fsm                                   |  53|         12|    1|         12|
    |ap_phi_mux_UnifiedRetVal_i1_phi_fu_152_p12  |  33|          6|   32|        192|
    |ap_phi_mux_UnifiedRetVal_i_phi_fu_135_p12   |  33|          6|   32|        192|
    |i_1_reg_196                                 |   9|          2|    5|         10|
    |i_reg_120                                   |   9|          2|    5|         10|
    |shift_reg_0                                 |   9|          2|   32|         64|
    |shift_reg_1                                 |   9|          2|   32|         64|
    |shift_reg_10                                |  15|          3|   32|         96|
    |shift_reg_2                                 |   9|          2|   32|         64|
    |shift_reg_3                                 |   9|          2|   32|         64|
    |shift_reg_4                                 |   9|          2|   32|         64|
    |shift_reg_5                                 |   9|          2|   32|         64|
    |shift_reg_6                                 |   9|          2|   32|         64|
    |shift_reg_7                                 |   9|          2|   32|         64|
    |shift_reg_8                                 |   9|          2|   32|         64|
    |shift_reg_9                                 |   9|          2|   32|         64|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 400|         82|  587|       2144|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |UnifiedRetVal_i1_reg_149    |  32|   0|   32|          0|
    |UnifiedRetVal_i2_reg_166    |  32|   0|   32|          0|
    |UnifiedRetVal_i3_reg_207    |  32|   0|   32|          0|
    |UnifiedRetVal_i_reg_132     |  32|   0|   32|          0|
    |acc_reg_183                 |  32|   0|   32|          0|
    |ap_CS_fsm                   |  11|   0|   11|          0|
    |c_load_reg_668              |  32|   0|   32|          0|
    |i_1_reg_196                 |   5|   0|    5|          0|
    |i_2_1_reg_591               |   5|   0|    5|          0|
    |i_2_2_cast_reg_604          |   4|   0|    4|          0|
    |i_2_3_reg_617               |   5|   0|    5|          0|
    |i_3_reg_663                 |   5|   0|    5|          0|
    |i_reg_120                   |   5|   0|    5|          0|
    |reg_289                     |  32|   0|   32|          0|
    |reg_295                     |  32|   0|   32|          0|
    |reg_301                     |  32|   0|   32|          0|
    |reg_307                     |  32|   0|   32|          0|
    |reg_313                     |  32|   0|   32|          0|
    |shift_reg_0                 |  32|   0|   32|          0|
    |shift_reg_1                 |  32|   0|   32|          0|
    |shift_reg_10                |  32|   0|   32|          0|
    |shift_reg_1_load_2_reg_627  |  32|   0|   32|          0|
    |shift_reg_2                 |  32|   0|   32|          0|
    |shift_reg_3                 |  32|   0|   32|          0|
    |shift_reg_3_load_1_reg_632  |  32|   0|   32|          0|
    |shift_reg_4                 |  32|   0|   32|          0|
    |shift_reg_5                 |  32|   0|   32|          0|
    |shift_reg_5_load_2_reg_637  |  32|   0|   32|          0|
    |shift_reg_6                 |  32|   0|   32|          0|
    |shift_reg_7                 |  32|   0|   32|          0|
    |shift_reg_7_load_1_reg_642  |  32|   0|   32|          0|
    |shift_reg_8                 |  32|   0|   32|          0|
    |shift_reg_9                 |  32|   0|   32|          0|
    |shift_reg_9_load_2_reg_647  |  32|   0|   32|          0|
    |tmp_2_reg_583               |   4|   0|    4|          0|
    |tmp_6_reg_673               |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 940|   0|  940|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      fir     | return value |
|y           | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld    | out |    1|   ap_vld   |       y      |    pointer   |
|c_address0  | out |    4|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_q0        |  in |   32|  ap_memory |       c      |     array    |
|x           |  in |   32|   ap_none  |       x      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (!tmp) | (!tmp_1)
	3  / (tmp & tmp_1)
3 --> 
	7  / (!tmp_s)
	4  / (tmp_s)
4 --> 
	7  / (!tmp_3)
	5  / (tmp_3)
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_4)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	8  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([11 x i32]* %c) nounwind, !map !13"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !19"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind"   --->   Operation 16 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.66ns)   --->   "br label %1" [fir.c:70]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 4.51>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i = phi i5 [ 10, %0 ], [ %i_2_3, %8 ]" [fir.c:72]   --->   Operation 18 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.44ns)   --->   "%tmp = icmp sgt i5 %i, 0" [fir.c:70]   --->   Operation 20 'icmp' 'tmp' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %9" [fir.c:70]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind" [fir.c:70]   --->   Operation 22 'specloopname' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i5 %i to i4" [fir.c:72]   --->   Operation 23 'trunc' 'tmp_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.86ns)   --->   "%i_2 = add i5 -1, %i" [fir.c:72]   --->   Operation 24 'add' 'i_2' <Predicate = (tmp)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shift_reg_9_load = load i32* @shift_reg_9, align 4" [fir.c:72]   --->   Operation 25 'load' 'shift_reg_9_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shift_reg_5_load = load i32* @shift_reg_5, align 4" [fir.c:72]   --->   Operation 26 'load' 'shift_reg_5_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shift_reg_1_load = load i32* @shift_reg_1, align 4" [fir.c:72]   --->   Operation 27 'load' 'shift_reg_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.44ns)   --->   "%sel_tmp = icmp eq i4 %tmp_2, 2" [fir.c:72]   --->   Operation 28 'icmp' 'sel_tmp' <Predicate = (tmp)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sel_tmp1 = select i1 %sel_tmp, i32 %shift_reg_1_load, i32 %shift_reg_9_load" [fir.c:72]   --->   Operation 29 'select' 'sel_tmp1' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.44ns)   --->   "%sel_tmp4 = icmp eq i4 %tmp_2, 6" [fir.c:72]   --->   Operation 30 'icmp' 'sel_tmp4' <Predicate = (tmp)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.37ns) (out node of the LUT)   --->   "%sel_tmp5 = select i1 %sel_tmp4, i32 %shift_reg_5_load, i32 %sel_tmp1" [fir.c:72]   --->   Operation 31 'select' 'sel_tmp5' <Predicate = (tmp)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.44ns)   --->   "switch i4 %tmp_2, label %branch32 [
    i4 6, label %branch28
    i4 2, label %branch24
    i4 -8, label %branch30
    i4 4, label %branch26
  ]" [fir.c:72]   --->   Operation 32 'switch' <Predicate = (tmp)> <Delay = 1.44>
ST_2 : Operation 33 [1/1] (1.66ns)   --->   "store i32 %sel_tmp5, i32* @shift_reg_4, align 8" [fir.c:72]   --->   Operation 33 'store' <Predicate = (tmp & tmp_2 == 4)> <Delay = 1.66>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br label %2" [fir.c:72]   --->   Operation 34 'br' <Predicate = (tmp & tmp_2 == 4)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.66ns)   --->   "store i32 %sel_tmp5, i32* @shift_reg_8, align 8" [fir.c:72]   --->   Operation 35 'store' <Predicate = (tmp & tmp_2 == 8)> <Delay = 1.66>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br label %2" [fir.c:72]   --->   Operation 36 'br' <Predicate = (tmp & tmp_2 == 8)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.66ns)   --->   "store i32 %sel_tmp5, i32* @shift_reg_2, align 8" [fir.c:72]   --->   Operation 37 'store' <Predicate = (tmp & tmp_2 == 2)> <Delay = 1.66>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br label %2" [fir.c:72]   --->   Operation 38 'br' <Predicate = (tmp & tmp_2 == 2)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.66ns)   --->   "store i32 %sel_tmp5, i32* @shift_reg_6, align 8" [fir.c:72]   --->   Operation 39 'store' <Predicate = (tmp & tmp_2 == 6)> <Delay = 1.66>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br label %2" [fir.c:72]   --->   Operation 40 'br' <Predicate = (tmp & tmp_2 == 6)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.70ns)   --->   "store i32 %sel_tmp5, i32* @shift_reg_10, align 8" [fir.c:72]   --->   Operation 41 'store' <Predicate = (tmp & tmp_2 != 6 & tmp_2 != 2 & tmp_2 != 8 & tmp_2 != 4)> <Delay = 1.70>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br label %2" [fir.c:72]   --->   Operation 42 'br' <Predicate = (tmp & tmp_2 != 6 & tmp_2 != 2 & tmp_2 != 8 & tmp_2 != 4)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.44ns)   --->   "%tmp_1 = icmp sgt i5 %i_2, 0" [fir.c:70]   --->   Operation 43 'icmp' 'tmp_1' <Predicate = (tmp)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %3, label %9" [fir.c:70]   --->   Operation 44 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.86ns)   --->   "%i_2_1 = add i5 %i, -2" [fir.c:72]   --->   Operation 45 'add' 'i_2_1' <Predicate = (tmp & tmp_1)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.44ns)   --->   "switch i4 %tmp_2, label %case10.i [
    i4 2, label %case0.i
    i4 -8, label %case6.i
    i4 4, label %case2.i
    i4 -6, label %case8.i
    i4 6, label %case4.i
  ]" [fir.c:72]   --->   Operation 46 'switch' <Predicate = (tmp & tmp_1)> <Delay = 1.44>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shift_reg_0_load = load i32* @shift_reg_0, align 4"   --->   Operation 47 'load' 'shift_reg_0_load' <Predicate = (tmp & tmp_2 == 2 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.84ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit"   --->   Operation 48 'br' <Predicate = (tmp & tmp_2 == 2 & tmp_1)> <Delay = 1.84>

State 3 <SV = 2> <Delay = 3.50>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%shift_reg_4_load = load i32* @shift_reg_4, align 4"   --->   Operation 49 'load' 'shift_reg_4_load' <Predicate = (tmp_2 == 6)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.84ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit"   --->   Operation 50 'br' <Predicate = (tmp_2 == 6)> <Delay = 1.84>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%shift_reg_8_load = load i32* @shift_reg_8, align 4"   --->   Operation 51 'load' 'shift_reg_8_load' <Predicate = (tmp_2 == 10)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.84ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit"   --->   Operation 52 'br' <Predicate = (tmp_2 == 10)> <Delay = 1.84>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%shift_reg_2_load = load i32* @shift_reg_2, align 4"   --->   Operation 53 'load' 'shift_reg_2_load' <Predicate = (tmp_2 == 4)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.84ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit"   --->   Operation 54 'br' <Predicate = (tmp_2 == 4)> <Delay = 1.84>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%shift_reg_6_load = load i32* @shift_reg_6, align 4"   --->   Operation 55 'load' 'shift_reg_6_load' <Predicate = (tmp_2 == 8)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.84ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit"   --->   Operation 56 'br' <Predicate = (tmp_2 == 8)> <Delay = 1.84>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%shift_reg_10_load = load i32* @shift_reg_10, align 4"   --->   Operation 57 'load' 'shift_reg_10_load' <Predicate = (tmp_2 != 6 & tmp_2 != 2 & tmp_2 != 8 & tmp_2 != 4 & tmp_2 != 10)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.84ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit"   --->   Operation 58 'br' <Predicate = (tmp_2 != 6 & tmp_2 != 2 & tmp_2 != 8 & tmp_2 != 4 & tmp_2 != 10)> <Delay = 1.84>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%UnifiedRetVal_i = phi i32 [ %shift_reg_0_load, %case0.i ], [ %shift_reg_2_load, %case2.i ], [ %shift_reg_4_load, %case4.i ], [ %shift_reg_6_load, %case6.i ], [ %shift_reg_8_load, %case8.i ], [ %shift_reg_10_load, %case10.i ]"   --->   Operation 59 'phi' 'UnifiedRetVal_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.44ns)   --->   "switch i4 %tmp_2, label %branch42 [
    i4 6, label %branch38
    i4 2, label %branch34
    i4 -8, label %branch40
    i4 4, label %branch36
  ]" [fir.c:72]   --->   Operation 60 'switch' <Predicate = true> <Delay = 1.44>
ST_3 : Operation 61 [1/1] (1.66ns)   --->   "store i32 %UnifiedRetVal_i, i32* @shift_reg_3, align 4" [fir.c:72]   --->   Operation 61 'store' <Predicate = (tmp_2 == 4)> <Delay = 1.66>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br label %4" [fir.c:72]   --->   Operation 62 'br' <Predicate = (tmp_2 == 4)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.66ns)   --->   "store i32 %UnifiedRetVal_i, i32* @shift_reg_7, align 4" [fir.c:72]   --->   Operation 63 'store' <Predicate = (tmp_2 == 8)> <Delay = 1.66>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %4" [fir.c:72]   --->   Operation 64 'br' <Predicate = (tmp_2 == 8)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.66ns)   --->   "store i32 %UnifiedRetVal_i, i32* @shift_reg_1, align 4" [fir.c:72]   --->   Operation 65 'store' <Predicate = (tmp_2 == 2)> <Delay = 1.66>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br label %4" [fir.c:72]   --->   Operation 66 'br' <Predicate = (tmp_2 == 2)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.66ns)   --->   "store i32 %UnifiedRetVal_i, i32* @shift_reg_5, align 4" [fir.c:72]   --->   Operation 67 'store' <Predicate = (tmp_2 == 6)> <Delay = 1.66>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br label %4" [fir.c:72]   --->   Operation 68 'br' <Predicate = (tmp_2 == 6)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.66ns)   --->   "store i32 %UnifiedRetVal_i, i32* @shift_reg_9, align 4" [fir.c:72]   --->   Operation 69 'store' <Predicate = (tmp_2 != 6 & tmp_2 != 2 & tmp_2 != 8 & tmp_2 != 4)> <Delay = 1.66>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %4" [fir.c:72]   --->   Operation 70 'br' <Predicate = (tmp_2 != 6 & tmp_2 != 2 & tmp_2 != 8 & tmp_2 != 4)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.44ns)   --->   "%tmp_s = icmp sgt i5 %i_2_1, 0" [fir.c:70]   --->   Operation 71 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %5, label %9" [fir.c:70]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.77ns)   --->   "%i_2_2_cast = add i4 %tmp_2, -3" [fir.c:72]   --->   Operation 73 'add' 'i_2_2_cast' <Predicate = (tmp_s)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.44ns)   --->   "switch i4 %tmp_2, label %case10.i29 [
    i4 -4, label %case9.i27
    i4 4, label %case1.i11
    i4 -8, label %case5.i19
    i4 6, label %case3.i15
    i4 -6, label %case7.i23
  ]" [fir.c:72]   --->   Operation 74 'switch' <Predicate = (tmp_s)> <Delay = 1.44>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%shift_reg_10_load_1 = load i32* @shift_reg_10, align 4"   --->   Operation 75 'load' 'shift_reg_10_load_1' <Predicate = (tmp_2 != 6 & tmp_2 != 8 & tmp_2 != 4 & tmp_2 != 10 & tmp_2 != 12 & tmp_s)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.84ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit31"   --->   Operation 76 'br' <Predicate = (tmp_2 != 6 & tmp_2 != 8 & tmp_2 != 4 & tmp_2 != 10 & tmp_2 != 12 & tmp_s)> <Delay = 1.84>

State 4 <SV = 3> <Delay = 3.55>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%shift_reg_7_load = load i32* @shift_reg_7, align 4"   --->   Operation 77 'load' 'shift_reg_7_load' <Predicate = (tmp_2 == 10)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.84ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit31"   --->   Operation 78 'br' <Predicate = (tmp_2 == 10)> <Delay = 1.84>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%shift_reg_3_load = load i32* @shift_reg_3, align 4"   --->   Operation 79 'load' 'shift_reg_3_load' <Predicate = (tmp_2 == 6)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.84ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit31"   --->   Operation 80 'br' <Predicate = (tmp_2 == 6)> <Delay = 1.84>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%shift_reg_5_load_1 = load i32* @shift_reg_5, align 4"   --->   Operation 81 'load' 'shift_reg_5_load_1' <Predicate = (tmp_2 == 8)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.84ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit31"   --->   Operation 82 'br' <Predicate = (tmp_2 == 8)> <Delay = 1.84>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%shift_reg_1_load_1 = load i32* @shift_reg_1, align 4"   --->   Operation 83 'load' 'shift_reg_1_load_1' <Predicate = (tmp_2 == 4)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.84ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit31"   --->   Operation 84 'br' <Predicate = (tmp_2 == 4)> <Delay = 1.84>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%shift_reg_9_load_1 = load i32* @shift_reg_9, align 4"   --->   Operation 85 'load' 'shift_reg_9_load_1' <Predicate = (tmp_2 == 12)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.84ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit31"   --->   Operation 86 'br' <Predicate = (tmp_2 == 12)> <Delay = 1.84>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%UnifiedRetVal_i1 = phi i32 [ %shift_reg_1_load_1, %case1.i11 ], [ %shift_reg_3_load, %case3.i15 ], [ %shift_reg_5_load_1, %case5.i19 ], [ %shift_reg_7_load, %case7.i23 ], [ %shift_reg_9_load_1, %case9.i27 ], [ %shift_reg_10_load_1, %case10.i29 ]"   --->   Operation 87 'phi' 'UnifiedRetVal_i1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.44ns)   --->   "switch i4 %tmp_2, label %branch21 [
    i4 2, label %branch11
    i4 -8, label %branch17
    i4 4, label %branch13
    i4 -6, label %branch19
    i4 6, label %branch15
  ]" [fir.c:72]   --->   Operation 88 'switch' <Predicate = true> <Delay = 1.44>
ST_4 : Operation 89 [1/1] (1.66ns)   --->   "store i32 %UnifiedRetVal_i1, i32* @shift_reg_4, align 8" [fir.c:72]   --->   Operation 89 'store' <Predicate = (tmp_2 == 6)> <Delay = 1.66>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "br label %6" [fir.c:72]   --->   Operation 90 'br' <Predicate = (tmp_2 == 6)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.66ns)   --->   "store i32 %UnifiedRetVal_i1, i32* @shift_reg_8, align 8" [fir.c:72]   --->   Operation 91 'store' <Predicate = (tmp_2 == 10)> <Delay = 1.66>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "br label %6" [fir.c:72]   --->   Operation 92 'br' <Predicate = (tmp_2 == 10)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.66ns)   --->   "store i32 %UnifiedRetVal_i1, i32* @shift_reg_2, align 8" [fir.c:72]   --->   Operation 93 'store' <Predicate = (tmp_2 == 4)> <Delay = 1.66>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "br label %6" [fir.c:72]   --->   Operation 94 'br' <Predicate = (tmp_2 == 4)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (1.66ns)   --->   "store i32 %UnifiedRetVal_i1, i32* @shift_reg_6, align 8" [fir.c:72]   --->   Operation 95 'store' <Predicate = (tmp_2 == 8)> <Delay = 1.66>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "br label %6" [fir.c:72]   --->   Operation 96 'br' <Predicate = (tmp_2 == 8)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (1.66ns)   --->   "store i32 %UnifiedRetVal_i1, i32* @shift_reg_0, align 8" [fir.c:72]   --->   Operation 97 'store' <Predicate = (tmp_2 == 2)> <Delay = 1.66>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "br label %6" [fir.c:72]   --->   Operation 98 'br' <Predicate = (tmp_2 == 2)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (1.70ns)   --->   "store i32 %UnifiedRetVal_i1, i32* @shift_reg_10, align 8" [fir.c:72]   --->   Operation 99 'store' <Predicate = (tmp_2 != 6 & tmp_2 != 2 & tmp_2 != 8 & tmp_2 != 4 & tmp_2 != 10)> <Delay = 1.70>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "br label %6" [fir.c:72]   --->   Operation 100 'br' <Predicate = (tmp_2 != 6 & tmp_2 != 2 & tmp_2 != 8 & tmp_2 != 4 & tmp_2 != 10)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (1.44ns)   --->   "%tmp_3 = icmp sgt i4 %i_2_2_cast, 0" [fir.c:70]   --->   Operation 101 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %7, label %9" [fir.c:70]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (1.86ns)   --->   "%i_2_3 = add i5 %i, -4" [fir.c:72]   --->   Operation 103 'add' 'i_2_3' <Predicate = (tmp_3)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.44ns)   --->   "switch i4 %tmp_2, label %case10.i53 [
    i4 4, label %case0.i33
    i4 -6, label %case6.i45
    i4 6, label %case2.i37
    i4 -4, label %case8.i49
    i4 -8, label %case4.i41
  ]" [fir.c:72]   --->   Operation 104 'switch' <Predicate = (tmp_3)> <Delay = 1.44>

State 5 <SV = 4> <Delay = 1.84>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%shift_reg_4_load_1 = load i32* @shift_reg_4, align 4"   --->   Operation 105 'load' 'shift_reg_4_load_1' <Predicate = (tmp_2 == 8)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.84ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit55"   --->   Operation 106 'br' <Predicate = (tmp_2 == 8)> <Delay = 1.84>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%shift_reg_8_load_1 = load i32* @shift_reg_8, align 4"   --->   Operation 107 'load' 'shift_reg_8_load_1' <Predicate = (tmp_2 == 12)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (1.84ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit55"   --->   Operation 108 'br' <Predicate = (tmp_2 == 12)> <Delay = 1.84>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%shift_reg_2_load_1 = load i32* @shift_reg_2, align 4"   --->   Operation 109 'load' 'shift_reg_2_load_1' <Predicate = (tmp_2 == 6)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.84ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit55"   --->   Operation 110 'br' <Predicate = (tmp_2 == 6)> <Delay = 1.84>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%shift_reg_6_load_1 = load i32* @shift_reg_6, align 4"   --->   Operation 111 'load' 'shift_reg_6_load_1' <Predicate = (tmp_2 == 10)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (1.84ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit55"   --->   Operation 112 'br' <Predicate = (tmp_2 == 10)> <Delay = 1.84>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%shift_reg_0_load_1 = load i32* @shift_reg_0, align 4"   --->   Operation 113 'load' 'shift_reg_0_load_1' <Predicate = (tmp_2 == 4)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (1.84ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit55"   --->   Operation 114 'br' <Predicate = (tmp_2 == 4)> <Delay = 1.84>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%shift_reg_10_load_2 = load i32* @shift_reg_10, align 4"   --->   Operation 115 'load' 'shift_reg_10_load_2' <Predicate = (tmp_2 != 6 & tmp_2 != 8 & tmp_2 != 4 & tmp_2 != 10 & tmp_2 != 12)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (1.84ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit55"   --->   Operation 116 'br' <Predicate = (tmp_2 != 6 & tmp_2 != 8 & tmp_2 != 4 & tmp_2 != 10 & tmp_2 != 12)> <Delay = 1.84>

State 6 <SV = 5> <Delay = 1.70>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%UnifiedRetVal_i2 = phi i32 [ %shift_reg_0_load_1, %case0.i33 ], [ %shift_reg_2_load_1, %case2.i37 ], [ %shift_reg_4_load_1, %case4.i41 ], [ %shift_reg_6_load_1, %case6.i45 ], [ %shift_reg_8_load_1, %case8.i49 ], [ %shift_reg_10_load_2, %case10.i53 ]"   --->   Operation 117 'phi' 'UnifiedRetVal_i2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.44ns)   --->   "switch i4 %tmp_2, label %branch10 [
    i4 -4, label %branch9
    i4 4, label %branch1
    i4 -8, label %branch5
    i4 6, label %branch3
    i4 -6, label %branch7
  ]" [fir.c:72]   --->   Operation 118 'switch' <Predicate = true> <Delay = 1.44>
ST_6 : Operation 119 [1/1] (1.66ns)   --->   "store i32 %UnifiedRetVal_i2, i32* @shift_reg_7, align 4" [fir.c:72]   --->   Operation 119 'store' <Predicate = (tmp_2 == 10)> <Delay = 1.66>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "br label %8" [fir.c:72]   --->   Operation 120 'br' <Predicate = (tmp_2 == 10)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (1.66ns)   --->   "store i32 %UnifiedRetVal_i2, i32* @shift_reg_3, align 4" [fir.c:72]   --->   Operation 121 'store' <Predicate = (tmp_2 == 6)> <Delay = 1.66>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "br label %8" [fir.c:72]   --->   Operation 122 'br' <Predicate = (tmp_2 == 6)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (1.66ns)   --->   "store i32 %UnifiedRetVal_i2, i32* @shift_reg_5, align 4" [fir.c:72]   --->   Operation 123 'store' <Predicate = (tmp_2 == 8)> <Delay = 1.66>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "br label %8" [fir.c:72]   --->   Operation 124 'br' <Predicate = (tmp_2 == 8)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (1.66ns)   --->   "store i32 %UnifiedRetVal_i2, i32* @shift_reg_1, align 4" [fir.c:72]   --->   Operation 125 'store' <Predicate = (tmp_2 == 4)> <Delay = 1.66>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "br label %8" [fir.c:72]   --->   Operation 126 'br' <Predicate = (tmp_2 == 4)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (1.66ns)   --->   "store i32 %UnifiedRetVal_i2, i32* @shift_reg_9, align 4" [fir.c:72]   --->   Operation 127 'store' <Predicate = (tmp_2 == 12)> <Delay = 1.66>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "br label %8" [fir.c:72]   --->   Operation 128 'br' <Predicate = (tmp_2 == 12)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (1.70ns)   --->   "store i32 %UnifiedRetVal_i2, i32* @shift_reg_10, align 4" [fir.c:72]   --->   Operation 129 'store' <Predicate = (tmp_2 != 6 & tmp_2 != 8 & tmp_2 != 4 & tmp_2 != 10 & tmp_2 != 12)> <Delay = 1.70>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "br label %8" [fir.c:72]   --->   Operation 130 'br' <Predicate = (tmp_2 != 6 & tmp_2 != 8 & tmp_2 != 4 & tmp_2 != 10 & tmp_2 != 12)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "br label %1" [fir.c:70]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.66>
ST_7 : Operation 132 [1/1] (1.66ns)   --->   "store i32 %x_read, i32* @shift_reg_0, align 16" [fir.c:74]   --->   Operation 132 'store' <Predicate = true> <Delay = 1.66>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%shift_reg_10_load_3 = load i32* @shift_reg_10, align 4"   --->   Operation 133 'load' 'shift_reg_10_load_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%shift_reg_1_load_2 = load i32* @shift_reg_1, align 4"   --->   Operation 134 'load' 'shift_reg_1_load_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%shift_reg_2_load_2 = load i32* @shift_reg_2, align 4"   --->   Operation 135 'load' 'shift_reg_2_load_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%shift_reg_3_load_1 = load i32* @shift_reg_3, align 4"   --->   Operation 136 'load' 'shift_reg_3_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%shift_reg_4_load_2 = load i32* @shift_reg_4, align 4"   --->   Operation 137 'load' 'shift_reg_4_load_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%shift_reg_5_load_2 = load i32* @shift_reg_5, align 4"   --->   Operation 138 'load' 'shift_reg_5_load_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%shift_reg_6_load_2 = load i32* @shift_reg_6, align 4"   --->   Operation 139 'load' 'shift_reg_6_load_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%shift_reg_7_load_1 = load i32* @shift_reg_7, align 4"   --->   Operation 140 'load' 'shift_reg_7_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%shift_reg_8_load_2 = load i32* @shift_reg_8, align 4"   --->   Operation 141 'load' 'shift_reg_8_load_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%shift_reg_9_load_2 = load i32* @shift_reg_9, align 4"   --->   Operation 142 'load' 'shift_reg_9_load_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (1.66ns)   --->   "br label %10" [fir.c:76]   --->   Operation 143 'br' <Predicate = true> <Delay = 1.66>

State 8 <SV = 5> <Delay = 2.15>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%acc = phi i32 [ 0, %9 ], [ %acc_1, %aesl_mux_load.11i32P.i4.exit79 ]"   --->   Operation 144 'phi' 'acc' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%i_1 = phi i5 [ 10, %9 ], [ %i_3, %aesl_mux_load.11i32P.i4.exit79 ]"   --->   Operation 145 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%i_1_cast = sext i5 %i_1 to i32" [fir.c:76]   --->   Operation 146 'sext' 'i_1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i_1, i32 4)" [fir.c:76]   --->   Operation 147 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 148 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %12, label %11" [fir.c:76]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind" [fir.c:76]   --->   Operation 150 'specloopname' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_5 = zext i32 %i_1_cast to i64" [fir.c:77]   --->   Operation 151 'zext' 'tmp_5' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i5 %i_1 to i4" [fir.c:76]   --->   Operation 152 'trunc' 'tmp_7' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (1.97ns)   --->   "switch i4 %tmp_7, label %case10.i77 [
    i4 0, label %aesl_mux_load.11i32P.i4.exit79
    i4 1, label %case1.i59
    i4 2, label %case2.i61
    i4 3, label %case3.i63
    i4 4, label %case4.i65
    i4 5, label %case5.i67
    i4 6, label %case6.i69
    i4 7, label %case7.i71
    i4 -8, label %case8.i73
    i4 -7, label %case9.i75
  ]" [fir.c:76]   --->   Operation 153 'switch' <Predicate = (!tmp_4)> <Delay = 1.97>
ST_8 : Operation 154 [1/1] (1.97ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit79"   --->   Operation 154 'br' <Predicate = (!tmp_4 & tmp_7 == 9)> <Delay = 1.97>
ST_8 : Operation 155 [1/1] (1.97ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit79"   --->   Operation 155 'br' <Predicate = (!tmp_4 & tmp_7 == 8)> <Delay = 1.97>
ST_8 : Operation 156 [1/1] (1.97ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit79"   --->   Operation 156 'br' <Predicate = (!tmp_4 & tmp_7 == 7)> <Delay = 1.97>
ST_8 : Operation 157 [1/1] (1.97ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit79"   --->   Operation 157 'br' <Predicate = (!tmp_4 & tmp_7 == 6)> <Delay = 1.97>
ST_8 : Operation 158 [1/1] (1.97ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit79"   --->   Operation 158 'br' <Predicate = (!tmp_4 & tmp_7 == 5)> <Delay = 1.97>
ST_8 : Operation 159 [1/1] (1.97ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit79"   --->   Operation 159 'br' <Predicate = (!tmp_4 & tmp_7 == 4)> <Delay = 1.97>
ST_8 : Operation 160 [1/1] (1.97ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit79"   --->   Operation 160 'br' <Predicate = (!tmp_4 & tmp_7 == 3)> <Delay = 1.97>
ST_8 : Operation 161 [1/1] (1.97ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit79"   --->   Operation 161 'br' <Predicate = (!tmp_4 & tmp_7 == 2)> <Delay = 1.97>
ST_8 : Operation 162 [1/1] (1.97ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit79"   --->   Operation 162 'br' <Predicate = (!tmp_4 & tmp_7 == 1)> <Delay = 1.97>
ST_8 : Operation 163 [1/1] (1.97ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit79"   --->   Operation 163 'br' <Predicate = (!tmp_4 & tmp_7 != 0 & tmp_7 != 1 & tmp_7 != 2 & tmp_7 != 3 & tmp_7 != 4 & tmp_7 != 5 & tmp_7 != 6 & tmp_7 != 7 & tmp_7 != 8 & tmp_7 != 9)> <Delay = 1.97>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [11 x i32]* %c, i64 0, i64 %tmp_5" [fir.c:77]   --->   Operation 164 'getelementptr' 'c_addr' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_8 : Operation 165 [2/2] (2.15ns)   --->   "%c_load = load i32* %c_addr, align 4" [fir.c:77]   --->   Operation 165 'load' 'c_load' <Predicate = (!tmp_4)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_8 : Operation 166 [1/1] (1.86ns)   --->   "%i_3 = add i5 %i_1, -1" [fir.c:76]   --->   Operation 166 'add' 'i_3' <Predicate = (!tmp_4)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc) nounwind" [fir.c:79]   --->   Operation 167 'write' <Predicate = (tmp_4)> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "ret void" [fir.c:80]   --->   Operation 168 'ret' <Predicate = (tmp_4)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 2.15>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%UnifiedRetVal_i3 = phi i32 [ %shift_reg_1_load_2, %case1.i59 ], [ %shift_reg_2_load_2, %case2.i61 ], [ %shift_reg_3_load_1, %case3.i63 ], [ %shift_reg_4_load_2, %case4.i65 ], [ %shift_reg_5_load_2, %case5.i67 ], [ %shift_reg_6_load_2, %case6.i69 ], [ %shift_reg_7_load_1, %case7.i71 ], [ %shift_reg_8_load_2, %case8.i73 ], [ %shift_reg_9_load_2, %case9.i75 ], [ %shift_reg_10_load_3, %case10.i77 ], [ %x_read, %11 ]"   --->   Operation 169 'phi' 'UnifiedRetVal_i3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/2] (2.15ns)   --->   "%c_load = load i32* %c_addr, align 4" [fir.c:77]   --->   Operation 170 'load' 'c_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 10 <SV = 7> <Delay = 8.47>
ST_10 : Operation 171 [1/1] (8.47ns)   --->   "%tmp_6 = mul nsw i32 %c_load, %UnifiedRetVal_i3" [fir.c:77]   --->   Operation 171 'mul' 'tmp_6' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 2.70>
ST_11 : Operation 172 [1/1] (2.70ns)   --->   "%acc_1 = add nsw i32 %tmp_6, %acc" [fir.c:77]   --->   Operation 172 'add' 'acc_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "br label %10" [fir.c:76]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_12         (specbitsmap      ) [ 000000000000]
StgValue_13         (specbitsmap      ) [ 000000000000]
StgValue_14         (specbitsmap      ) [ 000000000000]
StgValue_15         (spectopmodule    ) [ 000000000000]
x_read              (read             ) [ 001111111111]
StgValue_17         (br               ) [ 011111100000]
i                   (phi              ) [ 001110000000]
empty               (speclooptripcount) [ 000000000000]
tmp                 (icmp             ) [ 001111100000]
StgValue_21         (br               ) [ 000000000000]
StgValue_22         (specloopname     ) [ 000000000000]
tmp_2               (trunc            ) [ 001111100000]
i_2                 (add              ) [ 000000000000]
shift_reg_9_load    (load             ) [ 000000000000]
shift_reg_5_load    (load             ) [ 000000000000]
shift_reg_1_load    (load             ) [ 000000000000]
sel_tmp             (icmp             ) [ 000000000000]
sel_tmp1            (select           ) [ 000000000000]
sel_tmp4            (icmp             ) [ 000000000000]
sel_tmp5            (select           ) [ 000000000000]
StgValue_32         (switch           ) [ 000000000000]
StgValue_33         (store            ) [ 000000000000]
StgValue_34         (br               ) [ 000000000000]
StgValue_35         (store            ) [ 000000000000]
StgValue_36         (br               ) [ 000000000000]
StgValue_37         (store            ) [ 000000000000]
StgValue_38         (br               ) [ 000000000000]
StgValue_39         (store            ) [ 000000000000]
StgValue_40         (br               ) [ 000000000000]
StgValue_41         (store            ) [ 000000000000]
StgValue_42         (br               ) [ 000000000000]
tmp_1               (icmp             ) [ 001111100000]
StgValue_44         (br               ) [ 000000000000]
i_2_1               (add              ) [ 000100000000]
StgValue_46         (switch           ) [ 000000000000]
shift_reg_0_load    (load             ) [ 001111100000]
StgValue_48         (br               ) [ 001111100000]
shift_reg_4_load    (load             ) [ 000000000000]
StgValue_50         (br               ) [ 000000000000]
shift_reg_8_load    (load             ) [ 000000000000]
StgValue_52         (br               ) [ 000000000000]
shift_reg_2_load    (load             ) [ 000000000000]
StgValue_54         (br               ) [ 000000000000]
shift_reg_6_load    (load             ) [ 000000000000]
StgValue_56         (br               ) [ 000000000000]
shift_reg_10_load   (load             ) [ 000000000000]
StgValue_58         (br               ) [ 000000000000]
UnifiedRetVal_i     (phi              ) [ 000100000000]
StgValue_60         (switch           ) [ 000000000000]
StgValue_61         (store            ) [ 000000000000]
StgValue_62         (br               ) [ 000000000000]
StgValue_63         (store            ) [ 000000000000]
StgValue_64         (br               ) [ 000000000000]
StgValue_65         (store            ) [ 000000000000]
StgValue_66         (br               ) [ 000000000000]
StgValue_67         (store            ) [ 000000000000]
StgValue_68         (br               ) [ 000000000000]
StgValue_69         (store            ) [ 000000000000]
StgValue_70         (br               ) [ 000000000000]
tmp_s               (icmp             ) [ 001111100000]
StgValue_72         (br               ) [ 000000000000]
i_2_2_cast          (add              ) [ 000010000000]
StgValue_74         (switch           ) [ 000000000000]
shift_reg_10_load_1 (load             ) [ 001111100000]
StgValue_76         (br               ) [ 001111100000]
shift_reg_7_load    (load             ) [ 000000000000]
StgValue_78         (br               ) [ 000000000000]
shift_reg_3_load    (load             ) [ 000000000000]
StgValue_80         (br               ) [ 000000000000]
shift_reg_5_load_1  (load             ) [ 000000000000]
StgValue_82         (br               ) [ 000000000000]
shift_reg_1_load_1  (load             ) [ 000000000000]
StgValue_84         (br               ) [ 000000000000]
shift_reg_9_load_1  (load             ) [ 000000000000]
StgValue_86         (br               ) [ 000000000000]
UnifiedRetVal_i1    (phi              ) [ 000010000000]
StgValue_88         (switch           ) [ 000000000000]
StgValue_89         (store            ) [ 000000000000]
StgValue_90         (br               ) [ 000000000000]
StgValue_91         (store            ) [ 000000000000]
StgValue_92         (br               ) [ 000000000000]
StgValue_93         (store            ) [ 000000000000]
StgValue_94         (br               ) [ 000000000000]
StgValue_95         (store            ) [ 000000000000]
StgValue_96         (br               ) [ 000000000000]
StgValue_97         (store            ) [ 000000000000]
StgValue_98         (br               ) [ 000000000000]
StgValue_99         (store            ) [ 000000000000]
StgValue_100        (br               ) [ 000000000000]
tmp_3               (icmp             ) [ 001111100000]
StgValue_102        (br               ) [ 000000000000]
i_2_3               (add              ) [ 011001100000]
StgValue_104        (switch           ) [ 000000000000]
shift_reg_4_load_1  (load             ) [ 001111100000]
StgValue_106        (br               ) [ 001111100000]
shift_reg_8_load_1  (load             ) [ 001111100000]
StgValue_108        (br               ) [ 001111100000]
shift_reg_2_load_1  (load             ) [ 001111100000]
StgValue_110        (br               ) [ 001111100000]
shift_reg_6_load_1  (load             ) [ 001111100000]
StgValue_112        (br               ) [ 001111100000]
shift_reg_0_load_1  (load             ) [ 001111100000]
StgValue_114        (br               ) [ 001111100000]
shift_reg_10_load_2 (load             ) [ 001111100000]
StgValue_116        (br               ) [ 001111100000]
UnifiedRetVal_i2    (phi              ) [ 000000100000]
StgValue_118        (switch           ) [ 000000000000]
StgValue_119        (store            ) [ 000000000000]
StgValue_120        (br               ) [ 000000000000]
StgValue_121        (store            ) [ 000000000000]
StgValue_122        (br               ) [ 000000000000]
StgValue_123        (store            ) [ 000000000000]
StgValue_124        (br               ) [ 000000000000]
StgValue_125        (store            ) [ 000000000000]
StgValue_126        (br               ) [ 000000000000]
StgValue_127        (store            ) [ 000000000000]
StgValue_128        (br               ) [ 000000000000]
StgValue_129        (store            ) [ 000000000000]
StgValue_130        (br               ) [ 000000000000]
StgValue_131        (br               ) [ 011111100000]
StgValue_132        (store            ) [ 000000000000]
shift_reg_10_load_3 (load             ) [ 000000001111]
shift_reg_1_load_2  (load             ) [ 000000001111]
shift_reg_2_load_2  (load             ) [ 000000001111]
shift_reg_3_load_1  (load             ) [ 000000001111]
shift_reg_4_load_2  (load             ) [ 000000001111]
shift_reg_5_load_2  (load             ) [ 000000001111]
shift_reg_6_load_2  (load             ) [ 000000001111]
shift_reg_7_load_1  (load             ) [ 000000001111]
shift_reg_8_load_2  (load             ) [ 000000001111]
shift_reg_9_load_2  (load             ) [ 000000001111]
StgValue_143        (br               ) [ 000000011111]
acc                 (phi              ) [ 000000001111]
i_1                 (phi              ) [ 000000001000]
i_1_cast            (sext             ) [ 000000000000]
tmp_4               (bitselect        ) [ 000000001111]
empty_2             (speclooptripcount) [ 000000000000]
StgValue_149        (br               ) [ 000000000000]
StgValue_150        (specloopname     ) [ 000000000000]
tmp_5               (zext             ) [ 000000000000]
tmp_7               (trunc            ) [ 000000001111]
StgValue_153        (switch           ) [ 000000001111]
StgValue_154        (br               ) [ 000000001111]
StgValue_155        (br               ) [ 000000001111]
StgValue_156        (br               ) [ 000000001111]
StgValue_157        (br               ) [ 000000001111]
StgValue_158        (br               ) [ 000000001111]
StgValue_159        (br               ) [ 000000001111]
StgValue_160        (br               ) [ 000000001111]
StgValue_161        (br               ) [ 000000001111]
StgValue_162        (br               ) [ 000000001111]
StgValue_163        (br               ) [ 000000001111]
c_addr              (getelementptr    ) [ 000000000100]
i_3                 (add              ) [ 000000011111]
StgValue_167        (write            ) [ 000000000000]
StgValue_168        (ret              ) [ 000000000000]
UnifiedRetVal_i3    (phi              ) [ 000000000110]
c_load              (load             ) [ 000000000010]
tmp_6               (mul              ) [ 000000000001]
acc_1               (add              ) [ 000000011111]
StgValue_173        (br               ) [ 000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="shift_reg_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shift_reg_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="shift_reg_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="shift_reg_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="shift_reg_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="shift_reg_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="shift_reg_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="shift_reg_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="shift_reg_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="shift_reg_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="x_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="StgValue_167_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_167/8 "/>
</bind>
</comp>

<comp id="107" class="1004" name="c_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="32" slack="0"/>
<pin id="111" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/8 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/8 "/>
</bind>
</comp>

<comp id="120" class="1005" name="i_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="1"/>
<pin id="122" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="5" slack="1"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="UnifiedRetVal_i_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="UnifiedRetVal_i (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="UnifiedRetVal_i_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="32" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="4" bw="32" slack="0"/>
<pin id="141" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="6" bw="32" slack="0"/>
<pin id="143" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="8" bw="32" slack="0"/>
<pin id="145" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="10" bw="32" slack="0"/>
<pin id="147" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal_i/3 "/>
</bind>
</comp>

<comp id="149" class="1005" name="UnifiedRetVal_i1_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="151" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="UnifiedRetVal_i1 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="UnifiedRetVal_i1_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="4" bw="32" slack="0"/>
<pin id="158" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="6" bw="32" slack="0"/>
<pin id="160" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="8" bw="32" slack="0"/>
<pin id="162" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="10" bw="32" slack="1"/>
<pin id="164" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal_i1/4 "/>
</bind>
</comp>

<comp id="166" class="1005" name="UnifiedRetVal_i2_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="168" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="UnifiedRetVal_i2 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="UnifiedRetVal_i2_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="32" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="4" bw="32" slack="1"/>
<pin id="175" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="6" bw="32" slack="1"/>
<pin id="177" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="8" bw="32" slack="1"/>
<pin id="179" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="10" bw="32" slack="1"/>
<pin id="181" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal_i2/6 "/>
</bind>
</comp>

<comp id="183" class="1005" name="acc_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="acc_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="32" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc/8 "/>
</bind>
</comp>

<comp id="196" class="1005" name="i_1_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="1"/>
<pin id="198" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="i_1_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/8 "/>
</bind>
</comp>

<comp id="207" class="1005" name="UnifiedRetVal_i3_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="UnifiedRetVal_i3 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="UnifiedRetVal_i3_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="32" slack="2"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="4" bw="32" slack="2"/>
<pin id="216" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="6" bw="32" slack="2"/>
<pin id="218" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="8" bw="32" slack="2"/>
<pin id="220" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="10" bw="32" slack="2"/>
<pin id="222" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="12" bw="32" slack="2"/>
<pin id="224" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="14" bw="32" slack="2"/>
<pin id="226" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="16" bw="32" slack="2"/>
<pin id="228" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="18" bw="32" slack="2"/>
<pin id="230" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="20" bw="32" slack="6"/>
<pin id="232" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="22" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal_i3/9 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_9_load/2 shift_reg_9_load_1/4 shift_reg_9_load_2/7 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_5_load/2 shift_reg_5_load_1/4 shift_reg_5_load_2/7 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_1_load/2 shift_reg_1_load_1/4 shift_reg_1_load_2/7 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_0_load/2 shift_reg_0_load_1/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_4_load/3 shift_reg_4_load_1/5 shift_reg_4_load_2/7 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_8_load/3 shift_reg_8_load_1/5 shift_reg_8_load_2/7 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_2_load/3 shift_reg_2_load_1/5 shift_reg_2_load_2/7 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_6_load/3 shift_reg_6_load_1/5 shift_reg_6_load_2/7 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_10_load/3 shift_reg_10_load_2/5 shift_reg_10_load_3/7 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_7_load/4 shift_reg_7_load_1/7 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_3_load/4 shift_reg_3_load_1/7 "/>
</bind>
</comp>

<comp id="289" class="1005" name="reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_4_load_1 shift_reg_4_load_2 "/>
</bind>
</comp>

<comp id="295" class="1005" name="reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_8_load_1 shift_reg_8_load_2 "/>
</bind>
</comp>

<comp id="301" class="1005" name="reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_2_load_1 shift_reg_2_load_2 "/>
</bind>
</comp>

<comp id="307" class="1005" name="reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_6_load_1 shift_reg_6_load_2 "/>
</bind>
</comp>

<comp id="313" class="1005" name="reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_10_load_2 shift_reg_10_load_3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="0" index="1" bw="5" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="i_2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="5" slack="0"/>
<pin id="332" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sel_tmp_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="0" index="1" bw="4" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="sel_tmp1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="0" index="2" bw="32" slack="0"/>
<pin id="345" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sel_tmp4_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="4" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sel_tmp5_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="0" index="2" bw="32" slack="0"/>
<pin id="359" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp5/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="StgValue_33_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_33/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="StgValue_35_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_35/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="StgValue_37_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_37/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="StgValue_39_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_39/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="StgValue_41_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_41/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="0"/>
<pin id="395" dir="0" index="1" bw="5" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="i_2_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="0" index="1" bw="2" slack="0"/>
<pin id="402" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2_1/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="StgValue_61_store_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="StgValue_63_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_63/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="StgValue_65_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_65/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="StgValue_67_store_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_67/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="StgValue_69_store_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_69/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_s_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="5" slack="1"/>
<pin id="437" dir="0" index="1" bw="5" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="i_2_2_cast_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="1"/>
<pin id="442" dir="0" index="1" bw="3" slack="0"/>
<pin id="443" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2_2_cast/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="shift_reg_10_load_1_load_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_10_load_1/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="StgValue_89_store_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_89/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="StgValue_91_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_91/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="StgValue_93_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_93/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="StgValue_95_store_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_95/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="StgValue_97_store_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_97/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="StgValue_99_store_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_99/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_3_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="1"/>
<pin id="487" dir="0" index="1" bw="4" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="i_2_3_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="5" slack="2"/>
<pin id="492" dir="0" index="1" bw="3" slack="0"/>
<pin id="493" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2_3/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="StgValue_119_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_119/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="StgValue_121_store_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_121/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="StgValue_123_store_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_123/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="StgValue_125_store_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_125/6 "/>
</bind>
</comp>

<comp id="520" class="1004" name="StgValue_127_store_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_127/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="StgValue_129_store_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="StgValue_132_store_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="4"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_132/7 "/>
</bind>
</comp>

<comp id="537" class="1004" name="i_1_cast_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="5" slack="0"/>
<pin id="539" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_1_cast/8 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_4_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="5" slack="0"/>
<pin id="544" dir="0" index="2" bw="4" slack="0"/>
<pin id="545" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_5_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_7_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="5" slack="0"/>
<pin id="556" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="558" class="1004" name="i_3_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="5" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/8 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_6_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="0" index="1" bw="32" slack="1"/>
<pin id="567" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="569" class="1004" name="acc_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="0" index="1" bw="32" slack="3"/>
<pin id="572" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/11 "/>
</bind>
</comp>

<comp id="574" class="1005" name="x_read_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="4"/>
<pin id="576" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="583" class="1005" name="tmp_2_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="4" slack="1"/>
<pin id="585" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="591" class="1005" name="i_2_1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="5" slack="1"/>
<pin id="593" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_2_1 "/>
</bind>
</comp>

<comp id="596" class="1005" name="shift_reg_0_load_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_0_load "/>
</bind>
</comp>

<comp id="604" class="1005" name="i_2_2_cast_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="1"/>
<pin id="606" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2_2_cast "/>
</bind>
</comp>

<comp id="609" class="1005" name="shift_reg_10_load_1_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_10_load_1 "/>
</bind>
</comp>

<comp id="617" class="1005" name="i_2_3_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="5" slack="1"/>
<pin id="619" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_2_3 "/>
</bind>
</comp>

<comp id="622" class="1005" name="shift_reg_0_load_1_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_0_load_1 "/>
</bind>
</comp>

<comp id="627" class="1005" name="shift_reg_1_load_2_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="2"/>
<pin id="629" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="shift_reg_1_load_2 "/>
</bind>
</comp>

<comp id="632" class="1005" name="shift_reg_3_load_1_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="2"/>
<pin id="634" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="shift_reg_3_load_1 "/>
</bind>
</comp>

<comp id="637" class="1005" name="shift_reg_5_load_2_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="2"/>
<pin id="639" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="shift_reg_5_load_2 "/>
</bind>
</comp>

<comp id="642" class="1005" name="shift_reg_7_load_1_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="2"/>
<pin id="644" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="shift_reg_7_load_1 "/>
</bind>
</comp>

<comp id="647" class="1005" name="shift_reg_9_load_2_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="2"/>
<pin id="649" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="shift_reg_9_load_2 "/>
</bind>
</comp>

<comp id="658" class="1005" name="c_addr_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="4" slack="1"/>
<pin id="660" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="663" class="1005" name="i_3_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="5" slack="0"/>
<pin id="665" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="668" class="1005" name="c_load_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="1"/>
<pin id="670" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="673" class="1005" name="tmp_6_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="678" class="1005" name="acc_1_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="98"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="92" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="90" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="124" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="186"><net_src comp="70" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="187" pin="4"/><net_sink comp="100" pin=2"/></net>

<net id="195"><net_src comp="187" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="199"><net_src comp="36" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="234"><net_src comp="210" pin="22"/><net_sink comp="207" pin=0"/></net>

<net id="238"><net_src comp="6" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="152" pin=8"/></net>

<net id="243"><net_src comp="8" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="152" pin=4"/></net>

<net id="248"><net_src comp="10" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="16" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="135" pin=4"/></net>

<net id="262"><net_src comp="20" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="135" pin=8"/></net>

<net id="267"><net_src comp="14" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="272"><net_src comp="18" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="135" pin=6"/></net>

<net id="277"><net_src comp="22" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="135" pin=10"/></net>

<net id="282"><net_src comp="26" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="152" pin=6"/></net>

<net id="287"><net_src comp="24" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="292"><net_src comp="254" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="169" pin=4"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="210" pin=6"/></net>

<net id="298"><net_src comp="259" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="169" pin=8"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="210" pin=14"/></net>

<net id="304"><net_src comp="264" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="310"><net_src comp="269" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="169" pin=6"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="210" pin=10"/></net>

<net id="316"><net_src comp="274" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="169" pin=10"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="210" pin=18"/></net>

<net id="323"><net_src comp="124" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="42" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="124" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="48" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="124" pin="4"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="325" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="50" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="245" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="235" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="353"><net_src comp="325" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="52" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="360"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="240" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="341" pin="3"/><net_sink comp="355" pin=2"/></net>

<net id="367"><net_src comp="355" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="16" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="355" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="20" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="355" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="14" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="355" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="18" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="355" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="22" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="329" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="42" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="124" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="58" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="135" pin="12"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="24" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="135" pin="12"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="26" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="135" pin="12"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="10" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="135" pin="12"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="8" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="135" pin="12"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="6" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="42" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="62" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="448"><net_src comp="22" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="152" pin="12"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="16" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="152" pin="12"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="20" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="152" pin="12"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="14" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="152" pin="12"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="18" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="152" pin="12"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="12" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="152" pin="12"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="22" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="66" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="120" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="68" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="169" pin="12"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="26" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="169" pin="12"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="24" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="169" pin="12"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="8" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="169" pin="12"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="10" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="169" pin="12"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="6" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="169" pin="12"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="22" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="12" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="540"><net_src comp="200" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="72" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="200" pin="4"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="74" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="552"><net_src comp="537" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="557"><net_src comp="200" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="200" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="48" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="207" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="183" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="577"><net_src comp="94" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="210" pin=20"/></net>

<net id="586"><net_src comp="325" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="594"><net_src comp="399" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="599"><net_src comp="250" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="607"><net_src comp="440" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="612"><net_src comp="445" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="152" pin=10"/></net>

<net id="620"><net_src comp="490" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="625"><net_src comp="250" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="630"><net_src comp="245" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="635"><net_src comp="284" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="210" pin=4"/></net>

<net id="640"><net_src comp="240" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="210" pin=8"/></net>

<net id="645"><net_src comp="279" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="210" pin=12"/></net>

<net id="650"><net_src comp="235" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="210" pin=16"/></net>

<net id="661"><net_src comp="107" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="666"><net_src comp="558" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="671"><net_src comp="114" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="676"><net_src comp="564" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="681"><net_src comp="569" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="187" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {8 }
	Port: shift_reg_9 | {3 6 }
	Port: shift_reg_5 | {3 6 }
	Port: shift_reg_1 | {3 6 }
	Port: shift_reg_0 | {4 7 }
	Port: shift_reg_2 | {2 4 }
	Port: shift_reg_4 | {2 4 }
	Port: shift_reg_6 | {2 4 }
	Port: shift_reg_8 | {2 4 }
	Port: shift_reg_10 | {2 4 6 }
	Port: shift_reg_3 | {3 6 }
	Port: shift_reg_7 | {3 6 }
 - Input state : 
	Port: fir : c | {8 9 }
	Port: fir : x | {1 }
	Port: fir : shift_reg_9 | {2 4 7 }
	Port: fir : shift_reg_5 | {2 4 7 }
	Port: fir : shift_reg_1 | {2 4 7 }
	Port: fir : shift_reg_0 | {2 5 }
	Port: fir : shift_reg_2 | {3 5 7 }
	Port: fir : shift_reg_4 | {3 5 7 }
	Port: fir : shift_reg_6 | {3 5 7 }
	Port: fir : shift_reg_8 | {3 5 7 }
	Port: fir : shift_reg_10 | {3 5 7 }
	Port: fir : shift_reg_3 | {4 7 }
	Port: fir : shift_reg_7 | {4 7 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		StgValue_21 : 2
		tmp_2 : 1
		i_2 : 1
		sel_tmp : 2
		sel_tmp1 : 3
		sel_tmp4 : 2
		sel_tmp5 : 4
		StgValue_32 : 2
		StgValue_33 : 5
		StgValue_35 : 5
		StgValue_37 : 5
		StgValue_39 : 5
		StgValue_41 : 5
		tmp_1 : 2
		StgValue_44 : 3
		i_2_1 : 1
		StgValue_46 : 2
	State 3
		UnifiedRetVal_i : 1
		StgValue_61 : 2
		StgValue_63 : 2
		StgValue_65 : 2
		StgValue_67 : 2
		StgValue_69 : 2
		StgValue_72 : 1
	State 4
		UnifiedRetVal_i1 : 1
		StgValue_89 : 2
		StgValue_91 : 2
		StgValue_93 : 2
		StgValue_95 : 2
		StgValue_97 : 2
		StgValue_99 : 2
		StgValue_102 : 1
	State 5
	State 6
		StgValue_119 : 1
		StgValue_121 : 1
		StgValue_123 : 1
		StgValue_125 : 1
		StgValue_127 : 1
		StgValue_129 : 1
	State 7
	State 8
		i_1_cast : 1
		tmp_4 : 1
		StgValue_149 : 2
		tmp_5 : 2
		tmp_7 : 1
		StgValue_153 : 2
		c_addr : 3
		c_load : 4
		i_3 : 1
		StgValue_167 : 1
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |         i_2_fu_329        |    0    |    0    |    15   |
|          |        i_2_1_fu_399       |    0    |    0    |    15   |
|    add   |     i_2_2_cast_fu_440     |    0    |    0    |    13   |
|          |        i_2_3_fu_490       |    0    |    0    |    15   |
|          |         i_3_fu_558        |    0    |    0    |    15   |
|          |        acc_1_fu_569       |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|
|  select  |      sel_tmp1_fu_341      |    0    |    0    |    32   |
|          |      sel_tmp5_fu_355      |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_319        |    0    |    0    |    11   |
|          |       sel_tmp_fu_335      |    0    |    0    |    9    |
|   icmp   |      sel_tmp4_fu_349      |    0    |    0    |    9    |
|          |        tmp_1_fu_393       |    0    |    0    |    11   |
|          |        tmp_s_fu_435       |    0    |    0    |    11   |
|          |        tmp_3_fu_485       |    0    |    0    |    9    |
|----------|---------------------------|---------|---------|---------|
|    mul   |        tmp_6_fu_564       |    3    |    0    |    21   |
|----------|---------------------------|---------|---------|---------|
|   read   |     x_read_read_fu_94     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  | StgValue_167_write_fu_100 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |        tmp_2_fu_325       |    0    |    0    |    0    |
|          |        tmp_7_fu_554       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |      i_1_cast_fu_537      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|        tmp_4_fu_541       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |        tmp_5_fu_549       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    3    |    0    |   257   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  UnifiedRetVal_i1_reg_149 |   32   |
|  UnifiedRetVal_i2_reg_166 |   32   |
|  UnifiedRetVal_i3_reg_207 |   32   |
|  UnifiedRetVal_i_reg_132  |   32   |
|       acc_1_reg_678       |   32   |
|        acc_reg_183        |   32   |
|       c_addr_reg_658      |    4   |
|       c_load_reg_668      |   32   |
|        i_1_reg_196        |    5   |
|       i_2_1_reg_591       |    5   |
|     i_2_2_cast_reg_604    |    4   |
|       i_2_3_reg_617       |    5   |
|        i_3_reg_663        |    5   |
|         i_reg_120         |    5   |
|          reg_289          |   32   |
|          reg_295          |   32   |
|          reg_301          |   32   |
|          reg_307          |   32   |
|          reg_313          |   32   |
| shift_reg_0_load_1_reg_622|   32   |
|  shift_reg_0_load_reg_596 |   32   |
|shift_reg_10_load_1_reg_609|   32   |
| shift_reg_1_load_2_reg_627|   32   |
| shift_reg_3_load_1_reg_632|   32   |
| shift_reg_5_load_2_reg_637|   32   |
| shift_reg_7_load_1_reg_642|   32   |
| shift_reg_9_load_2_reg_647|   32   |
|       tmp_2_reg_583       |    4   |
|       tmp_6_reg_673       |   32   |
|       x_read_reg_574      |   32   |
+---------------------------+--------+
|           Total           |   741  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_114 |  p0  |   2  |   4  |    8   ||    9    |
|     i_reg_120     |  p0  |   2  |   5  |   10   ||    9    |
|    acc_reg_183    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   82   ||  4.992  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   257  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   741  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   741  |   284  |
+-----------+--------+--------+--------+--------+
