|EE314_Project_LegendaryLabCrew
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN1
DRAM_ADDR[0] << <GND>
DRAM_ADDR[1] << <GND>
DRAM_ADDR[2] << <GND>
DRAM_ADDR[3] << <GND>
DRAM_ADDR[4] << <GND>
DRAM_ADDR[5] << <GND>
DRAM_ADDR[6] << <GND>
DRAM_ADDR[7] << <GND>
DRAM_ADDR[8] << <GND>
DRAM_ADDR[9] << <GND>
DRAM_ADDR[10] << <GND>
DRAM_ADDR[11] << <GND>
DRAM_ADDR[12] << <GND>
DRAM_BA[0] << <GND>
DRAM_BA[1] << <GND>
DRAM_CAS_N << <GND>
DRAM_CKE << <GND>
DRAM_CLK << <GND>
DRAM_CS_N << <GND>
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_LDQM << <GND>
DRAM_RAS_N << <GND>
DRAM_UDQM << <GND>
DRAM_WE_N << <GND>
HEX0[0] << game_controller:game_controller_inst.HEX0
HEX0[1] << game_controller:game_controller_inst.HEX0
HEX0[2] << game_controller:game_controller_inst.HEX0
HEX0[3] << game_controller:game_controller_inst.HEX0
HEX0[4] << game_controller:game_controller_inst.HEX0
HEX0[5] << game_controller:game_controller_inst.HEX0
HEX0[6] << game_controller:game_controller_inst.HEX0
HEX1[0] << game_controller:game_controller_inst.HEX1
HEX1[1] << game_controller:game_controller_inst.HEX1
HEX1[2] << game_controller:game_controller_inst.HEX1
HEX1[3] << game_controller:game_controller_inst.HEX1
HEX1[4] << game_controller:game_controller_inst.HEX1
HEX1[5] << game_controller:game_controller_inst.HEX1
HEX1[6] << game_controller:game_controller_inst.HEX1
HEX2[0] << game_controller:game_controller_inst.HEX2
HEX2[1] << game_controller:game_controller_inst.HEX2
HEX2[2] << game_controller:game_controller_inst.HEX2
HEX2[3] << game_controller:game_controller_inst.HEX2
HEX2[4] << game_controller:game_controller_inst.HEX2
HEX2[5] << game_controller:game_controller_inst.HEX2
HEX2[6] << game_controller:game_controller_inst.HEX2
HEX3[0] << game_controller:game_controller_inst.HEX3
HEX3[1] << game_controller:game_controller_inst.HEX3
HEX3[2] << game_controller:game_controller_inst.HEX3
HEX3[3] << game_controller:game_controller_inst.HEX3
HEX3[4] << game_controller:game_controller_inst.HEX3
HEX3[5] << game_controller:game_controller_inst.HEX3
HEX3[6] << game_controller:game_controller_inst.HEX3
HEX4[0] << game_controller:game_controller_inst.HEX4
HEX4[1] << game_controller:game_controller_inst.HEX4
HEX4[2] << game_controller:game_controller_inst.HEX4
HEX4[3] << game_controller:game_controller_inst.HEX4
HEX4[4] << game_controller:game_controller_inst.HEX4
HEX4[5] << game_controller:game_controller_inst.HEX4
HEX4[6] << game_controller:game_controller_inst.HEX4
HEX5[0] << game_controller:game_controller_inst.HEX5
HEX5[1] << game_controller:game_controller_inst.HEX5
HEX5[2] << game_controller:game_controller_inst.HEX5
HEX5[3] << game_controller:game_controller_inst.HEX5
HEX5[4] << game_controller:game_controller_inst.HEX5
HEX5[5] << game_controller:game_controller_inst.HEX5
HEX5[6] << game_controller:game_controller_inst.HEX5
KEY[0] => _.IN1
KEY[1] => _.IN1
KEY[1] => comb.IN0
KEY[1] => comb.IN0
KEY[2] => _.IN1
KEY[2] => comb.IN1
KEY[2] => comb.IN1
KEY[3] => _.IN1
KEY[3] => comb.IN1
KEY[3] => comb.IN1
LEDR[0] << game_controller:game_controller_inst.ledr
LEDR[1] << game_controller:game_controller_inst.ledr
LEDR[2] << game_controller:game_controller_inst.ledr
LEDR[3] << game_controller:game_controller_inst.ledr
LEDR[4] << game_controller:game_controller_inst.ledr
LEDR[5] << game_controller:game_controller_inst.ledr
LEDR[6] << game_controller:game_controller_inst.ledr
LEDR[7] << game_controller:game_controller_inst.ledr
LEDR[8] << game_controller:game_controller_inst.ledr
LEDR[9] << game_controller:game_controller_inst.ledr
SW[0] => SW[0].IN1
SW[1] => SW[1].IN2
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => SW[9].IN2
VGA_BLANK_N << vga_driver:vga_driver_inst.blank
VGA_B[0] << vga_driver:vga_driver_inst.blue
VGA_B[1] << vga_driver:vga_driver_inst.blue
VGA_B[2] << vga_driver:vga_driver_inst.blue
VGA_B[3] << vga_driver:vga_driver_inst.blue
VGA_B[4] << vga_driver:vga_driver_inst.blue
VGA_B[5] << vga_driver:vga_driver_inst.blue
VGA_B[6] << vga_driver:vga_driver_inst.blue
VGA_B[7] << vga_driver:vga_driver_inst.blue
VGA_CLK << vga_driver:vga_driver_inst.clk
VGA_G[0] << vga_driver:vga_driver_inst.green
VGA_G[1] << vga_driver:vga_driver_inst.green
VGA_G[2] << vga_driver:vga_driver_inst.green
VGA_G[3] << vga_driver:vga_driver_inst.green
VGA_G[4] << vga_driver:vga_driver_inst.green
VGA_G[5] << vga_driver:vga_driver_inst.green
VGA_G[6] << vga_driver:vga_driver_inst.green
VGA_G[7] << vga_driver:vga_driver_inst.green
VGA_HS << vga_driver:vga_driver_inst.hsync
VGA_R[0] << vga_driver:vga_driver_inst.red
VGA_R[1] << vga_driver:vga_driver_inst.red
VGA_R[2] << vga_driver:vga_driver_inst.red
VGA_R[3] << vga_driver:vga_driver_inst.red
VGA_R[4] << vga_driver:vga_driver_inst.red
VGA_R[5] << vga_driver:vga_driver_inst.red
VGA_R[6] << vga_driver:vga_driver_inst.red
VGA_R[7] << vga_driver:vga_driver_inst.red
VGA_SYNC_N << vga_driver:vga_driver_inst.sync
VGA_VS << vga_driver:vga_driver_inst.vsync
GPIO[0] <> <UNC>
GPIO[1] <> <UNC>
GPIO[2] <> <UNC>
GPIO[4] <> <UNC>
GPIO[6] <> <UNC>
GPIO[8] <> <UNC>
GPIO[9] <> <GND>
GPIO[10] <> <UNC>
GPIO[11] <> <UNC>
GPIO[12] <> <UNC>
GPIO[13] <> <UNC>
GPIO[14] <> <UNC>
GPIO[15] <> <UNC>
GPIO[16] <> <UNC>
GPIO[17] <> <UNC>
GPIO[18] <> <UNC>
GPIO[19] <> <UNC>
GPIO[20] <> <UNC>
GPIO[21] <> <UNC>
GPIO[22] <> <UNC>
GPIO[23] <> <UNC>
GPIO[24] <> <UNC>
GPIO[25] <> <UNC>
GPIO[26] <> <UNC>
GPIO[27] <> <UNC>
GPIO[28] <> <UNC>
GPIO[29] <> <UNC>
GPIO[30] <> <UNC>
GPIO[31] <> <UNC>
GPIO[32] <> <UNC>
GPIO[33] <> <UNC>
GPIO[34] <> <UNC>
GPIO[35] <> <UNC>


|EE314_Project_LegendaryLabCrew|game_clock_generator:game_clk_gen_inst
clk_50mhz => clk_50mhz.IN2
switch => game_clk_reg.OUTPUTSELECT
step_btn => game_clk_reg.DATAA
game_clk <= game_clk_reg.DB_MAX_OUTPUT_PORT_TYPE
vga_clk <= clk25MHz:vga_clk_gen.clk25MHz


|EE314_Project_LegendaryLabCrew|game_clock_generator:game_clk_gen_inst|clock_divider:clkdiv_inst
clk_in => clk_out~reg0.CLK
clk_in => counter[0].CLK
clk_in => counter[1].CLK
clk_in => counter[2].CLK
clk_in => counter[3].CLK
clk_in => counter[4].CLK
clk_in => counter[5].CLK
clk_in => counter[6].CLK
clk_in => counter[7].CLK
clk_in => counter[8].CLK
clk_in => counter[9].CLK
clk_in => counter[10].CLK
clk_in => counter[11].CLK
clk_in => counter[12].CLK
clk_in => counter[13].CLK
clk_in => counter[14].CLK
clk_in => counter[15].CLK
clk_in => counter[16].CLK
clk_in => counter[17].CLK
clk_in => counter[18].CLK
clk_in => counter[19].CLK
clk_in => counter[20].CLK
clk_in => counter[21].CLK
clk_in => counter[22].CLK
clk_in => counter[23].CLK
clk_in => counter[24].CLK
clk_in => counter[25].CLK
clk_in => counter[26].CLK
clk_in => counter[27].CLK
clk_in => counter[28].CLK
clk_in => counter[29].CLK
clk_in => counter[30].CLK
clk_in => counter[31].CLK
clk_out <= clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EE314_Project_LegendaryLabCrew|game_clock_generator:game_clk_gen_inst|clk25MHz:vga_clk_gen
clk50MHz => clk25MHz~reg0.CLK
clk25MHz <= clk25MHz~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EE314_Project_LegendaryLabCrew|char_state_handler:char1_state_handler_inst
KEY_LEFT => button_flag.IN0
KEY_LEFT => STATE.OUTPUTSELECT
KEY_LEFT => STATE.OUTPUTSELECT
KEY_LEFT => STATE.OUTPUTSELECT
KEY_LEFT => STATE.OUTPUTSELECT
KEY_LEFT => FrameCounter.OUTPUTSELECT
KEY_LEFT => FrameCounter.OUTPUTSELECT
KEY_LEFT => FrameCounter.OUTPUTSELECT
KEY_LEFT => FrameCounter.OUTPUTSELECT
KEY_LEFT => FrameCounter.OUTPUTSELECT
KEY_LEFT => STATE.OUTPUTSELECT
KEY_LEFT => STATE.DATAA
KEY_LEFT => STATE.DATAA
KEY_RIGHT => button_flag.IN1
KEY_RIGHT => STATE.OUTPUTSELECT
KEY_RIGHT => STATE.OUTPUTSELECT
KEY_RIGHT => STATE.OUTPUTSELECT
KEY_RIGHT => STATE.OUTPUTSELECT
KEY_RIGHT => FrameCounter.OUTPUTSELECT
KEY_RIGHT => FrameCounter.OUTPUTSELECT
KEY_RIGHT => FrameCounter.OUTPUTSELECT
KEY_RIGHT => FrameCounter.OUTPUTSELECT
KEY_RIGHT => FrameCounter.OUTPUTSELECT
KEY_RIGHT => STATE.OUTPUTSELECT
KEY_RIGHT => STATE.DATAA
KEY_RIGHT => STATE.DATAA
KEY_ATTACK => FrameCounter.OUTPUTSELECT
KEY_ATTACK => STATE.OUTPUTSELECT
KEY_ATTACK => STATE.OUTPUTSELECT
KEY_ATTACK => STATE.OUTPUTSELECT
KEY_ATTACK => STATE.OUTPUTSELECT
KEY_ATTACK => STATE.OUTPUTSELECT
KEY_ATTACK => STATE.OUTPUTSELECT
KEY_ATTACK => FrameCounter.OUTPUTSELECT
KEY_ATTACK => FrameCounter.OUTPUTSELECT
KEY_ATTACK => FrameCounter.OUTPUTSELECT
KEY_ATTACK => FrameCounter.OUTPUTSELECT
KEY_ATTACK => FrameCounter.OUTPUTSELECT
KEY_ATTACK => STATE.OUTPUTSELECT
KEY_ATTACK => STATE.OUTPUTSELECT
KEY_ATTACK => Mux1.IN14
KEY_ATTACK => Mux1.IN15
CLOCK => STATE[0]~reg0.CLK
CLOCK => STATE[1]~reg0.CLK
CLOCK => STATE[2]~reg0.CLK
CLOCK => STATE[3]~reg0.CLK
CLOCK => FrameCounter[0]~reg0.CLK
CLOCK => FrameCounter[1]~reg0.CLK
CLOCK => FrameCounter[2]~reg0.CLK
CLOCK => FrameCounter[3]~reg0.CLK
CLOCK => FrameCounter[4]~reg0.CLK
CLOCK => prev_load_frame[0].CLK
CLOCK => prev_load_frame[1].CLK
CLOCK => prev_load_frame[2].CLK
CLOCK => prev_load_frame[3].CLK
CLOCK => prev_load_frame[4].CLK
char_no => block_flag.IN1
char_no => block_flag.IN1
load_frame[0] => LessThan0.IN10
load_frame[0] => Add0.IN10
load_frame[0] => prev_load_frame[0].DATAIN
load_frame[0] => load_frame_led[0].DATAIN
load_frame[0] => Equal2.IN4
load_frame[1] => LessThan0.IN9
load_frame[1] => Add0.IN9
load_frame[1] => prev_load_frame[1].DATAIN
load_frame[1] => load_frame_led[1].DATAIN
load_frame[1] => Equal2.IN3
load_frame[2] => LessThan0.IN8
load_frame[2] => Add0.IN8
load_frame[2] => prev_load_frame[2].DATAIN
load_frame[2] => load_frame_led[2].DATAIN
load_frame[2] => Equal2.IN2
load_frame[3] => LessThan0.IN7
load_frame[3] => Add0.IN7
load_frame[3] => prev_load_frame[3].DATAIN
load_frame[3] => load_frame_led[3].DATAIN
load_frame[3] => Equal2.IN1
load_frame[4] => LessThan0.IN6
load_frame[4] => Add0.IN6
load_frame[4] => prev_load_frame[4].DATAIN
load_frame[4] => load_frame_led[4].DATAIN
load_frame[4] => Equal2.IN0
enable => FrameCounter.OUTPUTSELECT
enable => FrameCounter.OUTPUTSELECT
enable => FrameCounter.OUTPUTSELECT
enable => FrameCounter.OUTPUTSELECT
enable => FrameCounter.OUTPUTSELECT
enable => STATE.OUTPUTSELECT
enable => STATE.OUTPUTSELECT
enable => STATE.OUTPUTSELECT
enable => STATE.OUTPUTSELECT
load_frame_led[0] <= load_frame[0].DB_MAX_OUTPUT_PORT_TYPE
load_frame_led[1] <= load_frame[1].DB_MAX_OUTPUT_PORT_TYPE
load_frame_led[2] <= load_frame[2].DB_MAX_OUTPUT_PORT_TYPE
load_frame_led[3] <= load_frame[3].DB_MAX_OUTPUT_PORT_TYPE
load_frame_led[4] <= load_frame[4].DB_MAX_OUTPUT_PORT_TYPE
STATE[0] <= STATE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATE[1] <= STATE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATE[2] <= STATE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATE[3] <= STATE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_led[0] <= STATE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_led[1] <= STATE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_led[2] <= STATE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_led[3] <= STATE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
button_flag <= button_flag.DB_MAX_OUTPUT_PORT_TYPE
block_flag <= block_flag.DB_MAX_OUTPUT_PORT_TYPE
FrameCounter[0] <= FrameCounter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FrameCounter[1] <= FrameCounter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FrameCounter[2] <= FrameCounter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FrameCounter[3] <= FrameCounter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FrameCounter[4] <= FrameCounter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EE314_Project_LegendaryLabCrew|char_state_handler:char2_state_handler_inst
KEY_LEFT => button_flag.IN0
KEY_LEFT => STATE.OUTPUTSELECT
KEY_LEFT => STATE.OUTPUTSELECT
KEY_LEFT => STATE.OUTPUTSELECT
KEY_LEFT => STATE.OUTPUTSELECT
KEY_LEFT => FrameCounter.OUTPUTSELECT
KEY_LEFT => FrameCounter.OUTPUTSELECT
KEY_LEFT => FrameCounter.OUTPUTSELECT
KEY_LEFT => FrameCounter.OUTPUTSELECT
KEY_LEFT => FrameCounter.OUTPUTSELECT
KEY_LEFT => STATE.OUTPUTSELECT
KEY_LEFT => STATE.DATAA
KEY_LEFT => STATE.DATAA
KEY_RIGHT => button_flag.IN1
KEY_RIGHT => STATE.OUTPUTSELECT
KEY_RIGHT => STATE.OUTPUTSELECT
KEY_RIGHT => STATE.OUTPUTSELECT
KEY_RIGHT => STATE.OUTPUTSELECT
KEY_RIGHT => FrameCounter.OUTPUTSELECT
KEY_RIGHT => FrameCounter.OUTPUTSELECT
KEY_RIGHT => FrameCounter.OUTPUTSELECT
KEY_RIGHT => FrameCounter.OUTPUTSELECT
KEY_RIGHT => FrameCounter.OUTPUTSELECT
KEY_RIGHT => STATE.OUTPUTSELECT
KEY_RIGHT => STATE.DATAA
KEY_RIGHT => STATE.DATAA
KEY_ATTACK => FrameCounter.OUTPUTSELECT
KEY_ATTACK => STATE.OUTPUTSELECT
KEY_ATTACK => STATE.OUTPUTSELECT
KEY_ATTACK => STATE.OUTPUTSELECT
KEY_ATTACK => STATE.OUTPUTSELECT
KEY_ATTACK => STATE.OUTPUTSELECT
KEY_ATTACK => STATE.OUTPUTSELECT
KEY_ATTACK => FrameCounter.OUTPUTSELECT
KEY_ATTACK => FrameCounter.OUTPUTSELECT
KEY_ATTACK => FrameCounter.OUTPUTSELECT
KEY_ATTACK => FrameCounter.OUTPUTSELECT
KEY_ATTACK => FrameCounter.OUTPUTSELECT
KEY_ATTACK => STATE.OUTPUTSELECT
KEY_ATTACK => STATE.OUTPUTSELECT
KEY_ATTACK => Mux1.IN14
KEY_ATTACK => Mux1.IN15
CLOCK => STATE[0]~reg0.CLK
CLOCK => STATE[1]~reg0.CLK
CLOCK => STATE[2]~reg0.CLK
CLOCK => STATE[3]~reg0.CLK
CLOCK => FrameCounter[0]~reg0.CLK
CLOCK => FrameCounter[1]~reg0.CLK
CLOCK => FrameCounter[2]~reg0.CLK
CLOCK => FrameCounter[3]~reg0.CLK
CLOCK => FrameCounter[4]~reg0.CLK
CLOCK => prev_load_frame[0].CLK
CLOCK => prev_load_frame[1].CLK
CLOCK => prev_load_frame[2].CLK
CLOCK => prev_load_frame[3].CLK
CLOCK => prev_load_frame[4].CLK
char_no => block_flag.IN1
char_no => block_flag.IN1
load_frame[0] => LessThan0.IN10
load_frame[0] => Add0.IN10
load_frame[0] => prev_load_frame[0].DATAIN
load_frame[0] => load_frame_led[0].DATAIN
load_frame[0] => Equal2.IN4
load_frame[1] => LessThan0.IN9
load_frame[1] => Add0.IN9
load_frame[1] => prev_load_frame[1].DATAIN
load_frame[1] => load_frame_led[1].DATAIN
load_frame[1] => Equal2.IN3
load_frame[2] => LessThan0.IN8
load_frame[2] => Add0.IN8
load_frame[2] => prev_load_frame[2].DATAIN
load_frame[2] => load_frame_led[2].DATAIN
load_frame[2] => Equal2.IN2
load_frame[3] => LessThan0.IN7
load_frame[3] => Add0.IN7
load_frame[3] => prev_load_frame[3].DATAIN
load_frame[3] => load_frame_led[3].DATAIN
load_frame[3] => Equal2.IN1
load_frame[4] => LessThan0.IN6
load_frame[4] => Add0.IN6
load_frame[4] => prev_load_frame[4].DATAIN
load_frame[4] => load_frame_led[4].DATAIN
load_frame[4] => Equal2.IN0
enable => FrameCounter.OUTPUTSELECT
enable => FrameCounter.OUTPUTSELECT
enable => FrameCounter.OUTPUTSELECT
enable => FrameCounter.OUTPUTSELECT
enable => FrameCounter.OUTPUTSELECT
enable => STATE.OUTPUTSELECT
enable => STATE.OUTPUTSELECT
enable => STATE.OUTPUTSELECT
enable => STATE.OUTPUTSELECT
load_frame_led[0] <= load_frame[0].DB_MAX_OUTPUT_PORT_TYPE
load_frame_led[1] <= load_frame[1].DB_MAX_OUTPUT_PORT_TYPE
load_frame_led[2] <= load_frame[2].DB_MAX_OUTPUT_PORT_TYPE
load_frame_led[3] <= load_frame[3].DB_MAX_OUTPUT_PORT_TYPE
load_frame_led[4] <= load_frame[4].DB_MAX_OUTPUT_PORT_TYPE
STATE[0] <= STATE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATE[1] <= STATE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATE[2] <= STATE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATE[3] <= STATE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_led[0] <= STATE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_led[1] <= STATE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_led[2] <= STATE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_led[3] <= STATE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
button_flag <= button_flag.DB_MAX_OUTPUT_PORT_TYPE
block_flag <= block_flag.DB_MAX_OUTPUT_PORT_TYPE
FrameCounter[0] <= FrameCounter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FrameCounter[1] <= FrameCounter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FrameCounter[2] <= FrameCounter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FrameCounter[3] <= FrameCounter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FrameCounter[4] <= FrameCounter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EE314_Project_LegendaryLabCrew|char_input_handler:char2_input_handler_inst
clk_game => clk_game.IN2
reset => reset.IN1
p1_input_valid => p1_input_valid.IN1
char_left => char_out_left.DATAA
char_right => char_out_right.DATAA
char_attack => char_out_attack.DATAA
game_mode => game_mode.IN1
char_out_left <= char_out_left.DB_MAX_OUTPUT_PORT_TYPE
char_out_right <= char_out_right.DB_MAX_OUTPUT_PORT_TYPE
char_out_attack <= char_out_attack.DB_MAX_OUTPUT_PORT_TYPE


|EE314_Project_LegendaryLabCrew|char_input_handler:char2_input_handler_inst|frame_counter_module:frame_counter_inst
clk => frame_value[0]~reg0.CLK
clk => frame_value[1]~reg0.CLK
clk => frame_value[2]~reg0.CLK
clk => frame_value[3]~reg0.CLK
clk => frame_value[4]~reg0.CLK
clk => frame_value[5]~reg0.CLK
clk => frame_value[6]~reg0.CLK
reset => frame_value[0]~reg0.ACLR
reset => frame_value[1]~reg0.ACLR
reset => frame_value[2]~reg0.ACLR
reset => frame_value[3]~reg0.ACLR
reset => frame_value[4]~reg0.ACLR
reset => frame_value[5]~reg0.ACLR
reset => frame_value[6]~reg0.ACLR
enable => frame_value[0]~reg0.ENA
enable => frame_value[6]~reg0.ENA
enable => frame_value[5]~reg0.ENA
enable => frame_value[4]~reg0.ENA
enable => frame_value[3]~reg0.ENA
enable => frame_value[2]~reg0.ENA
enable => frame_value[1]~reg0.ENA
frame_value[0] <= frame_value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_value[1] <= frame_value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_value[2] <= frame_value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_value[3] <= frame_value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_value[4] <= frame_value[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_value[5] <= frame_value[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_value[6] <= frame_value[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EE314_Project_LegendaryLabCrew|char_input_handler:char2_input_handler_inst|bot_input_generator:botgen
clk_game => bot_input_code[0]~reg0.CLK
clk_game => bot_input_code[1]~reg0.CLK
clk_game => bot_input_code[2]~reg0.CLK
clk_game => bot_input_valid~reg0.CLK
clk_game => is_walking_input.CLK
clk_game => selected_input[0].CLK
clk_game => selected_input[1].CLK
clk_game => selected_input[2].CLK
clk_game => input_hold_counter[0].CLK
clk_game => input_hold_counter[1].CLK
clk_game => input_hold_counter[2].CLK
clk_game => input_hold_counter[3].CLK
clk_game => input_hold_counter[4].CLK
clk_game => input_hold_counter[5].CLK
clk_game => remaining_delay[0].CLK
clk_game => remaining_delay[1].CLK
clk_game => remaining_delay[2].CLK
clk_game => remaining_delay[3].CLK
clk_game => remaining_delay[4].CLK
clk_game => remaining_delay[5].CLK
clk_game => input_frame_value[0].CLK
clk_game => input_frame_value[1].CLK
clk_game => input_frame_value[2].CLK
clk_game => input_frame_value[3].CLK
clk_game => input_frame_value[4].CLK
clk_game => input_frame_value[5].CLK
clk_game => bot_state~5.DATAIN
reset => bot_input_code[0]~reg0.ACLR
reset => bot_input_code[1]~reg0.ACLR
reset => bot_input_code[2]~reg0.ACLR
reset => bot_input_valid~reg0.ACLR
reset => is_walking_input.ACLR
reset => selected_input[0].ACLR
reset => selected_input[1].ACLR
reset => selected_input[2].ACLR
reset => input_hold_counter[0].ACLR
reset => input_hold_counter[1].ACLR
reset => input_hold_counter[2].ACLR
reset => input_hold_counter[3].ACLR
reset => input_hold_counter[4].ACLR
reset => input_hold_counter[5].ACLR
reset => remaining_delay[0].ACLR
reset => remaining_delay[1].ACLR
reset => remaining_delay[2].ACLR
reset => remaining_delay[3].ACLR
reset => remaining_delay[4].ACLR
reset => remaining_delay[5].ACLR
reset => input_frame_value[0].ACLR
reset => input_frame_value[1].ACLR
reset => input_frame_value[2].ACLR
reset => input_frame_value[3].ACLR
reset => input_frame_value[4].ACLR
reset => input_frame_value[5].ACLR
reset => bot_state~7.DATAIN
p1_input_valid => input_frame_value.OUTPUTSELECT
p1_input_valid => input_frame_value.OUTPUTSELECT
p1_input_valid => input_frame_value.OUTPUTSELECT
p1_input_valid => input_frame_value.OUTPUTSELECT
p1_input_valid => input_frame_value.OUTPUTSELECT
p1_input_valid => input_frame_value.OUTPUTSELECT
p1_input_valid => bot_state.OUTPUTSELECT
p1_input_valid => bot_state.OUTPUTSELECT
p1_input_valid => bot_state.OUTPUTSELECT
p1_input_valid => bot_state.OUTPUTSELECT
current_frame[0] => input_frame_value.DATAB
current_frame[1] => input_frame_value.DATAB
current_frame[2] => input_frame_value.DATAB
current_frame[3] => input_frame_value.DATAB
current_frame[4] => input_frame_value.DATAB
current_frame[5] => input_frame_value.DATAB
current_frame[6] => ~NO_FANOUT~
bot_input_valid <= bot_input_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
bot_input_code[0] <= bot_input_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bot_input_code[1] <= bot_input_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bot_input_code[2] <= bot_input_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EE314_Project_LegendaryLabCrew|char_pos_handler:char1_pos_handler_inst
clk => char_x[0]~reg0.CLK
clk => char_x[1]~reg0.CLK
clk => char_x[2]~reg0.CLK
clk => char_x[3]~reg0.CLK
clk => char_x[4]~reg0.CLK
clk => char_x[5]~reg0.CLK
clk => char_x[6]~reg0.CLK
clk => char_x[7]~reg0.CLK
clk => char_x[8]~reg0.CLK
clk => char_x[9]~reg0.CLK
rst => char_x.OUTPUTSELECT
rst => char_x.OUTPUTSELECT
rst => char_x.OUTPUTSELECT
rst => char_x.OUTPUTSELECT
rst => char_x.OUTPUTSELECT
rst => char_x.OUTPUTSELECT
rst => char_x.OUTPUTSELECT
rst => char_x.OUTPUTSELECT
rst => char_x.OUTPUTSELECT
rst => char_x.OUTPUTSELECT
state[0] => Equal0.IN7
state[0] => Equal1.IN7
state[1] => Equal0.IN6
state[1] => Equal1.IN6
state[2] => Equal0.IN5
state[2] => Equal1.IN5
state[3] => Equal0.IN4
state[3] => Equal1.IN4
collision_flag => always0.IN0
collision_flag => always0.IN0
button_flag => always0.IN1
button_flag => always0.IN1
char_no => always0.IN1
char_no => always0.IN1
char_x[0] <= char_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_x[1] <= char_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_x[2] <= char_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_x[3] <= char_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_x[4] <= char_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_x[5] <= char_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_x[6] <= char_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_x[7] <= char_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_x[8] <= char_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_x[9] <= char_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_y[0] <= <GND>
char_y[1] <= <GND>
char_y[2] <= <VCC>
char_y[3] <= <VCC>
char_y[4] <= <GND>
char_y[5] <= <GND>
char_y[6] <= <GND>
char_y[7] <= <VCC>
char_y[8] <= <GND>
char_y[9] <= <GND>


|EE314_Project_LegendaryLabCrew|char_pos_handler:char2_pos_handler_inst
clk => char_x[0]~reg0.CLK
clk => char_x[1]~reg0.CLK
clk => char_x[2]~reg0.CLK
clk => char_x[3]~reg0.CLK
clk => char_x[4]~reg0.CLK
clk => char_x[5]~reg0.CLK
clk => char_x[6]~reg0.CLK
clk => char_x[7]~reg0.CLK
clk => char_x[8]~reg0.CLK
clk => char_x[9]~reg0.CLK
rst => char_x.OUTPUTSELECT
rst => char_x.OUTPUTSELECT
rst => char_x.OUTPUTSELECT
rst => char_x.OUTPUTSELECT
rst => char_x.OUTPUTSELECT
rst => char_x.OUTPUTSELECT
rst => char_x.OUTPUTSELECT
rst => char_x.OUTPUTSELECT
rst => char_x.OUTPUTSELECT
rst => char_x.OUTPUTSELECT
state[0] => Equal0.IN7
state[0] => Equal1.IN7
state[1] => Equal0.IN6
state[1] => Equal1.IN6
state[2] => Equal0.IN5
state[2] => Equal1.IN5
state[3] => Equal0.IN4
state[3] => Equal1.IN4
collision_flag => always0.IN0
collision_flag => always0.IN0
button_flag => always0.IN1
button_flag => always0.IN1
char_no => always0.IN1
char_no => always0.IN1
char_x[0] <= char_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_x[1] <= char_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_x[2] <= char_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_x[3] <= char_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_x[4] <= char_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_x[5] <= char_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_x[6] <= char_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_x[7] <= char_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_x[8] <= char_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_x[9] <= char_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_y[0] <= <GND>
char_y[1] <= <GND>
char_y[2] <= <VCC>
char_y[3] <= <VCC>
char_y[4] <= <GND>
char_y[5] <= <GND>
char_y[6] <= <GND>
char_y[7] <= <VCC>
char_y[8] <= <GND>
char_y[9] <= <GND>


|EE314_Project_LegendaryLabCrew|collision_checker:collision_checker_inst
clk => char2_frame_state[0]~reg0.CLK
clk => char2_frame_state[1]~reg0.CLK
clk => char1_frame_state[0]~reg0.CLK
clk => char1_frame_state[1]~reg0.CLK
char1_pos_x[0] => LessThan0.IN10
char1_pos_x[0] => LessThan1.IN12
char1_pos_x[0] => LessThan2.IN58
char1_pos_x[1] => LessThan0.IN9
char1_pos_x[1] => LessThan1.IN11
char1_pos_x[1] => LessThan2.IN57
char1_pos_x[2] => LessThan0.IN8
char1_pos_x[2] => LessThan1.IN10
char1_pos_x[2] => LessThan2.IN56
char1_pos_x[3] => LessThan0.IN7
char1_pos_x[3] => LessThan1.IN9
char1_pos_x[3] => LessThan2.IN55
char1_pos_x[4] => LessThan0.IN6
char1_pos_x[4] => LessThan1.IN8
char1_pos_x[4] => LessThan2.IN54
char1_pos_x[5] => LessThan0.IN5
char1_pos_x[5] => LessThan1.IN7
char1_pos_x[5] => LessThan2.IN53
char1_pos_x[6] => LessThan0.IN4
char1_pos_x[6] => Add1.IN8
char1_pos_x[6] => LessThan2.IN52
char1_pos_x[7] => Add0.IN6
char1_pos_x[7] => Add1.IN7
char1_pos_x[8] => Add0.IN5
char1_pos_x[8] => Add1.IN6
char1_pos_x[9] => Add0.IN4
char1_pos_x[9] => Add1.IN5
char1_pos_y[0] => ~NO_FANOUT~
char1_pos_y[1] => ~NO_FANOUT~
char1_pos_y[2] => ~NO_FANOUT~
char1_pos_y[3] => ~NO_FANOUT~
char1_pos_y[4] => ~NO_FANOUT~
char1_pos_y[5] => ~NO_FANOUT~
char1_pos_y[6] => ~NO_FANOUT~
char1_pos_y[7] => ~NO_FANOUT~
char1_pos_y[8] => ~NO_FANOUT~
char1_pos_y[9] => ~NO_FANOUT~
char1_state[0] => Equal0.IN3
char1_state[0] => Equal1.IN2
char1_state[0] => Equal5.IN1
char1_state[1] => Equal0.IN2
char1_state[1] => Equal1.IN1
char1_state[1] => Equal5.IN3
char1_state[2] => Equal0.IN0
char1_state[2] => Equal1.IN0
char1_state[2] => Equal5.IN2
char1_state[3] => Equal0.IN1
char1_state[3] => Equal1.IN3
char1_state[3] => Equal5.IN0
char1_block_flag => char1_frame_state.DATAB
char1_block_flag => char1_frame_state.DATAB
char2_pos_x[0] => LessThan0.IN20
char2_pos_x[0] => LessThan1.IN22
char2_pos_x[0] => LessThan2.IN64
char2_pos_x[1] => LessThan0.IN19
char2_pos_x[1] => LessThan1.IN21
char2_pos_x[1] => LessThan2.IN63
char2_pos_x[2] => LessThan0.IN18
char2_pos_x[2] => LessThan1.IN20
char2_pos_x[2] => LessThan2.IN62
char2_pos_x[3] => LessThan0.IN17
char2_pos_x[3] => LessThan1.IN19
char2_pos_x[3] => LessThan2.IN61
char2_pos_x[4] => LessThan0.IN16
char2_pos_x[4] => LessThan1.IN18
char2_pos_x[4] => LessThan2.IN60
char2_pos_x[5] => LessThan0.IN15
char2_pos_x[5] => LessThan1.IN17
char2_pos_x[5] => LessThan2.IN59
char2_pos_x[6] => LessThan0.IN14
char2_pos_x[6] => LessThan1.IN16
char2_pos_x[6] => Add2.IN8
char2_pos_x[7] => LessThan0.IN13
char2_pos_x[7] => LessThan1.IN15
char2_pos_x[7] => Add2.IN7
char2_pos_x[8] => LessThan0.IN12
char2_pos_x[8] => LessThan1.IN14
char2_pos_x[8] => Add2.IN6
char2_pos_x[9] => LessThan0.IN11
char2_pos_x[9] => LessThan1.IN13
char2_pos_x[9] => Add2.IN5
char2_pos_y[0] => ~NO_FANOUT~
char2_pos_y[1] => ~NO_FANOUT~
char2_pos_y[2] => ~NO_FANOUT~
char2_pos_y[3] => ~NO_FANOUT~
char2_pos_y[4] => ~NO_FANOUT~
char2_pos_y[5] => ~NO_FANOUT~
char2_pos_y[6] => ~NO_FANOUT~
char2_pos_y[7] => ~NO_FANOUT~
char2_pos_y[8] => ~NO_FANOUT~
char2_pos_y[9] => ~NO_FANOUT~
char2_state[0] => Equal2.IN1
char2_state[0] => Equal3.IN3
char2_state[0] => Equal4.IN2
char2_state[1] => Equal2.IN3
char2_state[1] => Equal3.IN2
char2_state[1] => Equal4.IN1
char2_state[2] => Equal2.IN2
char2_state[2] => Equal3.IN0
char2_state[2] => Equal4.IN0
char2_state[3] => Equal2.IN0
char2_state[3] => Equal3.IN1
char2_state[3] => Equal4.IN3
char2_block_flag => char2_frame_state.DATAB
char2_block_flag => char2_frame_state.DATAB
collision_flag <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
char1_frame_state[0] <= char1_frame_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char1_frame_state[1] <= char1_frame_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char2_frame_state[0] <= char2_frame_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char2_frame_state[1] <= char2_frame_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EE314_Project_LegendaryLabCrew|game_controller:game_controller_inst
clk => clk.IN1
clk_pref => clk_pref.IN1
rst => mode_selected~reg0.ACLR
rst => seg7[0].PRESET
rst => seg7[1].PRESET
rst => seg7[2].PRESET
rst => seg7[3].PRESET
rst => seg7[4].PRESET
rst => seg7[5].PRESET
rst => seg7[6].PRESET
rst => seg7[7].PRESET
rst => seg7[8].PRESET
rst => seg7[9].PRESET
rst => seg7[10].PRESET
rst => seg7[11].PRESET
rst => seg7[12].PRESET
rst => seg7[13].PRESET
rst => seg7[14].ACLR
rst => seg7[15].ACLR
rst => seg7[16].PRESET
rst => seg7[17].PRESET
rst => seg7[18].ACLR
rst => seg7[19].ACLR
rst => seg7[20].ACLR
rst => seg7[21].ACLR
rst => seg7[22].ACLR
rst => seg7[23].PRESET
rst => seg7[24].ACLR
rst => seg7[25].ACLR
rst => seg7[26].PRESET
rst => seg7[27].ACLR
rst => seg7[28].PRESET
rst => seg7[29].PRESET
rst => seg7[30].PRESET
rst => seg7[31].PRESET
rst => seg7[32].PRESET
rst => seg7[33].PRESET
rst => seg7[34].PRESET
rst => seg7[35].PRESET
rst => seg7[36].PRESET
rst => seg7[37].PRESET
rst => seg7[38].PRESET
rst => seg7[39].PRESET
rst => seg7[40].PRESET
rst => seg7[41].PRESET
rst => game_active~reg0.ACLR
rst => menu_active~reg0.PRESET
rst => game_state[0]~reg0.ACLR
rst => game_state[1]~reg0.ACLR
rst => game_state[2]~reg0.ACLR
rst => led_counter[0].ENA
rst => ledr[9]~reg0.ENA
rst => ledr[8]~reg0.ENA
rst => ledr[7]~reg0.ENA
rst => ledr[6]~reg0.ENA
rst => ledr[5]~reg0.ENA
rst => ledr[4]~reg0.ENA
rst => ledr[3]~reg0.ENA
rst => ledr[2]~reg0.ENA
rst => ledr[1]~reg0.ENA
rst => ledr[0]~reg0.ENA
rst => match_over.ENA
rst => led_counter[7].ENA
rst => led_counter[6].ENA
rst => led_counter[5].ENA
rst => led_counter[4].ENA
rst => led_counter[3].ENA
rst => led_counter[2].ENA
rst => led_counter[1].ENA
start_btn => start_btn.IN1
mode_switch => seg7.DATAA
mode_switch => seg7.DATAA
mode_switch => mode_selected~reg0.DATAIN
game_state[0] <= game_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_state[1] <= game_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_state[2] <= game_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char1_x_pos[0] => char1_x_pos[0].IN1
char1_x_pos[1] => char1_x_pos[1].IN1
char1_x_pos[2] => char1_x_pos[2].IN1
char1_x_pos[3] => char1_x_pos[3].IN1
char1_x_pos[4] => char1_x_pos[4].IN1
char1_x_pos[5] => char1_x_pos[5].IN1
char1_x_pos[6] => char1_x_pos[6].IN1
char1_x_pos[7] => char1_x_pos[7].IN1
char1_x_pos[8] => char1_x_pos[8].IN1
char1_x_pos[9] => char1_x_pos[9].IN1
char1_y_pos[0] => char1_y_pos[0].IN1
char1_y_pos[1] => char1_y_pos[1].IN1
char1_y_pos[2] => char1_y_pos[2].IN1
char1_y_pos[3] => char1_y_pos[3].IN1
char1_y_pos[4] => char1_y_pos[4].IN1
char1_y_pos[5] => char1_y_pos[5].IN1
char1_y_pos[6] => char1_y_pos[6].IN1
char1_y_pos[7] => char1_y_pos[7].IN1
char1_y_pos[8] => char1_y_pos[8].IN1
char1_y_pos[9] => char1_y_pos[9].IN1
char1_state[0] => char1_state[0].IN1
char1_state[1] => char1_state[1].IN1
char1_state[2] => char1_state[2].IN1
char1_state[3] => char1_state[3].IN1
char1_frame_state[0] => char1_frame_state[0].IN1
char1_frame_state[1] => char1_frame_state[1].IN1
char1_frameCounter[0] => char1_frameCounter[0].IN1
char1_frameCounter[1] => char1_frameCounter[1].IN1
char1_frameCounter[2] => char1_frameCounter[2].IN1
char1_frameCounter[3] => char1_frameCounter[3].IN1
char1_frameCounter[4] => char1_frameCounter[4].IN1
char1_load_frame[0] <= fight_controller:fight_ctrl.char1_load_frame
char1_load_frame[1] <= fight_controller:fight_ctrl.char1_load_frame
char1_load_frame[2] <= fight_controller:fight_ctrl.char1_load_frame
char1_load_frame[3] <= fight_controller:fight_ctrl.char1_load_frame
char1_load_frame[4] <= fight_controller:fight_ctrl.char1_load_frame
char2_x_pos[0] => char2_x_pos[0].IN1
char2_x_pos[1] => char2_x_pos[1].IN1
char2_x_pos[2] => char2_x_pos[2].IN1
char2_x_pos[3] => char2_x_pos[3].IN1
char2_x_pos[4] => char2_x_pos[4].IN1
char2_x_pos[5] => char2_x_pos[5].IN1
char2_x_pos[6] => char2_x_pos[6].IN1
char2_x_pos[7] => char2_x_pos[7].IN1
char2_x_pos[8] => char2_x_pos[8].IN1
char2_x_pos[9] => char2_x_pos[9].IN1
char2_y_pos[0] => char2_y_pos[0].IN1
char2_y_pos[1] => char2_y_pos[1].IN1
char2_y_pos[2] => char2_y_pos[2].IN1
char2_y_pos[3] => char2_y_pos[3].IN1
char2_y_pos[4] => char2_y_pos[4].IN1
char2_y_pos[5] => char2_y_pos[5].IN1
char2_y_pos[6] => char2_y_pos[6].IN1
char2_y_pos[7] => char2_y_pos[7].IN1
char2_y_pos[8] => char2_y_pos[8].IN1
char2_y_pos[9] => char2_y_pos[9].IN1
char2_state[0] => char2_state[0].IN1
char2_state[1] => char2_state[1].IN1
char2_state[2] => char2_state[2].IN1
char2_state[3] => char2_state[3].IN1
char2_frame_state[0] => char2_frame_state[0].IN1
char2_frame_state[1] => char2_frame_state[1].IN1
char2_frameCounter[0] => char2_frameCounter[0].IN1
char2_frameCounter[1] => char2_frameCounter[1].IN1
char2_frameCounter[2] => char2_frameCounter[2].IN1
char2_frameCounter[3] => char2_frameCounter[3].IN1
char2_frameCounter[4] => char2_frameCounter[4].IN1
char2_load_frame[0] <= fight_controller:fight_ctrl.char2_load_frame
char2_load_frame[1] <= fight_controller:fight_ctrl.char2_load_frame
char2_load_frame[2] <= fight_controller:fight_ctrl.char2_load_frame
char2_load_frame[3] <= fight_controller:fight_ctrl.char2_load_frame
char2_load_frame[4] <= fight_controller:fight_ctrl.char2_load_frame
char1_health[0] <= fight_controller:fight_ctrl.char1_health
char1_health[1] <= fight_controller:fight_ctrl.char1_health
char1_health[2] <= fight_controller:fight_ctrl.char1_health
char1_block[0] <= fight_controller:fight_ctrl.char1_block
char1_block[1] <= fight_controller:fight_ctrl.char1_block
char1_block[2] <= fight_controller:fight_ctrl.char1_block
char2_health[0] <= fight_controller:fight_ctrl.char2_health
char2_health[1] <= fight_controller:fight_ctrl.char2_health
char2_health[2] <= fight_controller:fight_ctrl.char2_health
char2_block[0] <= fight_controller:fight_ctrl.char2_block
char2_block[1] <= fight_controller:fight_ctrl.char2_block
char2_block[2] <= fight_controller:fight_ctrl.char2_block
ledr[0] <= ledr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[1] <= ledr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[2] <= ledr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[3] <= ledr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[4] <= ledr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[5] <= ledr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[6] <= ledr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[7] <= ledr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[8] <= ledr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[9] <= ledr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fight_state[0] <= fight_controller:fight_ctrl.fight_state
fight_state[1] <= fight_controller:fight_ctrl.fight_state
fight_state[2] <= fight_controller:fight_ctrl.fight_state
fight_state[3] <= fight_controller:fight_ctrl.fight_state
input_active <= fight_controller:fight_ctrl.input_active
menu_active <= menu_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_active <= game_active.DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= seg7[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= seg7[1].DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= seg7[2].DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= seg7[3].DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= seg7[4].DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= seg7[5].DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= seg7[6].DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= seg7[7].DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= seg7[8].DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= seg7[9].DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= seg7[10].DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= seg7[11].DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= seg7[12].DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= seg7[13].DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= seg7[14].DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= seg7[15].DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= seg7[16].DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= seg7[17].DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= seg7[18].DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= seg7[19].DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= seg7[20].DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= seg7[21].DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= seg7[22].DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= seg7[23].DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= seg7[24].DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= seg7[25].DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= seg7[26].DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= seg7[27].DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] <= seg7[28].DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] <= seg7[29].DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] <= seg7[30].DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] <= seg7[31].DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] <= seg7[32].DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] <= seg7[33].DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] <= seg7[34].DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] <= seg7[35].DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] <= seg7[36].DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] <= seg7[37].DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] <= seg7[38].DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] <= seg7[39].DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] <= seg7[40].DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] <= seg7[41].DB_MAX_OUTPUT_PORT_TYPE
mode_selected <= mode_selected~reg0.DB_MAX_OUTPUT_PORT_TYPE
second_counter[0] <= fight_controller:fight_ctrl.second_counter
second_counter[1] <= fight_controller:fight_ctrl.second_counter
second_counter[2] <= fight_controller:fight_ctrl.second_counter
second_counter[3] <= fight_controller:fight_ctrl.second_counter
second_counter[4] <= fight_controller:fight_ctrl.second_counter
second_counter[5] <= fight_controller:fight_ctrl.second_counter
second_counter[6] <= fight_controller:fight_ctrl.second_counter
second_counter[7] <= fight_controller:fight_ctrl.second_counter


|EE314_Project_LegendaryLabCrew|game_controller:game_controller_inst|fight_controller:fight_ctrl
clk => clk.IN1
clk_pref => clk_pref.IN1
fight_active => fight_state.OUTPUTSELECT
fight_active => fight_state.OUTPUTSELECT
fight_active => fight_state.OUTPUTSELECT
fight_active => fight_state.OUTPUTSELECT
fight_active => counter_active.OUTPUTSELECT
fight_active => fight_state.OUTPUTSELECT
fight_active => fight_state.OUTPUTSELECT
fight_active => fight_state.OUTPUTSELECT
fight_active => fight_state.OUTPUTSELECT
start_btn => always0.IN1
char1_x_pos[0] => ~NO_FANOUT~
char1_x_pos[1] => ~NO_FANOUT~
char1_x_pos[2] => ~NO_FANOUT~
char1_x_pos[3] => ~NO_FANOUT~
char1_x_pos[4] => ~NO_FANOUT~
char1_x_pos[5] => ~NO_FANOUT~
char1_x_pos[6] => ~NO_FANOUT~
char1_x_pos[7] => ~NO_FANOUT~
char1_x_pos[8] => ~NO_FANOUT~
char1_x_pos[9] => ~NO_FANOUT~
char1_y_pos[0] => ~NO_FANOUT~
char1_y_pos[1] => ~NO_FANOUT~
char1_y_pos[2] => ~NO_FANOUT~
char1_y_pos[3] => ~NO_FANOUT~
char1_y_pos[4] => ~NO_FANOUT~
char1_y_pos[5] => ~NO_FANOUT~
char1_y_pos[6] => ~NO_FANOUT~
char1_y_pos[7] => ~NO_FANOUT~
char1_y_pos[8] => ~NO_FANOUT~
char1_y_pos[9] => ~NO_FANOUT~
char1_state[0] => Equal10.IN1
char1_state[0] => Equal11.IN3
char1_state[0] => Equal16.IN3
char1_state[0] => Equal17.IN2
char1_state[1] => Equal10.IN3
char1_state[1] => Equal11.IN2
char1_state[1] => Equal16.IN2
char1_state[1] => Equal17.IN1
char1_state[2] => Equal10.IN0
char1_state[2] => Equal11.IN1
char1_state[2] => Equal16.IN0
char1_state[2] => Equal17.IN0
char1_state[3] => Equal10.IN2
char1_state[3] => Equal11.IN0
char1_state[3] => Equal16.IN1
char1_state[3] => Equal17.IN3
char1_frame_state[0] => char1_frame_state_prev[0].DATAIN
char1_frame_state[0] => Equal7.IN0
char1_frame_state[0] => Equal13.IN1
char1_frame_state[0] => Equal18.IN1
char1_frame_state[1] => char1_frame_state_prev[1].DATAIN
char1_frame_state[1] => Equal7.IN1
char1_frame_state[1] => Equal13.IN0
char1_frame_state[1] => Equal18.IN0
char1_frameCounter[0] => Add1.IN10
char1_frameCounter[0] => char2_load_frame.DATAB
char1_frameCounter[0] => Add7.IN10
char1_frameCounter[0] => char2_load_frame.DATAB
char1_frameCounter[1] => Add1.IN9
char1_frameCounter[1] => Add4.IN8
char1_frameCounter[1] => Add7.IN9
char1_frameCounter[1] => char2_load_frame.DATAB
char1_frameCounter[2] => Add1.IN8
char1_frameCounter[2] => Add4.IN7
char1_frameCounter[2] => Add7.IN8
char1_frameCounter[2] => Add8.IN6
char1_frameCounter[3] => Add1.IN7
char1_frameCounter[3] => Add4.IN6
char1_frameCounter[3] => Add7.IN7
char1_frameCounter[3] => Add8.IN5
char1_frameCounter[4] => Add1.IN6
char1_frameCounter[4] => Add4.IN5
char1_frameCounter[4] => Add7.IN6
char1_frameCounter[4] => Add8.IN4
char2_x_pos[0] => ~NO_FANOUT~
char2_x_pos[1] => ~NO_FANOUT~
char2_x_pos[2] => ~NO_FANOUT~
char2_x_pos[3] => ~NO_FANOUT~
char2_x_pos[4] => ~NO_FANOUT~
char2_x_pos[5] => ~NO_FANOUT~
char2_x_pos[6] => ~NO_FANOUT~
char2_x_pos[7] => ~NO_FANOUT~
char2_x_pos[8] => ~NO_FANOUT~
char2_x_pos[9] => ~NO_FANOUT~
char2_y_pos[0] => ~NO_FANOUT~
char2_y_pos[1] => ~NO_FANOUT~
char2_y_pos[2] => ~NO_FANOUT~
char2_y_pos[3] => ~NO_FANOUT~
char2_y_pos[4] => ~NO_FANOUT~
char2_y_pos[5] => ~NO_FANOUT~
char2_y_pos[6] => ~NO_FANOUT~
char2_y_pos[7] => ~NO_FANOUT~
char2_y_pos[8] => ~NO_FANOUT~
char2_y_pos[9] => ~NO_FANOUT~
char2_state[0] => Equal8.IN1
char2_state[0] => Equal9.IN3
char2_state[0] => Equal14.IN3
char2_state[0] => Equal15.IN2
char2_state[1] => Equal8.IN3
char2_state[1] => Equal9.IN2
char2_state[1] => Equal14.IN2
char2_state[1] => Equal15.IN1
char2_state[2] => Equal8.IN0
char2_state[2] => Equal9.IN1
char2_state[2] => Equal14.IN0
char2_state[2] => Equal15.IN0
char2_state[3] => Equal8.IN2
char2_state[3] => Equal9.IN0
char2_state[3] => Equal14.IN1
char2_state[3] => Equal15.IN3
char2_frame_state[0] => char2_frame_state_prev[0].DATAIN
char2_frame_state[0] => Equal6.IN0
char2_frame_state[0] => Equal12.IN1
char2_frame_state[0] => Equal19.IN1
char2_frame_state[1] => char2_frame_state_prev[1].DATAIN
char2_frame_state[1] => Equal6.IN1
char2_frame_state[1] => Equal12.IN0
char2_frame_state[1] => Equal19.IN0
char2_frameCounter[0] => Add2.IN10
char2_frameCounter[0] => char1_load_frame.DATAB
char2_frameCounter[0] => Add5.IN10
char2_frameCounter[0] => char1_load_frame.DATAB
char2_frameCounter[1] => Add2.IN9
char2_frameCounter[1] => Add3.IN8
char2_frameCounter[1] => Add5.IN9
char2_frameCounter[1] => char1_load_frame.DATAB
char2_frameCounter[2] => Add2.IN8
char2_frameCounter[2] => Add3.IN7
char2_frameCounter[2] => Add5.IN8
char2_frameCounter[2] => Add6.IN6
char2_frameCounter[3] => Add2.IN7
char2_frameCounter[3] => Add3.IN6
char2_frameCounter[3] => Add5.IN7
char2_frameCounter[3] => Add6.IN5
char2_frameCounter[4] => Add2.IN6
char2_frameCounter[4] => Add3.IN5
char2_frameCounter[4] => Add5.IN6
char2_frameCounter[4] => Add6.IN4
char1_load_frame[0] <= char1_load_frame[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char1_load_frame[1] <= char1_load_frame[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char1_load_frame[2] <= char1_load_frame[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char1_load_frame[3] <= char1_load_frame[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char1_load_frame[4] <= char1_load_frame[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char2_load_frame[0] <= char2_load_frame[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char2_load_frame[1] <= char2_load_frame[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char2_load_frame[2] <= char2_load_frame[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char2_load_frame[3] <= char2_load_frame[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char2_load_frame[4] <= char2_load_frame[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char1_health[0] <= char1_health[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char1_health[1] <= char1_health[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char1_health[2] <= char1_health[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char2_health[0] <= char2_health[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char2_health[1] <= char2_health[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char2_health[2] <= char2_health[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char1_block[0] <= char1_block[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char1_block[1] <= char1_block[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char1_block[2] <= char1_block[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char2_block[0] <= char2_block[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char2_block[1] <= char2_block[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char2_block[2] <= char2_block[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fight_state[0] <= fight_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fight_state[1] <= fight_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fight_state[2] <= fight_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fight_state[3] <= fight_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_finish_time[0] <= game_finish_time[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_finish_time[1] <= game_finish_time[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_finish_time[2] <= game_finish_time[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_finish_time[3] <= game_finish_time[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_finish_time[4] <= game_finish_time[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_finish_time[5] <= game_finish_time[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_finish_time[6] <= game_finish_time[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_finish_time[7] <= game_finish_time[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_active <= input_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
second_counter[0] <= second_counter:sec_count.second_counter
second_counter[1] <= second_counter:sec_count.second_counter
second_counter[2] <= second_counter:sec_count.second_counter
second_counter[3] <= second_counter:sec_count.second_counter
second_counter[4] <= second_counter:sec_count.second_counter
second_counter[5] <= second_counter:sec_count.second_counter
second_counter[6] <= second_counter:sec_count.second_counter
second_counter[7] <= second_counter:sec_count.second_counter


|EE314_Project_LegendaryLabCrew|game_controller:game_controller_inst|fight_controller:fight_ctrl|second_counter:sec_count
clk => clock_counter[0].CLK
clk => clock_counter[1].CLK
clk => clock_counter[2].CLK
clk => clock_counter[3].CLK
clk => clock_counter[4].CLK
clk => clock_counter[5].CLK
clk => clock_counter[6].CLK
clk => clock_counter[7].CLK
clk => second_counter[0]~reg0.CLK
clk => second_counter[1]~reg0.CLK
clk => second_counter[2]~reg0.CLK
clk => second_counter[3]~reg0.CLK
clk => second_counter[4]~reg0.CLK
clk => second_counter[5]~reg0.CLK
clk => second_counter[6]~reg0.CLK
clk => second_counter[7]~reg0.CLK
clk_pref => second_counter.OUTPUTSELECT
clk_pref => second_counter.OUTPUTSELECT
clk_pref => second_counter.OUTPUTSELECT
clk_pref => second_counter.OUTPUTSELECT
clk_pref => second_counter.OUTPUTSELECT
clk_pref => second_counter.OUTPUTSELECT
clk_pref => second_counter.OUTPUTSELECT
clk_pref => second_counter.OUTPUTSELECT
clk_pref => clock_counter.OUTPUTSELECT
clk_pref => clock_counter.OUTPUTSELECT
clk_pref => clock_counter.OUTPUTSELECT
clk_pref => clock_counter.OUTPUTSELECT
clk_pref => clock_counter.OUTPUTSELECT
clk_pref => clock_counter.OUTPUTSELECT
clk_pref => clock_counter.OUTPUTSELECT
clk_pref => clock_counter.OUTPUTSELECT
active => second_counter[7]~reg0.ENA
active => second_counter[6]~reg0.ENA
active => second_counter[5]~reg0.ENA
active => second_counter[4]~reg0.ENA
active => second_counter[3]~reg0.ENA
active => second_counter[2]~reg0.ENA
active => second_counter[1]~reg0.ENA
active => second_counter[0]~reg0.ENA
active => clock_counter[7].ENA
active => clock_counter[6].ENA
active => clock_counter[5].ENA
active => clock_counter[4].ENA
active => clock_counter[3].ENA
active => clock_counter[2].ENA
active => clock_counter[1].ENA
active => clock_counter[0].ENA
rst => clock_counter[0].ACLR
rst => clock_counter[1].ACLR
rst => clock_counter[2].ACLR
rst => clock_counter[3].ACLR
rst => clock_counter[4].ACLR
rst => clock_counter[5].ACLR
rst => clock_counter[6].ACLR
rst => clock_counter[7].ACLR
rst => second_counter[0]~reg0.ACLR
rst => second_counter[1]~reg0.ACLR
rst => second_counter[2]~reg0.ACLR
rst => second_counter[3]~reg0.ACLR
rst => second_counter[4]~reg0.ACLR
rst => second_counter[5]~reg0.ACLR
rst => second_counter[6]~reg0.ACLR
rst => second_counter[7]~reg0.ACLR
second_counter[0] <= second_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
second_counter[1] <= second_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
second_counter[2] <= second_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
second_counter[3] <= second_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
second_counter[4] <= second_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
second_counter[5] <= second_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
second_counter[6] <= second_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
second_counter[7] <= second_counter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EE314_Project_LegendaryLabCrew|game_controller:game_controller_inst|hexto7seg:hex0
hexn[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
hexn[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hexn[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hexn[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hexn[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hexn[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hexn[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0


|EE314_Project_LegendaryLabCrew|game_controller:game_controller_inst|hexto7seg:hex1
hexn[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
hexn[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hexn[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hexn[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hexn[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hexn[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hexn[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst
vga_clk => vga_clk.IN3
x[0] => x[0].IN3
x[1] => x[1].IN3
x[2] => x[2].IN3
x[3] => x[3].IN3
x[4] => x[4].IN3
x[5] => x[5].IN3
x[6] => x[6].IN3
x[7] => x[7].IN3
x[8] => x[8].IN3
x[9] => x[9].IN3
y[0] => y[0].IN3
y[1] => y[1].IN3
y[2] => y[2].IN3
y[3] => y[3].IN3
y[4] => y[4].IN3
y[5] => y[5].IN3
y[6] => y[6].IN3
y[7] => y[7].IN3
y[8] => y[8].IN3
y[9] => y[9].IN3
char1_x_pos[0] => char1_x_pos[0].IN1
char1_x_pos[1] => char1_x_pos[1].IN1
char1_x_pos[2] => char1_x_pos[2].IN1
char1_x_pos[3] => char1_x_pos[3].IN1
char1_x_pos[4] => char1_x_pos[4].IN1
char1_x_pos[5] => char1_x_pos[5].IN1
char1_x_pos[6] => char1_x_pos[6].IN1
char1_x_pos[7] => char1_x_pos[7].IN1
char1_x_pos[8] => char1_x_pos[8].IN1
char1_x_pos[9] => char1_x_pos[9].IN1
char1_y_pos[0] => char1_y_pos[0].IN1
char1_y_pos[1] => char1_y_pos[1].IN1
char1_y_pos[2] => char1_y_pos[2].IN1
char1_y_pos[3] => char1_y_pos[3].IN1
char1_y_pos[4] => char1_y_pos[4].IN1
char1_y_pos[5] => char1_y_pos[5].IN1
char1_y_pos[6] => char1_y_pos[6].IN1
char1_y_pos[7] => char1_y_pos[7].IN1
char1_y_pos[8] => char1_y_pos[8].IN1
char1_y_pos[9] => char1_y_pos[9].IN1
char1_state[0] => char1_state[0].IN1
char1_state[1] => char1_state[1].IN1
char1_state[2] => char1_state[2].IN1
char1_state[3] => char1_state[3].IN1
char1_health[0] => char1_health[0].IN1
char1_health[1] => char1_health[1].IN1
char1_health[2] => char1_health[2].IN1
char1_block[0] => char1_block[0].IN1
char1_block[1] => char1_block[1].IN1
char1_block[2] => char1_block[2].IN1
char1_block_flag => char1_block_flag.IN1
char2_x_pos[0] => char2_x_pos[0].IN1
char2_x_pos[1] => char2_x_pos[1].IN1
char2_x_pos[2] => char2_x_pos[2].IN1
char2_x_pos[3] => char2_x_pos[3].IN1
char2_x_pos[4] => char2_x_pos[4].IN1
char2_x_pos[5] => char2_x_pos[5].IN1
char2_x_pos[6] => char2_x_pos[6].IN1
char2_x_pos[7] => char2_x_pos[7].IN1
char2_x_pos[8] => char2_x_pos[8].IN1
char2_x_pos[9] => char2_x_pos[9].IN1
char2_y_pos[0] => char2_y_pos[0].IN1
char2_y_pos[1] => char2_y_pos[1].IN1
char2_y_pos[2] => char2_y_pos[2].IN1
char2_y_pos[3] => char2_y_pos[3].IN1
char2_y_pos[4] => char2_y_pos[4].IN1
char2_y_pos[5] => char2_y_pos[5].IN1
char2_y_pos[6] => char2_y_pos[6].IN1
char2_y_pos[7] => char2_y_pos[7].IN1
char2_y_pos[8] => char2_y_pos[8].IN1
char2_y_pos[9] => char2_y_pos[9].IN1
char2_state[0] => char2_state[0].IN1
char2_state[1] => char2_state[1].IN1
char2_state[2] => char2_state[2].IN1
char2_state[3] => char2_state[3].IN1
char2_health[0] => char2_health[0].IN1
char2_health[1] => char2_health[1].IN1
char2_health[2] => char2_health[2].IN1
char2_block[0] => char2_block[0].IN1
char2_block[1] => char2_block[1].IN1
char2_block[2] => char2_block[2].IN1
char2_block_flag => char2_block_flag.IN1
game_state[0] => game_state[0].IN1
game_state[1] => game_state[1].IN1
game_state[2] => game_state[2].IN1
fight_state[0] => fight_state[0].IN1
fight_state[1] => fight_state[1].IN1
fight_state[2] => fight_state[2].IN1
fight_state[3] => fight_state[3].IN1
counter_value[0] => counter_value[0].IN1
counter_value[1] => counter_value[1].IN1
counter_value[2] => counter_value[2].IN1
counter_value[3] => counter_value[3].IN1
counter_value[4] => counter_value[4].IN1
counter_value[5] => counter_value[5].IN1
counter_value[6] => counter_value[6].IN1
counter_value[7] => counter_value[7].IN1
pixel_color[0] <= pixel_color[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[1] <= pixel_color[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[2] <= pixel_color[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[3] <= pixel_color[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[4] <= pixel_color[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[5] <= pixel_color[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[6] <= pixel_color[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[7] <= pixel_color[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_finish_time[0] => ~NO_FANOUT~
game_finish_time[1] => ~NO_FANOUT~
game_finish_time[2] => ~NO_FANOUT~
game_finish_time[3] => ~NO_FANOUT~
game_finish_time[4] => ~NO_FANOUT~
game_finish_time[5] => ~NO_FANOUT~
game_finish_time[6] => ~NO_FANOUT~
game_finish_time[7] => ~NO_FANOUT~


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst
clk => clk.IN2
game_state[0] => game_state[0].IN1
game_state[1] => game_state[1].IN1
game_state[2] => game_state[2].IN1
fight_state[0] => fight_state[0].IN1
fight_state[1] => fight_state[1].IN1
fight_state[2] => fight_state[2].IN1
fight_state[3] => fight_state[3].IN1
x[0] => x[0].IN2
x[1] => x[1].IN2
x[2] => x[2].IN2
x[3] => x[3].IN2
x[4] => x[4].IN2
x[5] => x[5].IN2
x[6] => x[6].IN2
x[7] => x[7].IN2
x[8] => x[8].IN2
x[9] => x[9].IN2
y[0] => y[0].IN2
y[1] => y[1].IN2
y[2] => y[2].IN2
y[3] => y[3].IN2
y[4] => y[4].IN2
y[5] => y[5].IN2
y[6] => y[6].IN2
y[7] => y[7].IN2
y[8] => y[8].IN2
y[9] => y[9].IN2
char1_health[0] => pixel_color.OUTPUTSELECT
char1_health[0] => pixel_color.OUTPUTSELECT
char1_health[0] => pixel_color.OUTPUTSELECT
char1_health[0] => pixel_color.OUTPUTSELECT
char1_health[0] => pixel_color.OUTPUTSELECT
char1_health[0] => pixel_color.OUTPUTSELECT
char1_health[0] => pixel_color.OUTPUTSELECT
char1_health[0] => pixel_color.OUTPUTSELECT
char1_health[1] => pixel_color.OUTPUTSELECT
char1_health[1] => pixel_color.OUTPUTSELECT
char1_health[1] => pixel_color.OUTPUTSELECT
char1_health[1] => pixel_color.OUTPUTSELECT
char1_health[1] => pixel_color.OUTPUTSELECT
char1_health[1] => pixel_color.OUTPUTSELECT
char1_health[1] => pixel_color.OUTPUTSELECT
char1_health[1] => pixel_color.OUTPUTSELECT
char1_health[2] => pixel_color.OUTPUTSELECT
char1_health[2] => pixel_color.OUTPUTSELECT
char1_health[2] => pixel_color.OUTPUTSELECT
char1_health[2] => pixel_color.OUTPUTSELECT
char1_health[2] => pixel_color.OUTPUTSELECT
char1_health[2] => pixel_color.OUTPUTSELECT
char1_health[2] => pixel_color.OUTPUTSELECT
char1_health[2] => pixel_color.OUTPUTSELECT
char1_block[0] => Selector8.IN1
char1_block[1] => Selector8.IN2
char1_block[2] => Selector8.IN3
char2_health[0] => Decoder2.IN0
char2_health[1] => Decoder1.IN0
char2_health[2] => Decoder0.IN0
char2_block[0] => Selector8.IN6
char2_block[1] => Selector8.IN5
char2_block[2] => Selector8.IN4
counter_value[0] => counter_value[0].IN1
counter_value[1] => counter_value[1].IN1
counter_value[2] => counter_value[2].IN1
counter_value[3] => counter_value[3].IN1
counter_value[4] => counter_value[4].IN1
counter_value[5] => counter_value[5].IN1
counter_value[6] => counter_value[6].IN1
counter_value[7] => counter_value[7].IN1
pixel_color[0] <= pixel_color[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[1] <= pixel_color[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[2] <= pixel_color[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[3] <= pixel_color[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[4] <= pixel_color[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[5] <= pixel_color[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[6] <= pixel_color[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[7] <= pixel_color[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
active <= active.DB_MAX_OUTPUT_PORT_TYPE


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|mif_renderer_kalp:heart_mif_inst
clk => clk.IN1
pixel_x[0] => Add2.IN20
pixel_x[0] => LessThan0.IN10
pixel_x[0] => LessThan1.IN19
pixel_x[1] => Add2.IN19
pixel_x[1] => LessThan0.IN9
pixel_x[1] => LessThan1.IN18
pixel_x[2] => Add2.IN18
pixel_x[2] => LessThan0.IN8
pixel_x[2] => LessThan1.IN17
pixel_x[3] => Add2.IN17
pixel_x[3] => LessThan0.IN7
pixel_x[3] => LessThan1.IN16
pixel_x[4] => Add2.IN16
pixel_x[4] => LessThan0.IN6
pixel_x[4] => LessThan1.IN15
pixel_x[5] => Add2.IN15
pixel_x[5] => LessThan0.IN5
pixel_x[5] => LessThan1.IN14
pixel_x[6] => Add2.IN14
pixel_x[6] => LessThan0.IN4
pixel_x[6] => LessThan1.IN13
pixel_x[7] => Add2.IN13
pixel_x[7] => LessThan0.IN3
pixel_x[7] => LessThan1.IN12
pixel_x[8] => Add2.IN12
pixel_x[8] => LessThan0.IN2
pixel_x[8] => LessThan1.IN11
pixel_x[9] => Add2.IN11
pixel_x[9] => LessThan0.IN1
pixel_x[9] => LessThan1.IN10
pixel_y[0] => Add0.IN20
pixel_y[0] => LessThan2.IN10
pixel_y[0] => LessThan3.IN19
pixel_y[1] => Add0.IN19
pixel_y[1] => LessThan2.IN9
pixel_y[1] => LessThan3.IN18
pixel_y[2] => Add0.IN18
pixel_y[2] => LessThan2.IN8
pixel_y[2] => LessThan3.IN17
pixel_y[3] => Add0.IN17
pixel_y[3] => LessThan2.IN7
pixel_y[3] => LessThan3.IN16
pixel_y[4] => Add0.IN16
pixel_y[4] => LessThan2.IN6
pixel_y[4] => LessThan3.IN15
pixel_y[5] => Add0.IN15
pixel_y[5] => LessThan2.IN5
pixel_y[5] => LessThan3.IN14
pixel_y[6] => Add0.IN14
pixel_y[6] => LessThan2.IN4
pixel_y[6] => LessThan3.IN13
pixel_y[7] => Add0.IN13
pixel_y[7] => LessThan2.IN3
pixel_y[7] => LessThan3.IN12
pixel_y[8] => Add0.IN12
pixel_y[8] => LessThan2.IN2
pixel_y[8] => LessThan3.IN11
start_x[0] => LessThan0.IN20
start_x[0] => LessThan1.IN22
start_x[0] => Add2.IN10
start_x[1] => LessThan0.IN19
start_x[1] => LessThan1.IN21
start_x[1] => Add2.IN9
start_x[2] => LessThan0.IN18
start_x[2] => LessThan1.IN20
start_x[2] => Add2.IN8
start_x[3] => LessThan0.IN17
start_x[3] => Add5.IN14
start_x[3] => Add2.IN7
start_x[4] => LessThan0.IN16
start_x[4] => Add5.IN13
start_x[4] => Add2.IN6
start_x[5] => LessThan0.IN15
start_x[5] => Add5.IN12
start_x[5] => Add2.IN5
start_x[6] => LessThan0.IN14
start_x[6] => Add5.IN11
start_x[6] => Add2.IN4
start_x[7] => LessThan0.IN13
start_x[7] => Add5.IN10
start_x[7] => Add2.IN3
start_x[8] => LessThan0.IN12
start_x[8] => Add5.IN9
start_x[8] => Add2.IN2
start_x[9] => LessThan0.IN11
start_x[9] => Add5.IN8
start_x[9] => Add2.IN1
start_y[0] => LessThan2.IN20
start_y[0] => LessThan3.IN22
start_y[0] => Add0.IN11
start_y[1] => LessThan2.IN19
start_y[1] => LessThan3.IN21
start_y[1] => Add0.IN10
start_y[2] => LessThan2.IN18
start_y[2] => LessThan3.IN20
start_y[2] => Add0.IN9
start_y[3] => LessThan2.IN17
start_y[3] => Add6.IN14
start_y[3] => Add0.IN8
start_y[4] => LessThan2.IN16
start_y[4] => Add6.IN13
start_y[4] => Add0.IN7
start_y[5] => LessThan2.IN15
start_y[5] => Add6.IN12
start_y[5] => Add0.IN6
start_y[6] => LessThan2.IN14
start_y[6] => Add6.IN11
start_y[6] => Add0.IN5
start_y[7] => LessThan2.IN13
start_y[7] => Add6.IN10
start_y[7] => Add0.IN4
start_y[8] => LessThan2.IN12
start_y[8] => Add6.IN9
start_y[8] => Add0.IN3
start_y[9] => LessThan2.IN11
start_y[9] => Add6.IN8
start_y[9] => Add0.IN2
color_out[0] <= color_out.DB_MAX_OUTPUT_PORT_TYPE
color_out[1] <= color_out.DB_MAX_OUTPUT_PORT_TYPE
color_out[2] <= color_out.DB_MAX_OUTPUT_PORT_TYPE
color_out[3] <= color_out.DB_MAX_OUTPUT_PORT_TYPE
color_out[4] <= color_out.DB_MAX_OUTPUT_PORT_TYPE
color_out[5] <= color_out.DB_MAX_OUTPUT_PORT_TYPE
color_out[6] <= color_out.DB_MAX_OUTPUT_PORT_TYPE
color_out[7] <= color_out.DB_MAX_OUTPUT_PORT_TYPE


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|mif_renderer_kalp:heart_mif_inst|kalp:image1_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|mif_renderer_kalp:heart_mif_inst|kalp:image1_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_f7g1:auto_generated.address_a[0]
address_a[1] => altsyncram_f7g1:auto_generated.address_a[1]
address_a[2] => altsyncram_f7g1:auto_generated.address_a[2]
address_a[3] => altsyncram_f7g1:auto_generated.address_a[3]
address_a[4] => altsyncram_f7g1:auto_generated.address_a[4]
address_a[5] => altsyncram_f7g1:auto_generated.address_a[5]
address_a[6] => altsyncram_f7g1:auto_generated.address_a[6]
address_a[7] => altsyncram_f7g1:auto_generated.address_a[7]
address_a[8] => altsyncram_f7g1:auto_generated.address_a[8]
address_a[9] => altsyncram_f7g1:auto_generated.address_a[9]
address_a[10] => altsyncram_f7g1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f7g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_f7g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_f7g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_f7g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_f7g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_f7g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_f7g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_f7g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_f7g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|mif_renderer_kalp:heart_mif_inst|kalp:image1_inst|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst
clk => clk.IN2
x[0] => x[0].IN2
x[1] => x[1].IN2
x[2] => x[2].IN2
x[3] => x[3].IN2
x[4] => x[4].IN2
x[5] => x[5].IN2
x[6] => x[6].IN2
x[7] => x[7].IN2
x[8] => x[8].IN2
x[9] => x[9].IN2
y[0] => y[0].IN2
y[1] => y[1].IN2
y[2] => y[2].IN2
y[3] => y[3].IN2
y[4] => y[4].IN2
y[5] => y[5].IN2
y[6] => y[6].IN2
y[7] => y[7].IN2
y[8] => y[8].IN2
y[9] => y[9].IN2
enable => counter_state.OUTPUTSELECT
enable => counter_state.OUTPUTSELECT
enable => counter_state.OUTPUTSELECT
enable => counter_state.OUTPUTSELECT
enable => counter_enable.OUTPUTSELECT
enable => counter_enable.OUTPUTSELECT
enable => digit_tens.OUTPUTSELECT
enable => digit_tens.OUTPUTSELECT
enable => digit_tens.OUTPUTSELECT
enable => digit_tens.OUTPUTSELECT
enable => digit_ones.OUTPUTSELECT
enable => digit_ones.OUTPUTSELECT
enable => digit_ones.OUTPUTSELECT
enable => digit_ones.OUTPUTSELECT
counter_value[0] => Div0.IN11
counter_value[0] => Mod2.IN11
counter_value[0] => Add0.IN16
counter_value[0] => Decoder0.IN7
counter_value[1] => Div0.IN10
counter_value[1] => Mod2.IN10
counter_value[1] => Add0.IN15
counter_value[1] => Decoder0.IN6
counter_value[2] => Div0.IN9
counter_value[2] => Mod2.IN9
counter_value[2] => Add0.IN14
counter_value[2] => Decoder0.IN5
counter_value[3] => Div0.IN8
counter_value[3] => Mod2.IN8
counter_value[3] => Add0.IN13
counter_value[3] => Decoder0.IN4
counter_value[4] => Div0.IN7
counter_value[4] => Mod2.IN7
counter_value[4] => Add0.IN12
counter_value[4] => Decoder0.IN3
counter_value[5] => Div0.IN6
counter_value[5] => Mod2.IN6
counter_value[5] => Add0.IN11
counter_value[5] => Decoder0.IN2
counter_value[6] => Div0.IN5
counter_value[6] => Mod2.IN5
counter_value[6] => Add0.IN10
counter_value[6] => Decoder0.IN1
counter_value[7] => Div0.IN4
counter_value[7] => Mod2.IN4
counter_value[7] => Add0.IN9
counter_value[7] => Decoder0.IN0
fight_state[0] => Equal0.IN0
fight_state[0] => Equal1.IN1
fight_state[0] => Equal2.IN3
fight_state[0] => Equal3.IN1
fight_state[1] => Equal0.IN3
fight_state[1] => Equal1.IN0
fight_state[1] => Equal2.IN2
fight_state[1] => Equal3.IN3
fight_state[2] => Equal0.IN2
fight_state[2] => Equal1.IN3
fight_state[2] => Equal2.IN0
fight_state[2] => Equal3.IN0
fight_state[3] => Equal0.IN1
fight_state[3] => Equal1.IN2
fight_state[3] => Equal2.IN1
fight_state[3] => Equal3.IN2
pixel_color[0] <= pixel_color.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[1] <= pixel_color.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[2] <= pixel_color.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[3] <= pixel_color.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[4] <= pixel_color.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[5] <= pixel_color.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[6] <= pixel_color.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[7] <= pixel_color.DB_MAX_OUTPUT_PORT_TYPE


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst
clk => clk.IN10
enable => in_bounds.IN1
digit[0] => Equal0.IN3
digit[0] => Equal1.IN0
digit[0] => Equal2.IN3
digit[0] => Equal3.IN1
digit[0] => Equal4.IN3
digit[0] => Equal5.IN1
digit[0] => Equal6.IN3
digit[0] => Equal7.IN2
digit[0] => Equal8.IN3
digit[0] => Equal9.IN1
digit[1] => Equal0.IN2
digit[1] => Equal1.IN3
digit[1] => Equal2.IN0
digit[1] => Equal3.IN0
digit[1] => Equal4.IN2
digit[1] => Equal5.IN3
digit[1] => Equal6.IN1
digit[1] => Equal7.IN1
digit[1] => Equal8.IN2
digit[1] => Equal9.IN3
digit[2] => Equal0.IN1
digit[2] => Equal1.IN2
digit[2] => Equal2.IN2
digit[2] => Equal3.IN3
digit[2] => Equal4.IN0
digit[2] => Equal5.IN0
digit[2] => Equal6.IN0
digit[2] => Equal7.IN0
digit[2] => Equal8.IN1
digit[2] => Equal9.IN2
digit[3] => Equal0.IN0
digit[3] => Equal1.IN1
digit[3] => Equal2.IN1
digit[3] => Equal3.IN2
digit[3] => Equal4.IN1
digit[3] => Equal5.IN2
digit[3] => Equal6.IN2
digit[3] => Equal7.IN3
digit[3] => Equal8.IN0
digit[3] => Equal9.IN0
pixel_x[0] => Add3.IN20
pixel_x[0] => LessThan0.IN10
pixel_x[0] => LessThan1.IN21
pixel_x[1] => Add3.IN19
pixel_x[1] => LessThan0.IN9
pixel_x[1] => LessThan1.IN20
pixel_x[2] => Add3.IN18
pixel_x[2] => LessThan0.IN8
pixel_x[2] => LessThan1.IN19
pixel_x[3] => Add3.IN17
pixel_x[3] => LessThan0.IN7
pixel_x[3] => LessThan1.IN18
pixel_x[4] => Add3.IN16
pixel_x[4] => LessThan0.IN6
pixel_x[4] => LessThan1.IN17
pixel_x[5] => Add3.IN15
pixel_x[5] => LessThan0.IN5
pixel_x[5] => LessThan1.IN16
pixel_x[6] => Add3.IN14
pixel_x[6] => LessThan0.IN4
pixel_x[6] => LessThan1.IN15
pixel_x[7] => Add3.IN13
pixel_x[7] => LessThan0.IN3
pixel_x[7] => LessThan1.IN14
pixel_x[8] => Add3.IN12
pixel_x[8] => LessThan0.IN2
pixel_x[8] => LessThan1.IN13
pixel_x[9] => Add3.IN11
pixel_x[9] => LessThan0.IN1
pixel_x[9] => LessThan1.IN12
pixel_y[0] => Add0.IN20
pixel_y[0] => LessThan2.IN10
pixel_y[0] => LessThan3.IN20
pixel_y[1] => Add0.IN19
pixel_y[1] => LessThan2.IN9
pixel_y[1] => LessThan3.IN19
pixel_y[2] => Add0.IN18
pixel_y[2] => LessThan2.IN8
pixel_y[2] => LessThan3.IN18
pixel_y[3] => Add0.IN17
pixel_y[3] => LessThan2.IN7
pixel_y[3] => LessThan3.IN17
pixel_y[4] => Add0.IN16
pixel_y[4] => LessThan2.IN6
pixel_y[4] => LessThan3.IN16
pixel_y[5] => Add0.IN15
pixel_y[5] => LessThan2.IN5
pixel_y[5] => LessThan3.IN15
pixel_y[6] => Add0.IN14
pixel_y[6] => LessThan2.IN4
pixel_y[6] => LessThan3.IN14
pixel_y[7] => Add0.IN13
pixel_y[7] => LessThan2.IN3
pixel_y[7] => LessThan3.IN13
pixel_y[8] => Add0.IN12
pixel_y[8] => LessThan2.IN2
pixel_y[8] => LessThan3.IN12
start_x[0] => LessThan0.IN20
start_x[0] => LessThan1.IN22
start_x[0] => Add3.IN10
start_x[1] => LessThan0.IN19
start_x[1] => Add5.IN18
start_x[1] => Add3.IN9
start_x[2] => LessThan0.IN18
start_x[2] => Add5.IN17
start_x[2] => Add3.IN8
start_x[3] => LessThan0.IN17
start_x[3] => Add5.IN16
start_x[3] => Add3.IN7
start_x[4] => LessThan0.IN16
start_x[4] => Add5.IN15
start_x[4] => Add3.IN6
start_x[5] => LessThan0.IN15
start_x[5] => Add5.IN14
start_x[5] => Add3.IN5
start_x[6] => LessThan0.IN14
start_x[6] => Add5.IN13
start_x[6] => Add3.IN4
start_x[7] => LessThan0.IN13
start_x[7] => Add5.IN12
start_x[7] => Add3.IN3
start_x[8] => LessThan0.IN12
start_x[8] => Add5.IN11
start_x[8] => Add3.IN2
start_x[9] => LessThan0.IN11
start_x[9] => Add5.IN10
start_x[9] => Add3.IN1
start_y[0] => LessThan2.IN20
start_y[0] => LessThan3.IN22
start_y[0] => Add0.IN11
start_y[1] => LessThan2.IN19
start_y[1] => LessThan3.IN21
start_y[1] => Add0.IN10
start_y[2] => LessThan2.IN18
start_y[2] => Add6.IN16
start_y[2] => Add0.IN9
start_y[3] => LessThan2.IN17
start_y[3] => Add6.IN15
start_y[3] => Add0.IN8
start_y[4] => LessThan2.IN16
start_y[4] => Add6.IN14
start_y[4] => Add0.IN7
start_y[5] => LessThan2.IN15
start_y[5] => Add6.IN13
start_y[5] => Add0.IN6
start_y[6] => LessThan2.IN14
start_y[6] => Add6.IN12
start_y[6] => Add0.IN5
start_y[7] => LessThan2.IN13
start_y[7] => Add6.IN11
start_y[7] => Add0.IN4
start_y[8] => LessThan2.IN12
start_y[8] => Add6.IN10
start_y[8] => Add0.IN3
start_y[9] => LessThan2.IN11
start_y[9] => Add6.IN9
start_y[9] => Add0.IN2
color_out[0] <= color_out.DB_MAX_OUTPUT_PORT_TYPE
color_out[1] <= color_out.DB_MAX_OUTPUT_PORT_TYPE
color_out[2] <= color_out.DB_MAX_OUTPUT_PORT_TYPE
color_out[3] <= color_out.DB_MAX_OUTPUT_PORT_TYPE
color_out[4] <= color_out.DB_MAX_OUTPUT_PORT_TYPE
color_out[5] <= color_out.DB_MAX_OUTPUT_PORT_TYPE
color_out[6] <= color_out.DB_MAX_OUTPUT_PORT_TYPE
color_out[7] <= color_out.DB_MAX_OUTPUT_PORT_TYPE


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit0:digit0_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit0:digit0_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m8h1:auto_generated.address_a[0]
address_a[1] => altsyncram_m8h1:auto_generated.address_a[1]
address_a[2] => altsyncram_m8h1:auto_generated.address_a[2]
address_a[3] => altsyncram_m8h1:auto_generated.address_a[3]
address_a[4] => altsyncram_m8h1:auto_generated.address_a[4]
address_a[5] => altsyncram_m8h1:auto_generated.address_a[5]
address_a[6] => altsyncram_m8h1:auto_generated.address_a[6]
address_a[7] => altsyncram_m8h1:auto_generated.address_a[7]
address_a[8] => altsyncram_m8h1:auto_generated.address_a[8]
address_a[9] => altsyncram_m8h1:auto_generated.address_a[9]
address_a[10] => altsyncram_m8h1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m8h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m8h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m8h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m8h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m8h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m8h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m8h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m8h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m8h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit0:digit0_inst|altsyncram:altsyncram_component|altsyncram_m8h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit1:digit1_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit1:digit1_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_n8h1:auto_generated.address_a[0]
address_a[1] => altsyncram_n8h1:auto_generated.address_a[1]
address_a[2] => altsyncram_n8h1:auto_generated.address_a[2]
address_a[3] => altsyncram_n8h1:auto_generated.address_a[3]
address_a[4] => altsyncram_n8h1:auto_generated.address_a[4]
address_a[5] => altsyncram_n8h1:auto_generated.address_a[5]
address_a[6] => altsyncram_n8h1:auto_generated.address_a[6]
address_a[7] => altsyncram_n8h1:auto_generated.address_a[7]
address_a[8] => altsyncram_n8h1:auto_generated.address_a[8]
address_a[9] => altsyncram_n8h1:auto_generated.address_a[9]
address_a[10] => altsyncram_n8h1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n8h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_n8h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_n8h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_n8h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_n8h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_n8h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_n8h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_n8h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_n8h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit1:digit1_inst|altsyncram:altsyncram_component|altsyncram_n8h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit2:digit2_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit2:digit2_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o8h1:auto_generated.address_a[0]
address_a[1] => altsyncram_o8h1:auto_generated.address_a[1]
address_a[2] => altsyncram_o8h1:auto_generated.address_a[2]
address_a[3] => altsyncram_o8h1:auto_generated.address_a[3]
address_a[4] => altsyncram_o8h1:auto_generated.address_a[4]
address_a[5] => altsyncram_o8h1:auto_generated.address_a[5]
address_a[6] => altsyncram_o8h1:auto_generated.address_a[6]
address_a[7] => altsyncram_o8h1:auto_generated.address_a[7]
address_a[8] => altsyncram_o8h1:auto_generated.address_a[8]
address_a[9] => altsyncram_o8h1:auto_generated.address_a[9]
address_a[10] => altsyncram_o8h1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o8h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o8h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_o8h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_o8h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_o8h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_o8h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_o8h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_o8h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_o8h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit2:digit2_inst|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit3:digit3_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit3:digit3_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_p8h1:auto_generated.address_a[0]
address_a[1] => altsyncram_p8h1:auto_generated.address_a[1]
address_a[2] => altsyncram_p8h1:auto_generated.address_a[2]
address_a[3] => altsyncram_p8h1:auto_generated.address_a[3]
address_a[4] => altsyncram_p8h1:auto_generated.address_a[4]
address_a[5] => altsyncram_p8h1:auto_generated.address_a[5]
address_a[6] => altsyncram_p8h1:auto_generated.address_a[6]
address_a[7] => altsyncram_p8h1:auto_generated.address_a[7]
address_a[8] => altsyncram_p8h1:auto_generated.address_a[8]
address_a[9] => altsyncram_p8h1:auto_generated.address_a[9]
address_a[10] => altsyncram_p8h1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p8h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_p8h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_p8h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_p8h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_p8h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_p8h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_p8h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_p8h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_p8h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit3:digit3_inst|altsyncram:altsyncram_component|altsyncram_p8h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit4:digit4_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit4:digit4_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q8h1:auto_generated.address_a[0]
address_a[1] => altsyncram_q8h1:auto_generated.address_a[1]
address_a[2] => altsyncram_q8h1:auto_generated.address_a[2]
address_a[3] => altsyncram_q8h1:auto_generated.address_a[3]
address_a[4] => altsyncram_q8h1:auto_generated.address_a[4]
address_a[5] => altsyncram_q8h1:auto_generated.address_a[5]
address_a[6] => altsyncram_q8h1:auto_generated.address_a[6]
address_a[7] => altsyncram_q8h1:auto_generated.address_a[7]
address_a[8] => altsyncram_q8h1:auto_generated.address_a[8]
address_a[9] => altsyncram_q8h1:auto_generated.address_a[9]
address_a[10] => altsyncram_q8h1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q8h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q8h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_q8h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_q8h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_q8h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_q8h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_q8h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_q8h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_q8h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit4:digit4_inst|altsyncram:altsyncram_component|altsyncram_q8h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit5:digit5_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit5:digit5_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r8h1:auto_generated.address_a[0]
address_a[1] => altsyncram_r8h1:auto_generated.address_a[1]
address_a[2] => altsyncram_r8h1:auto_generated.address_a[2]
address_a[3] => altsyncram_r8h1:auto_generated.address_a[3]
address_a[4] => altsyncram_r8h1:auto_generated.address_a[4]
address_a[5] => altsyncram_r8h1:auto_generated.address_a[5]
address_a[6] => altsyncram_r8h1:auto_generated.address_a[6]
address_a[7] => altsyncram_r8h1:auto_generated.address_a[7]
address_a[8] => altsyncram_r8h1:auto_generated.address_a[8]
address_a[9] => altsyncram_r8h1:auto_generated.address_a[9]
address_a[10] => altsyncram_r8h1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r8h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r8h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_r8h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_r8h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_r8h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_r8h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_r8h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_r8h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_r8h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit5:digit5_inst|altsyncram:altsyncram_component|altsyncram_r8h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit6:digit6_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit6:digit6_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_s8h1:auto_generated.address_a[0]
address_a[1] => altsyncram_s8h1:auto_generated.address_a[1]
address_a[2] => altsyncram_s8h1:auto_generated.address_a[2]
address_a[3] => altsyncram_s8h1:auto_generated.address_a[3]
address_a[4] => altsyncram_s8h1:auto_generated.address_a[4]
address_a[5] => altsyncram_s8h1:auto_generated.address_a[5]
address_a[6] => altsyncram_s8h1:auto_generated.address_a[6]
address_a[7] => altsyncram_s8h1:auto_generated.address_a[7]
address_a[8] => altsyncram_s8h1:auto_generated.address_a[8]
address_a[9] => altsyncram_s8h1:auto_generated.address_a[9]
address_a[10] => altsyncram_s8h1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s8h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s8h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_s8h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_s8h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_s8h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_s8h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_s8h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_s8h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_s8h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit6:digit6_inst|altsyncram:altsyncram_component|altsyncram_s8h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit7:digit7_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit7:digit7_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t8h1:auto_generated.address_a[0]
address_a[1] => altsyncram_t8h1:auto_generated.address_a[1]
address_a[2] => altsyncram_t8h1:auto_generated.address_a[2]
address_a[3] => altsyncram_t8h1:auto_generated.address_a[3]
address_a[4] => altsyncram_t8h1:auto_generated.address_a[4]
address_a[5] => altsyncram_t8h1:auto_generated.address_a[5]
address_a[6] => altsyncram_t8h1:auto_generated.address_a[6]
address_a[7] => altsyncram_t8h1:auto_generated.address_a[7]
address_a[8] => altsyncram_t8h1:auto_generated.address_a[8]
address_a[9] => altsyncram_t8h1:auto_generated.address_a[9]
address_a[10] => altsyncram_t8h1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t8h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t8h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t8h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t8h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t8h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_t8h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_t8h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_t8h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_t8h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit7:digit7_inst|altsyncram:altsyncram_component|altsyncram_t8h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit8:digit8_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit8:digit8_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_u8h1:auto_generated.address_a[0]
address_a[1] => altsyncram_u8h1:auto_generated.address_a[1]
address_a[2] => altsyncram_u8h1:auto_generated.address_a[2]
address_a[3] => altsyncram_u8h1:auto_generated.address_a[3]
address_a[4] => altsyncram_u8h1:auto_generated.address_a[4]
address_a[5] => altsyncram_u8h1:auto_generated.address_a[5]
address_a[6] => altsyncram_u8h1:auto_generated.address_a[6]
address_a[7] => altsyncram_u8h1:auto_generated.address_a[7]
address_a[8] => altsyncram_u8h1:auto_generated.address_a[8]
address_a[9] => altsyncram_u8h1:auto_generated.address_a[9]
address_a[10] => altsyncram_u8h1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u8h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_u8h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_u8h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_u8h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_u8h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_u8h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_u8h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_u8h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_u8h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit8:digit8_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit9:digit9_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit9:digit9_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v8h1:auto_generated.address_a[0]
address_a[1] => altsyncram_v8h1:auto_generated.address_a[1]
address_a[2] => altsyncram_v8h1:auto_generated.address_a[2]
address_a[3] => altsyncram_v8h1:auto_generated.address_a[3]
address_a[4] => altsyncram_v8h1:auto_generated.address_a[4]
address_a[5] => altsyncram_v8h1:auto_generated.address_a[5]
address_a[6] => altsyncram_v8h1:auto_generated.address_a[6]
address_a[7] => altsyncram_v8h1:auto_generated.address_a[7]
address_a[8] => altsyncram_v8h1:auto_generated.address_a[8]
address_a[9] => altsyncram_v8h1:auto_generated.address_a[9]
address_a[10] => altsyncram_v8h1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v8h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v8h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_v8h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_v8h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_v8h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_v8h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_v8h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_v8h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_v8h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_tens_inst|digit9:digit9_inst|altsyncram:altsyncram_component|altsyncram_v8h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst
clk => clk.IN10
enable => in_bounds.IN1
digit[0] => Equal0.IN3
digit[0] => Equal1.IN0
digit[0] => Equal2.IN3
digit[0] => Equal3.IN1
digit[0] => Equal4.IN3
digit[0] => Equal5.IN1
digit[0] => Equal6.IN3
digit[0] => Equal7.IN2
digit[0] => Equal8.IN3
digit[0] => Equal9.IN1
digit[1] => Equal0.IN2
digit[1] => Equal1.IN3
digit[1] => Equal2.IN0
digit[1] => Equal3.IN0
digit[1] => Equal4.IN2
digit[1] => Equal5.IN3
digit[1] => Equal6.IN1
digit[1] => Equal7.IN1
digit[1] => Equal8.IN2
digit[1] => Equal9.IN3
digit[2] => Equal0.IN1
digit[2] => Equal1.IN2
digit[2] => Equal2.IN2
digit[2] => Equal3.IN3
digit[2] => Equal4.IN0
digit[2] => Equal5.IN0
digit[2] => Equal6.IN0
digit[2] => Equal7.IN0
digit[2] => Equal8.IN1
digit[2] => Equal9.IN2
digit[3] => Equal0.IN0
digit[3] => Equal1.IN1
digit[3] => Equal2.IN1
digit[3] => Equal3.IN2
digit[3] => Equal4.IN1
digit[3] => Equal5.IN2
digit[3] => Equal6.IN2
digit[3] => Equal7.IN3
digit[3] => Equal8.IN0
digit[3] => Equal9.IN0
pixel_x[0] => Add3.IN20
pixel_x[0] => LessThan0.IN10
pixel_x[0] => LessThan1.IN21
pixel_x[1] => Add3.IN19
pixel_x[1] => LessThan0.IN9
pixel_x[1] => LessThan1.IN20
pixel_x[2] => Add3.IN18
pixel_x[2] => LessThan0.IN8
pixel_x[2] => LessThan1.IN19
pixel_x[3] => Add3.IN17
pixel_x[3] => LessThan0.IN7
pixel_x[3] => LessThan1.IN18
pixel_x[4] => Add3.IN16
pixel_x[4] => LessThan0.IN6
pixel_x[4] => LessThan1.IN17
pixel_x[5] => Add3.IN15
pixel_x[5] => LessThan0.IN5
pixel_x[5] => LessThan1.IN16
pixel_x[6] => Add3.IN14
pixel_x[6] => LessThan0.IN4
pixel_x[6] => LessThan1.IN15
pixel_x[7] => Add3.IN13
pixel_x[7] => LessThan0.IN3
pixel_x[7] => LessThan1.IN14
pixel_x[8] => Add3.IN12
pixel_x[8] => LessThan0.IN2
pixel_x[8] => LessThan1.IN13
pixel_x[9] => Add3.IN11
pixel_x[9] => LessThan0.IN1
pixel_x[9] => LessThan1.IN12
pixel_y[0] => Add0.IN20
pixel_y[0] => LessThan2.IN10
pixel_y[0] => LessThan3.IN20
pixel_y[1] => Add0.IN19
pixel_y[1] => LessThan2.IN9
pixel_y[1] => LessThan3.IN19
pixel_y[2] => Add0.IN18
pixel_y[2] => LessThan2.IN8
pixel_y[2] => LessThan3.IN18
pixel_y[3] => Add0.IN17
pixel_y[3] => LessThan2.IN7
pixel_y[3] => LessThan3.IN17
pixel_y[4] => Add0.IN16
pixel_y[4] => LessThan2.IN6
pixel_y[4] => LessThan3.IN16
pixel_y[5] => Add0.IN15
pixel_y[5] => LessThan2.IN5
pixel_y[5] => LessThan3.IN15
pixel_y[6] => Add0.IN14
pixel_y[6] => LessThan2.IN4
pixel_y[6] => LessThan3.IN14
pixel_y[7] => Add0.IN13
pixel_y[7] => LessThan2.IN3
pixel_y[7] => LessThan3.IN13
pixel_y[8] => Add0.IN12
pixel_y[8] => LessThan2.IN2
pixel_y[8] => LessThan3.IN12
start_x[0] => LessThan0.IN20
start_x[0] => LessThan1.IN22
start_x[0] => Add3.IN10
start_x[1] => LessThan0.IN19
start_x[1] => Add5.IN18
start_x[1] => Add3.IN9
start_x[2] => LessThan0.IN18
start_x[2] => Add5.IN17
start_x[2] => Add3.IN8
start_x[3] => LessThan0.IN17
start_x[3] => Add5.IN16
start_x[3] => Add3.IN7
start_x[4] => LessThan0.IN16
start_x[4] => Add5.IN15
start_x[4] => Add3.IN6
start_x[5] => LessThan0.IN15
start_x[5] => Add5.IN14
start_x[5] => Add3.IN5
start_x[6] => LessThan0.IN14
start_x[6] => Add5.IN13
start_x[6] => Add3.IN4
start_x[7] => LessThan0.IN13
start_x[7] => Add5.IN12
start_x[7] => Add3.IN3
start_x[8] => LessThan0.IN12
start_x[8] => Add5.IN11
start_x[8] => Add3.IN2
start_x[9] => LessThan0.IN11
start_x[9] => Add5.IN10
start_x[9] => Add3.IN1
start_y[0] => LessThan2.IN20
start_y[0] => LessThan3.IN22
start_y[0] => Add0.IN11
start_y[1] => LessThan2.IN19
start_y[1] => LessThan3.IN21
start_y[1] => Add0.IN10
start_y[2] => LessThan2.IN18
start_y[2] => Add6.IN16
start_y[2] => Add0.IN9
start_y[3] => LessThan2.IN17
start_y[3] => Add6.IN15
start_y[3] => Add0.IN8
start_y[4] => LessThan2.IN16
start_y[4] => Add6.IN14
start_y[4] => Add0.IN7
start_y[5] => LessThan2.IN15
start_y[5] => Add6.IN13
start_y[5] => Add0.IN6
start_y[6] => LessThan2.IN14
start_y[6] => Add6.IN12
start_y[6] => Add0.IN5
start_y[7] => LessThan2.IN13
start_y[7] => Add6.IN11
start_y[7] => Add0.IN4
start_y[8] => LessThan2.IN12
start_y[8] => Add6.IN10
start_y[8] => Add0.IN3
start_y[9] => LessThan2.IN11
start_y[9] => Add6.IN9
start_y[9] => Add0.IN2
color_out[0] <= color_out.DB_MAX_OUTPUT_PORT_TYPE
color_out[1] <= color_out.DB_MAX_OUTPUT_PORT_TYPE
color_out[2] <= color_out.DB_MAX_OUTPUT_PORT_TYPE
color_out[3] <= color_out.DB_MAX_OUTPUT_PORT_TYPE
color_out[4] <= color_out.DB_MAX_OUTPUT_PORT_TYPE
color_out[5] <= color_out.DB_MAX_OUTPUT_PORT_TYPE
color_out[6] <= color_out.DB_MAX_OUTPUT_PORT_TYPE
color_out[7] <= color_out.DB_MAX_OUTPUT_PORT_TYPE


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit0:digit0_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit0:digit0_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m8h1:auto_generated.address_a[0]
address_a[1] => altsyncram_m8h1:auto_generated.address_a[1]
address_a[2] => altsyncram_m8h1:auto_generated.address_a[2]
address_a[3] => altsyncram_m8h1:auto_generated.address_a[3]
address_a[4] => altsyncram_m8h1:auto_generated.address_a[4]
address_a[5] => altsyncram_m8h1:auto_generated.address_a[5]
address_a[6] => altsyncram_m8h1:auto_generated.address_a[6]
address_a[7] => altsyncram_m8h1:auto_generated.address_a[7]
address_a[8] => altsyncram_m8h1:auto_generated.address_a[8]
address_a[9] => altsyncram_m8h1:auto_generated.address_a[9]
address_a[10] => altsyncram_m8h1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m8h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m8h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m8h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m8h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m8h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m8h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m8h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m8h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m8h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit0:digit0_inst|altsyncram:altsyncram_component|altsyncram_m8h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit1:digit1_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit1:digit1_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_n8h1:auto_generated.address_a[0]
address_a[1] => altsyncram_n8h1:auto_generated.address_a[1]
address_a[2] => altsyncram_n8h1:auto_generated.address_a[2]
address_a[3] => altsyncram_n8h1:auto_generated.address_a[3]
address_a[4] => altsyncram_n8h1:auto_generated.address_a[4]
address_a[5] => altsyncram_n8h1:auto_generated.address_a[5]
address_a[6] => altsyncram_n8h1:auto_generated.address_a[6]
address_a[7] => altsyncram_n8h1:auto_generated.address_a[7]
address_a[8] => altsyncram_n8h1:auto_generated.address_a[8]
address_a[9] => altsyncram_n8h1:auto_generated.address_a[9]
address_a[10] => altsyncram_n8h1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n8h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_n8h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_n8h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_n8h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_n8h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_n8h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_n8h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_n8h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_n8h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit1:digit1_inst|altsyncram:altsyncram_component|altsyncram_n8h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit2:digit2_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit2:digit2_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o8h1:auto_generated.address_a[0]
address_a[1] => altsyncram_o8h1:auto_generated.address_a[1]
address_a[2] => altsyncram_o8h1:auto_generated.address_a[2]
address_a[3] => altsyncram_o8h1:auto_generated.address_a[3]
address_a[4] => altsyncram_o8h1:auto_generated.address_a[4]
address_a[5] => altsyncram_o8h1:auto_generated.address_a[5]
address_a[6] => altsyncram_o8h1:auto_generated.address_a[6]
address_a[7] => altsyncram_o8h1:auto_generated.address_a[7]
address_a[8] => altsyncram_o8h1:auto_generated.address_a[8]
address_a[9] => altsyncram_o8h1:auto_generated.address_a[9]
address_a[10] => altsyncram_o8h1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o8h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o8h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_o8h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_o8h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_o8h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_o8h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_o8h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_o8h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_o8h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit2:digit2_inst|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit3:digit3_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit3:digit3_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_p8h1:auto_generated.address_a[0]
address_a[1] => altsyncram_p8h1:auto_generated.address_a[1]
address_a[2] => altsyncram_p8h1:auto_generated.address_a[2]
address_a[3] => altsyncram_p8h1:auto_generated.address_a[3]
address_a[4] => altsyncram_p8h1:auto_generated.address_a[4]
address_a[5] => altsyncram_p8h1:auto_generated.address_a[5]
address_a[6] => altsyncram_p8h1:auto_generated.address_a[6]
address_a[7] => altsyncram_p8h1:auto_generated.address_a[7]
address_a[8] => altsyncram_p8h1:auto_generated.address_a[8]
address_a[9] => altsyncram_p8h1:auto_generated.address_a[9]
address_a[10] => altsyncram_p8h1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p8h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_p8h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_p8h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_p8h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_p8h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_p8h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_p8h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_p8h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_p8h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit3:digit3_inst|altsyncram:altsyncram_component|altsyncram_p8h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit4:digit4_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit4:digit4_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q8h1:auto_generated.address_a[0]
address_a[1] => altsyncram_q8h1:auto_generated.address_a[1]
address_a[2] => altsyncram_q8h1:auto_generated.address_a[2]
address_a[3] => altsyncram_q8h1:auto_generated.address_a[3]
address_a[4] => altsyncram_q8h1:auto_generated.address_a[4]
address_a[5] => altsyncram_q8h1:auto_generated.address_a[5]
address_a[6] => altsyncram_q8h1:auto_generated.address_a[6]
address_a[7] => altsyncram_q8h1:auto_generated.address_a[7]
address_a[8] => altsyncram_q8h1:auto_generated.address_a[8]
address_a[9] => altsyncram_q8h1:auto_generated.address_a[9]
address_a[10] => altsyncram_q8h1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q8h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q8h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_q8h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_q8h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_q8h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_q8h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_q8h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_q8h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_q8h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit4:digit4_inst|altsyncram:altsyncram_component|altsyncram_q8h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit5:digit5_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit5:digit5_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r8h1:auto_generated.address_a[0]
address_a[1] => altsyncram_r8h1:auto_generated.address_a[1]
address_a[2] => altsyncram_r8h1:auto_generated.address_a[2]
address_a[3] => altsyncram_r8h1:auto_generated.address_a[3]
address_a[4] => altsyncram_r8h1:auto_generated.address_a[4]
address_a[5] => altsyncram_r8h1:auto_generated.address_a[5]
address_a[6] => altsyncram_r8h1:auto_generated.address_a[6]
address_a[7] => altsyncram_r8h1:auto_generated.address_a[7]
address_a[8] => altsyncram_r8h1:auto_generated.address_a[8]
address_a[9] => altsyncram_r8h1:auto_generated.address_a[9]
address_a[10] => altsyncram_r8h1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r8h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r8h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_r8h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_r8h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_r8h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_r8h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_r8h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_r8h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_r8h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit5:digit5_inst|altsyncram:altsyncram_component|altsyncram_r8h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit6:digit6_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit6:digit6_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_s8h1:auto_generated.address_a[0]
address_a[1] => altsyncram_s8h1:auto_generated.address_a[1]
address_a[2] => altsyncram_s8h1:auto_generated.address_a[2]
address_a[3] => altsyncram_s8h1:auto_generated.address_a[3]
address_a[4] => altsyncram_s8h1:auto_generated.address_a[4]
address_a[5] => altsyncram_s8h1:auto_generated.address_a[5]
address_a[6] => altsyncram_s8h1:auto_generated.address_a[6]
address_a[7] => altsyncram_s8h1:auto_generated.address_a[7]
address_a[8] => altsyncram_s8h1:auto_generated.address_a[8]
address_a[9] => altsyncram_s8h1:auto_generated.address_a[9]
address_a[10] => altsyncram_s8h1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s8h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s8h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_s8h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_s8h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_s8h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_s8h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_s8h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_s8h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_s8h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit6:digit6_inst|altsyncram:altsyncram_component|altsyncram_s8h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit7:digit7_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit7:digit7_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t8h1:auto_generated.address_a[0]
address_a[1] => altsyncram_t8h1:auto_generated.address_a[1]
address_a[2] => altsyncram_t8h1:auto_generated.address_a[2]
address_a[3] => altsyncram_t8h1:auto_generated.address_a[3]
address_a[4] => altsyncram_t8h1:auto_generated.address_a[4]
address_a[5] => altsyncram_t8h1:auto_generated.address_a[5]
address_a[6] => altsyncram_t8h1:auto_generated.address_a[6]
address_a[7] => altsyncram_t8h1:auto_generated.address_a[7]
address_a[8] => altsyncram_t8h1:auto_generated.address_a[8]
address_a[9] => altsyncram_t8h1:auto_generated.address_a[9]
address_a[10] => altsyncram_t8h1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t8h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t8h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t8h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t8h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t8h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_t8h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_t8h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_t8h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_t8h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit7:digit7_inst|altsyncram:altsyncram_component|altsyncram_t8h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit8:digit8_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit8:digit8_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_u8h1:auto_generated.address_a[0]
address_a[1] => altsyncram_u8h1:auto_generated.address_a[1]
address_a[2] => altsyncram_u8h1:auto_generated.address_a[2]
address_a[3] => altsyncram_u8h1:auto_generated.address_a[3]
address_a[4] => altsyncram_u8h1:auto_generated.address_a[4]
address_a[5] => altsyncram_u8h1:auto_generated.address_a[5]
address_a[6] => altsyncram_u8h1:auto_generated.address_a[6]
address_a[7] => altsyncram_u8h1:auto_generated.address_a[7]
address_a[8] => altsyncram_u8h1:auto_generated.address_a[8]
address_a[9] => altsyncram_u8h1:auto_generated.address_a[9]
address_a[10] => altsyncram_u8h1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u8h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_u8h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_u8h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_u8h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_u8h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_u8h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_u8h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_u8h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_u8h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit8:digit8_inst|altsyncram:altsyncram_component|altsyncram_u8h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit9:digit9_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit9:digit9_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v8h1:auto_generated.address_a[0]
address_a[1] => altsyncram_v8h1:auto_generated.address_a[1]
address_a[2] => altsyncram_v8h1:auto_generated.address_a[2]
address_a[3] => altsyncram_v8h1:auto_generated.address_a[3]
address_a[4] => altsyncram_v8h1:auto_generated.address_a[4]
address_a[5] => altsyncram_v8h1:auto_generated.address_a[5]
address_a[6] => altsyncram_v8h1:auto_generated.address_a[6]
address_a[7] => altsyncram_v8h1:auto_generated.address_a[7]
address_a[8] => altsyncram_v8h1:auto_generated.address_a[8]
address_a[9] => altsyncram_v8h1:auto_generated.address_a[9]
address_a[10] => altsyncram_v8h1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v8h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v8h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_v8h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_v8h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_v8h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_v8h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_v8h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_v8h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_v8h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|background_renderer:bg_inst|counter_renderer:counter_renderer_inst|mif_renderer_digit:digit_ones_inst|digit9:digit9_inst|altsyncram:altsyncram_component|altsyncram_v8h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite1_inst
clk => pixel_color[0]~reg0.CLK
clk => pixel_color[1]~reg0.CLK
clk => pixel_color[2]~reg0.CLK
clk => pixel_color[3]~reg0.CLK
clk => pixel_color[4]~reg0.CLK
clk => pixel_color[5]~reg0.CLK
clk => pixel_color[6]~reg0.CLK
clk => pixel_color[7]~reg0.CLK
x[0] => LessThan0.IN10
x[0] => LessThan1.IN13
x[0] => LessThan3.IN14
x[0] => LessThan5.IN16
x[0] => LessThan6.IN23
x[0] => LessThan9.IN19
x[0] => LessThan10.IN19
x[0] => LessThan14.IN16
x[0] => LessThan16.IN16
x[1] => LessThan0.IN9
x[1] => LessThan1.IN12
x[1] => LessThan3.IN13
x[1] => LessThan5.IN15
x[1] => LessThan6.IN22
x[1] => LessThan9.IN18
x[1] => LessThan10.IN18
x[1] => LessThan14.IN15
x[1] => LessThan16.IN15
x[2] => LessThan0.IN8
x[2] => LessThan1.IN11
x[2] => LessThan3.IN12
x[2] => LessThan5.IN14
x[2] => LessThan6.IN21
x[2] => LessThan9.IN17
x[2] => LessThan10.IN17
x[2] => LessThan14.IN14
x[2] => LessThan16.IN14
x[3] => LessThan0.IN7
x[3] => LessThan1.IN10
x[3] => LessThan3.IN11
x[3] => LessThan5.IN13
x[3] => LessThan6.IN20
x[3] => LessThan9.IN16
x[3] => LessThan10.IN16
x[3] => LessThan14.IN13
x[3] => LessThan16.IN13
x[4] => LessThan0.IN6
x[4] => LessThan1.IN9
x[4] => LessThan3.IN10
x[4] => LessThan5.IN12
x[4] => LessThan6.IN19
x[4] => LessThan9.IN15
x[4] => LessThan10.IN15
x[4] => LessThan14.IN12
x[4] => LessThan16.IN12
x[5] => LessThan0.IN5
x[5] => LessThan1.IN8
x[5] => LessThan3.IN9
x[5] => LessThan5.IN11
x[5] => LessThan6.IN18
x[5] => LessThan9.IN14
x[5] => LessThan10.IN14
x[5] => LessThan14.IN11
x[5] => LessThan16.IN11
x[6] => LessThan0.IN4
x[6] => LessThan1.IN7
x[6] => LessThan3.IN8
x[6] => LessThan5.IN10
x[6] => LessThan6.IN17
x[6] => LessThan9.IN13
x[6] => LessThan10.IN13
x[6] => LessThan14.IN10
x[6] => LessThan16.IN10
x[7] => LessThan0.IN3
x[7] => LessThan1.IN6
x[7] => LessThan3.IN7
x[7] => LessThan5.IN9
x[7] => LessThan6.IN16
x[7] => LessThan9.IN12
x[7] => LessThan10.IN12
x[7] => LessThan14.IN9
x[7] => LessThan16.IN9
x[8] => LessThan0.IN2
x[8] => LessThan1.IN5
x[8] => LessThan3.IN6
x[8] => LessThan5.IN8
x[8] => LessThan6.IN15
x[8] => LessThan9.IN11
x[8] => LessThan10.IN11
x[8] => LessThan14.IN8
x[8] => LessThan16.IN8
x[9] => LessThan0.IN1
x[9] => LessThan1.IN4
x[9] => LessThan3.IN5
x[9] => LessThan5.IN7
x[9] => LessThan6.IN14
x[9] => LessThan9.IN10
x[9] => LessThan10.IN10
x[9] => LessThan14.IN7
x[9] => LessThan16.IN7
y[0] => LessThan2.IN10
y[0] => LessThan4.IN18
y[0] => LessThan7.IN19
y[0] => LessThan8.IN16
y[0] => LessThan11.IN17
y[0] => LessThan12.IN16
y[0] => LessThan13.IN18
y[0] => LessThan15.IN16
y[0] => LessThan17.IN19
y[1] => LessThan2.IN9
y[1] => LessThan4.IN17
y[1] => LessThan7.IN18
y[1] => LessThan8.IN15
y[1] => LessThan11.IN16
y[1] => LessThan12.IN15
y[1] => LessThan13.IN17
y[1] => LessThan15.IN15
y[1] => LessThan17.IN18
y[2] => LessThan2.IN8
y[2] => LessThan4.IN16
y[2] => LessThan7.IN17
y[2] => LessThan8.IN14
y[2] => LessThan11.IN15
y[2] => LessThan12.IN14
y[2] => LessThan13.IN16
y[2] => LessThan15.IN14
y[2] => LessThan17.IN17
y[3] => LessThan2.IN7
y[3] => LessThan4.IN15
y[3] => LessThan7.IN16
y[3] => LessThan8.IN13
y[3] => LessThan11.IN14
y[3] => LessThan12.IN13
y[3] => LessThan13.IN15
y[3] => LessThan15.IN13
y[3] => LessThan17.IN16
y[4] => LessThan2.IN6
y[4] => LessThan4.IN14
y[4] => LessThan7.IN15
y[4] => LessThan8.IN12
y[4] => LessThan11.IN13
y[4] => LessThan12.IN12
y[4] => LessThan13.IN14
y[4] => LessThan15.IN12
y[4] => LessThan17.IN15
y[5] => LessThan2.IN5
y[5] => LessThan4.IN13
y[5] => LessThan7.IN14
y[5] => LessThan8.IN11
y[5] => LessThan11.IN12
y[5] => LessThan12.IN11
y[5] => LessThan13.IN13
y[5] => LessThan15.IN11
y[5] => LessThan17.IN14
y[6] => LessThan2.IN4
y[6] => LessThan4.IN12
y[6] => LessThan7.IN13
y[6] => LessThan8.IN10
y[6] => LessThan11.IN11
y[6] => LessThan12.IN10
y[6] => LessThan13.IN12
y[6] => LessThan15.IN10
y[6] => LessThan17.IN13
y[7] => LessThan2.IN3
y[7] => LessThan4.IN11
y[7] => LessThan7.IN12
y[7] => LessThan8.IN9
y[7] => LessThan11.IN10
y[7] => LessThan12.IN9
y[7] => LessThan13.IN11
y[7] => LessThan15.IN9
y[7] => LessThan17.IN12
y[8] => LessThan2.IN2
y[8] => LessThan4.IN10
y[8] => LessThan7.IN11
y[8] => LessThan8.IN8
y[8] => LessThan11.IN9
y[8] => LessThan12.IN8
y[8] => LessThan13.IN10
y[8] => LessThan15.IN8
y[8] => LessThan17.IN11
y[9] => LessThan2.IN1
y[9] => LessThan4.IN9
y[9] => LessThan7.IN10
y[9] => LessThan8.IN7
y[9] => LessThan11.IN8
y[9] => LessThan12.IN7
y[9] => LessThan13.IN9
y[9] => LessThan15.IN7
y[9] => LessThan17.IN10
char_x_pos[0] => LessThan0.IN20
char_x_pos[0] => LessThan1.IN20
char_x_pos[0] => LessThan3.IN22
char_x_pos[0] => LessThan5.IN22
char_x_pos[0] => LessThan6.IN24
char_x_pos[0] => LessThan9.IN20
char_x_pos[0] => LessThan10.IN20
char_x_pos[0] => LessThan14.IN22
char_x_pos[0] => LessThan16.IN22
char_x_pos[1] => LessThan0.IN19
char_x_pos[1] => LessThan1.IN19
char_x_pos[1] => LessThan3.IN21
char_x_pos[1] => LessThan5.IN21
char_x_pos[1] => Add4.IN20
char_x_pos[1] => Add7.IN18
char_x_pos[1] => Add9.IN18
char_x_pos[1] => LessThan14.IN21
char_x_pos[1] => LessThan16.IN21
char_x_pos[2] => LessThan0.IN18
char_x_pos[2] => LessThan1.IN18
char_x_pos[2] => LessThan3.IN20
char_x_pos[2] => LessThan5.IN20
char_x_pos[2] => Add4.IN19
char_x_pos[2] => Add7.IN17
char_x_pos[2] => Add9.IN17
char_x_pos[2] => LessThan14.IN20
char_x_pos[2] => LessThan16.IN20
char_x_pos[3] => LessThan0.IN17
char_x_pos[3] => LessThan1.IN17
char_x_pos[3] => LessThan3.IN19
char_x_pos[3] => LessThan5.IN19
char_x_pos[3] => Add4.IN18
char_x_pos[3] => Add7.IN16
char_x_pos[3] => Add9.IN16
char_x_pos[3] => LessThan14.IN19
char_x_pos[3] => LessThan16.IN19
char_x_pos[4] => LessThan0.IN16
char_x_pos[4] => LessThan1.IN16
char_x_pos[4] => LessThan3.IN18
char_x_pos[4] => LessThan5.IN18
char_x_pos[4] => Add4.IN17
char_x_pos[4] => Add7.IN15
char_x_pos[4] => Add9.IN15
char_x_pos[4] => LessThan14.IN18
char_x_pos[4] => LessThan16.IN18
char_x_pos[5] => LessThan0.IN15
char_x_pos[5] => LessThan1.IN15
char_x_pos[5] => LessThan3.IN17
char_x_pos[5] => LessThan5.IN17
char_x_pos[5] => Add4.IN16
char_x_pos[5] => Add7.IN14
char_x_pos[5] => Add9.IN14
char_x_pos[5] => LessThan14.IN17
char_x_pos[5] => LessThan16.IN17
char_x_pos[6] => LessThan0.IN14
char_x_pos[6] => LessThan1.IN14
char_x_pos[6] => LessThan3.IN16
char_x_pos[6] => Add2.IN8
char_x_pos[6] => Add3.IN8
char_x_pos[6] => Add7.IN13
char_x_pos[6] => Add9.IN13
char_x_pos[7] => LessThan0.IN13
char_x_pos[7] => LessThan3.IN15
char_x_pos[7] => Add2.IN7
char_x_pos[7] => Add3.IN7
char_x_pos[7] => Add7.IN12
char_x_pos[7] => Add8.IN6
char_x_pos[8] => LessThan0.IN12
char_x_pos[8] => Add0.IN4
char_x_pos[8] => Add2.IN6
char_x_pos[8] => Add3.IN6
char_x_pos[8] => Add7.IN11
char_x_pos[8] => Add8.IN5
char_x_pos[9] => LessThan0.IN11
char_x_pos[9] => Add0.IN3
char_x_pos[9] => Add2.IN5
char_x_pos[9] => Add3.IN5
char_x_pos[9] => Add7.IN10
char_x_pos[9] => Add8.IN4
char_y_pos[0] => LessThan2.IN20
char_y_pos[0] => LessThan4.IN20
char_y_pos[0] => LessThan7.IN20
char_y_pos[0] => LessThan8.IN20
char_y_pos[0] => LessThan11.IN20
char_y_pos[0] => LessThan12.IN20
char_y_pos[0] => LessThan13.IN20
char_y_pos[0] => LessThan15.IN20
char_y_pos[0] => LessThan17.IN20
char_y_pos[1] => LessThan2.IN19
char_y_pos[1] => LessThan4.IN19
char_y_pos[1] => Add5.IN18
char_y_pos[1] => LessThan8.IN19
char_y_pos[1] => LessThan11.IN19
char_y_pos[1] => LessThan12.IN19
char_y_pos[1] => LessThan13.IN19
char_y_pos[1] => LessThan15.IN19
char_y_pos[1] => Add13.IN18
char_y_pos[2] => LessThan2.IN18
char_y_pos[2] => Add1.IN16
char_y_pos[2] => Add5.IN17
char_y_pos[2] => LessThan8.IN18
char_y_pos[2] => LessThan11.IN18
char_y_pos[2] => LessThan12.IN18
char_y_pos[2] => Add11.IN16
char_y_pos[2] => LessThan15.IN18
char_y_pos[2] => Add13.IN17
char_y_pos[3] => LessThan2.IN17
char_y_pos[3] => Add1.IN15
char_y_pos[3] => Add5.IN16
char_y_pos[3] => LessThan8.IN17
char_y_pos[3] => Add10.IN14
char_y_pos[3] => LessThan12.IN17
char_y_pos[3] => Add11.IN15
char_y_pos[3] => LessThan15.IN17
char_y_pos[3] => Add13.IN16
char_y_pos[4] => LessThan2.IN16
char_y_pos[4] => Add6.IN12
char_y_pos[4] => Add10.IN13
char_y_pos[5] => LessThan2.IN15
char_y_pos[5] => Add6.IN11
char_y_pos[5] => Add10.IN12
char_y_pos[6] => LessThan2.IN14
char_y_pos[6] => Add6.IN10
char_y_pos[6] => Add10.IN11
char_y_pos[7] => LessThan2.IN13
char_y_pos[7] => Add6.IN9
char_y_pos[7] => Add10.IN10
char_y_pos[8] => LessThan2.IN12
char_y_pos[8] => Add6.IN8
char_y_pos[8] => Add10.IN9
char_y_pos[9] => LessThan2.IN11
char_y_pos[9] => Add6.IN7
char_y_pos[9] => Add10.IN8
char_state[0] => Equal0.IN1
char_state[0] => Equal1.IN1
char_state[0] => Equal2.IN3
char_state[0] => Equal3.IN1
char_state[0] => Equal4.IN3
char_state[0] => Equal5.IN3
char_state[0] => Equal6.IN2
char_state[1] => Equal0.IN3
char_state[1] => Equal1.IN0
char_state[1] => Equal2.IN1
char_state[1] => Equal3.IN3
char_state[1] => Equal4.IN2
char_state[1] => Equal5.IN2
char_state[1] => Equal6.IN1
char_state[2] => Equal0.IN2
char_state[2] => Equal1.IN3
char_state[2] => Equal2.IN0
char_state[2] => Equal3.IN0
char_state[2] => Equal4.IN1
char_state[2] => Equal5.IN0
char_state[2] => Equal6.IN0
char_state[3] => Equal0.IN0
char_state[3] => Equal1.IN2
char_state[3] => Equal2.IN2
char_state[3] => Equal3.IN2
char_state[3] => Equal4.IN0
char_state[3] => Equal5.IN1
char_state[3] => Equal6.IN3
block_flag => block_active.IN1
active <= active.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[0] <= pixel_color[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[1] <= pixel_color[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[2] <= pixel_color[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[3] <= pixel_color[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[4] <= pixel_color[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[5] <= pixel_color[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[6] <= pixel_color[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[7] <= pixel_color[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EE314_Project_LegendaryLabCrew|vga_handler:vga_handler_inst|sprite_renderer:sprite2_inst
clk => pixel_color[0]~reg0.CLK
clk => pixel_color[1]~reg0.CLK
clk => pixel_color[2]~reg0.CLK
clk => pixel_color[3]~reg0.CLK
clk => pixel_color[4]~reg0.CLK
clk => pixel_color[5]~reg0.CLK
clk => pixel_color[6]~reg0.CLK
clk => pixel_color[7]~reg0.CLK
x[0] => LessThan0.IN10
x[0] => LessThan1.IN13
x[0] => LessThan3.IN13
x[0] => LessThan5.IN16
x[0] => LessThan6.IN63
x[0] => LessThan9.IN19
x[0] => LessThan10.IN19
x[0] => LessThan13.IN58
x[0] => LessThan15.IN58
x[0] => LessThan16.IN58
x[0] => LessThan17.IN58
x[0] => LessThan19.IN58
x[1] => LessThan0.IN9
x[1] => LessThan1.IN12
x[1] => LessThan3.IN12
x[1] => LessThan5.IN15
x[1] => LessThan6.IN62
x[1] => LessThan9.IN18
x[1] => LessThan10.IN18
x[1] => LessThan13.IN57
x[1] => LessThan15.IN57
x[1] => LessThan16.IN57
x[1] => LessThan17.IN57
x[1] => LessThan19.IN57
x[2] => LessThan0.IN8
x[2] => LessThan1.IN11
x[2] => LessThan3.IN11
x[2] => LessThan5.IN14
x[2] => LessThan6.IN61
x[2] => LessThan9.IN17
x[2] => LessThan10.IN17
x[2] => LessThan13.IN56
x[2] => LessThan15.IN56
x[2] => LessThan16.IN56
x[2] => LessThan17.IN56
x[2] => LessThan19.IN56
x[3] => LessThan0.IN7
x[3] => LessThan1.IN10
x[3] => LessThan3.IN10
x[3] => LessThan5.IN13
x[3] => LessThan6.IN60
x[3] => LessThan9.IN16
x[3] => LessThan10.IN16
x[3] => LessThan13.IN55
x[3] => LessThan15.IN55
x[3] => LessThan16.IN55
x[3] => LessThan17.IN55
x[3] => LessThan19.IN55
x[4] => LessThan0.IN6
x[4] => LessThan1.IN9
x[4] => LessThan3.IN9
x[4] => LessThan5.IN12
x[4] => LessThan6.IN59
x[4] => LessThan9.IN15
x[4] => LessThan10.IN15
x[4] => LessThan13.IN54
x[4] => LessThan15.IN54
x[4] => LessThan16.IN54
x[4] => LessThan17.IN54
x[4] => LessThan19.IN54
x[5] => LessThan0.IN5
x[5] => LessThan1.IN8
x[5] => LessThan3.IN8
x[5] => LessThan5.IN11
x[5] => LessThan6.IN58
x[5] => LessThan9.IN14
x[5] => LessThan10.IN14
x[5] => LessThan13.IN53
x[5] => LessThan15.IN53
x[5] => LessThan16.IN53
x[5] => LessThan17.IN53
x[5] => LessThan19.IN53
x[6] => LessThan0.IN4
x[6] => LessThan1.IN7
x[6] => LessThan3.IN7
x[6] => LessThan5.IN10
x[6] => LessThan6.IN57
x[6] => LessThan9.IN13
x[6] => LessThan10.IN13
x[6] => LessThan13.IN52
x[6] => LessThan15.IN52
x[6] => LessThan16.IN52
x[6] => LessThan17.IN52
x[6] => LessThan19.IN52
x[7] => LessThan0.IN3
x[7] => LessThan1.IN6
x[7] => LessThan3.IN6
x[7] => LessThan5.IN9
x[7] => LessThan6.IN56
x[7] => LessThan9.IN12
x[7] => LessThan10.IN12
x[7] => LessThan13.IN51
x[7] => LessThan15.IN51
x[7] => LessThan16.IN51
x[7] => LessThan17.IN51
x[7] => LessThan19.IN51
x[8] => LessThan0.IN2
x[8] => LessThan1.IN5
x[8] => LessThan3.IN5
x[8] => LessThan5.IN8
x[8] => LessThan6.IN55
x[8] => LessThan9.IN11
x[8] => LessThan10.IN11
x[8] => LessThan13.IN50
x[8] => LessThan15.IN50
x[8] => LessThan16.IN50
x[8] => LessThan17.IN50
x[8] => LessThan19.IN50
x[9] => LessThan0.IN1
x[9] => LessThan1.IN4
x[9] => LessThan3.IN4
x[9] => LessThan5.IN7
x[9] => LessThan6.IN54
x[9] => LessThan9.IN10
x[9] => LessThan10.IN10
x[9] => LessThan13.IN49
x[9] => LessThan15.IN49
x[9] => LessThan16.IN49
x[9] => LessThan17.IN49
x[9] => LessThan19.IN49
y[0] => LessThan2.IN10
y[0] => LessThan4.IN18
y[0] => LessThan7.IN19
y[0] => LessThan8.IN16
y[0] => LessThan11.IN17
y[0] => LessThan12.IN16
y[0] => LessThan14.IN18
y[0] => LessThan18.IN16
y[0] => LessThan20.IN19
y[1] => LessThan2.IN9
y[1] => LessThan4.IN17
y[1] => LessThan7.IN18
y[1] => LessThan8.IN15
y[1] => LessThan11.IN16
y[1] => LessThan12.IN15
y[1] => LessThan14.IN17
y[1] => LessThan18.IN15
y[1] => LessThan20.IN18
y[2] => LessThan2.IN8
y[2] => LessThan4.IN16
y[2] => LessThan7.IN17
y[2] => LessThan8.IN14
y[2] => LessThan11.IN15
y[2] => LessThan12.IN14
y[2] => LessThan14.IN16
y[2] => LessThan18.IN14
y[2] => LessThan20.IN17
y[3] => LessThan2.IN7
y[3] => LessThan4.IN15
y[3] => LessThan7.IN16
y[3] => LessThan8.IN13
y[3] => LessThan11.IN14
y[3] => LessThan12.IN13
y[3] => LessThan14.IN15
y[3] => LessThan18.IN13
y[3] => LessThan20.IN16
y[4] => LessThan2.IN6
y[4] => LessThan4.IN14
y[4] => LessThan7.IN15
y[4] => LessThan8.IN12
y[4] => LessThan11.IN13
y[4] => LessThan12.IN12
y[4] => LessThan14.IN14
y[4] => LessThan18.IN12
y[4] => LessThan20.IN15
y[5] => LessThan2.IN5
y[5] => LessThan4.IN13
y[5] => LessThan7.IN14
y[5] => LessThan8.IN11
y[5] => LessThan11.IN12
y[5] => LessThan12.IN11
y[5] => LessThan14.IN13
y[5] => LessThan18.IN11
y[5] => LessThan20.IN14
y[6] => LessThan2.IN4
y[6] => LessThan4.IN12
y[6] => LessThan7.IN13
y[6] => LessThan8.IN10
y[6] => LessThan11.IN11
y[6] => LessThan12.IN10
y[6] => LessThan14.IN12
y[6] => LessThan18.IN10
y[6] => LessThan20.IN13
y[7] => LessThan2.IN3
y[7] => LessThan4.IN11
y[7] => LessThan7.IN12
y[7] => LessThan8.IN9
y[7] => LessThan11.IN10
y[7] => LessThan12.IN9
y[7] => LessThan14.IN11
y[7] => LessThan18.IN9
y[7] => LessThan20.IN12
y[8] => LessThan2.IN2
y[8] => LessThan4.IN10
y[8] => LessThan7.IN11
y[8] => LessThan8.IN8
y[8] => LessThan11.IN9
y[8] => LessThan12.IN8
y[8] => LessThan14.IN10
y[8] => LessThan18.IN8
y[8] => LessThan20.IN11
y[9] => LessThan2.IN1
y[9] => LessThan4.IN9
y[9] => LessThan7.IN10
y[9] => LessThan8.IN7
y[9] => LessThan11.IN8
y[9] => LessThan12.IN7
y[9] => LessThan14.IN9
y[9] => LessThan18.IN7
y[9] => LessThan20.IN10
char_x_pos[0] => LessThan0.IN20
char_x_pos[0] => LessThan1.IN20
char_x_pos[0] => LessThan3.IN20
char_x_pos[0] => LessThan5.IN22
char_x_pos[0] => LessThan6.IN64
char_x_pos[0] => LessThan9.IN20
char_x_pos[0] => LessThan10.IN20
char_x_pos[0] => LessThan13.IN64
char_x_pos[0] => LessThan15.IN64
char_x_pos[0] => LessThan16.IN64
char_x_pos[0] => LessThan17.IN64
char_x_pos[0] => LessThan19.IN64
char_x_pos[1] => LessThan0.IN19
char_x_pos[1] => LessThan1.IN19
char_x_pos[1] => LessThan3.IN19
char_x_pos[1] => LessThan5.IN21
char_x_pos[1] => Add4.IN62
char_x_pos[1] => Add7.IN18
char_x_pos[1] => Add9.IN18
char_x_pos[1] => LessThan13.IN63
char_x_pos[1] => LessThan15.IN63
char_x_pos[1] => LessThan16.IN63
char_x_pos[1] => LessThan17.IN63
char_x_pos[1] => LessThan19.IN63
char_x_pos[2] => LessThan0.IN18
char_x_pos[2] => LessThan1.IN18
char_x_pos[2] => LessThan3.IN18
char_x_pos[2] => LessThan5.IN20
char_x_pos[2] => Add4.IN61
char_x_pos[2] => Add7.IN17
char_x_pos[2] => Add9.IN17
char_x_pos[2] => LessThan13.IN62
char_x_pos[2] => LessThan15.IN62
char_x_pos[2] => LessThan16.IN62
char_x_pos[2] => LessThan17.IN62
char_x_pos[2] => LessThan19.IN62
char_x_pos[3] => LessThan0.IN17
char_x_pos[3] => LessThan1.IN17
char_x_pos[3] => LessThan3.IN17
char_x_pos[3] => LessThan5.IN19
char_x_pos[3] => Add4.IN60
char_x_pos[3] => Add7.IN16
char_x_pos[3] => Add9.IN16
char_x_pos[3] => LessThan13.IN61
char_x_pos[3] => LessThan15.IN61
char_x_pos[3] => LessThan16.IN61
char_x_pos[3] => LessThan17.IN61
char_x_pos[3] => LessThan19.IN61
char_x_pos[4] => LessThan0.IN16
char_x_pos[4] => LessThan1.IN16
char_x_pos[4] => LessThan3.IN16
char_x_pos[4] => LessThan5.IN18
char_x_pos[4] => Add4.IN59
char_x_pos[4] => Add7.IN15
char_x_pos[4] => Add9.IN15
char_x_pos[4] => LessThan13.IN60
char_x_pos[4] => LessThan15.IN60
char_x_pos[4] => LessThan16.IN60
char_x_pos[4] => LessThan17.IN60
char_x_pos[4] => LessThan19.IN60
char_x_pos[5] => LessThan0.IN15
char_x_pos[5] => LessThan1.IN15
char_x_pos[5] => LessThan3.IN15
char_x_pos[5] => LessThan5.IN17
char_x_pos[5] => Add4.IN58
char_x_pos[5] => Add7.IN14
char_x_pos[5] => Add9.IN14
char_x_pos[5] => LessThan13.IN59
char_x_pos[5] => LessThan15.IN59
char_x_pos[5] => LessThan16.IN59
char_x_pos[5] => LessThan17.IN59
char_x_pos[5] => LessThan19.IN59
char_x_pos[6] => LessThan0.IN14
char_x_pos[6] => LessThan1.IN14
char_x_pos[6] => LessThan3.IN14
char_x_pos[6] => Add2.IN8
char_x_pos[6] => Add3.IN8
char_x_pos[6] => Add7.IN13
char_x_pos[6] => Add9.IN13
char_x_pos[7] => LessThan0.IN13
char_x_pos[7] => Add0.IN6
char_x_pos[7] => Add2.IN7
char_x_pos[7] => Add3.IN7
char_x_pos[7] => Add7.IN12
char_x_pos[7] => Add8.IN6
char_x_pos[8] => LessThan0.IN12
char_x_pos[8] => Add0.IN5
char_x_pos[8] => Add2.IN6
char_x_pos[8] => Add3.IN6
char_x_pos[8] => Add7.IN11
char_x_pos[8] => Add8.IN5
char_x_pos[9] => LessThan0.IN11
char_x_pos[9] => Add0.IN4
char_x_pos[9] => Add2.IN5
char_x_pos[9] => Add3.IN5
char_x_pos[9] => Add7.IN10
char_x_pos[9] => Add8.IN4
char_y_pos[0] => LessThan2.IN20
char_y_pos[0] => LessThan4.IN20
char_y_pos[0] => LessThan7.IN20
char_y_pos[0] => LessThan8.IN20
char_y_pos[0] => LessThan11.IN20
char_y_pos[0] => LessThan12.IN20
char_y_pos[0] => LessThan14.IN20
char_y_pos[0] => LessThan18.IN20
char_y_pos[0] => LessThan20.IN20
char_y_pos[1] => LessThan2.IN19
char_y_pos[1] => LessThan4.IN19
char_y_pos[1] => Add5.IN18
char_y_pos[1] => LessThan8.IN19
char_y_pos[1] => LessThan11.IN19
char_y_pos[1] => LessThan12.IN19
char_y_pos[1] => LessThan14.IN19
char_y_pos[1] => LessThan18.IN19
char_y_pos[1] => Add13.IN18
char_y_pos[2] => LessThan2.IN18
char_y_pos[2] => Add1.IN16
char_y_pos[2] => Add5.IN17
char_y_pos[2] => LessThan8.IN18
char_y_pos[2] => LessThan11.IN18
char_y_pos[2] => LessThan12.IN18
char_y_pos[2] => Add11.IN16
char_y_pos[2] => LessThan18.IN18
char_y_pos[2] => Add13.IN17
char_y_pos[3] => LessThan2.IN17
char_y_pos[3] => Add1.IN15
char_y_pos[3] => Add5.IN16
char_y_pos[3] => LessThan8.IN17
char_y_pos[3] => Add10.IN14
char_y_pos[3] => LessThan12.IN17
char_y_pos[3] => Add11.IN15
char_y_pos[3] => LessThan18.IN17
char_y_pos[3] => Add13.IN16
char_y_pos[4] => LessThan2.IN16
char_y_pos[4] => Add6.IN12
char_y_pos[4] => Add10.IN13
char_y_pos[5] => LessThan2.IN15
char_y_pos[5] => Add6.IN11
char_y_pos[5] => Add10.IN12
char_y_pos[6] => LessThan2.IN14
char_y_pos[6] => Add6.IN10
char_y_pos[6] => Add10.IN11
char_y_pos[7] => LessThan2.IN13
char_y_pos[7] => Add6.IN9
char_y_pos[7] => Add10.IN10
char_y_pos[8] => LessThan2.IN12
char_y_pos[8] => Add6.IN8
char_y_pos[8] => Add10.IN9
char_y_pos[9] => LessThan2.IN11
char_y_pos[9] => Add6.IN7
char_y_pos[9] => Add10.IN8
char_state[0] => Equal0.IN1
char_state[0] => Equal1.IN1
char_state[0] => Equal2.IN3
char_state[0] => Equal3.IN1
char_state[0] => Equal4.IN3
char_state[0] => Equal5.IN3
char_state[0] => Equal6.IN2
char_state[1] => Equal0.IN3
char_state[1] => Equal1.IN0
char_state[1] => Equal2.IN1
char_state[1] => Equal3.IN3
char_state[1] => Equal4.IN2
char_state[1] => Equal5.IN2
char_state[1] => Equal6.IN1
char_state[2] => Equal0.IN2
char_state[2] => Equal1.IN3
char_state[2] => Equal2.IN0
char_state[2] => Equal3.IN0
char_state[2] => Equal4.IN1
char_state[2] => Equal5.IN0
char_state[2] => Equal6.IN0
char_state[3] => Equal0.IN0
char_state[3] => Equal1.IN2
char_state[3] => Equal2.IN2
char_state[3] => Equal3.IN2
char_state[3] => Equal4.IN0
char_state[3] => Equal5.IN1
char_state[3] => Equal6.IN3
block_flag => block_active.IN1
active <= active.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[0] <= pixel_color[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[1] <= pixel_color[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[2] <= pixel_color[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[3] <= pixel_color[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[4] <= pixel_color[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[5] <= pixel_color[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[6] <= pixel_color[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_color[7] <= pixel_color[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|EE314_Project_LegendaryLabCrew|vga_driver:vga_driver_inst
clock => blue_reg[0].CLK
clock => blue_reg[1].CLK
clock => blue_reg[2].CLK
clock => blue_reg[3].CLK
clock => blue_reg[4].CLK
clock => blue_reg[5].CLK
clock => blue_reg[6].CLK
clock => blue_reg[7].CLK
clock => green_reg[0].CLK
clock => green_reg[1].CLK
clock => green_reg[2].CLK
clock => green_reg[3].CLK
clock => green_reg[4].CLK
clock => green_reg[5].CLK
clock => green_reg[6].CLK
clock => green_reg[7].CLK
clock => red_reg[0].CLK
clock => red_reg[1].CLK
clock => red_reg[2].CLK
clock => red_reg[3].CLK
clock => red_reg[4].CLK
clock => red_reg[5].CLK
clock => red_reg[6].CLK
clock => red_reg[7].CLK
clock => vsync_reg.CLK
clock => hysnc_reg.CLK
clock => line_done.CLK
clock => v_counter[0].CLK
clock => v_counter[1].CLK
clock => v_counter[2].CLK
clock => v_counter[3].CLK
clock => v_counter[4].CLK
clock => v_counter[5].CLK
clock => v_counter[6].CLK
clock => v_counter[7].CLK
clock => v_counter[8].CLK
clock => v_counter[9].CLK
clock => h_counter[0].CLK
clock => h_counter[1].CLK
clock => h_counter[2].CLK
clock => h_counter[3].CLK
clock => h_counter[4].CLK
clock => h_counter[5].CLK
clock => h_counter[6].CLK
clock => h_counter[7].CLK
clock => h_counter[8].CLK
clock => h_counter[9].CLK
clock => clk.DATAIN
clock => v_state~4.DATAIN
clock => h_state~4.DATAIN
reset => h_counter.OUTPUTSELECT
reset => h_counter.OUTPUTSELECT
reset => h_counter.OUTPUTSELECT
reset => h_counter.OUTPUTSELECT
reset => h_counter.OUTPUTSELECT
reset => h_counter.OUTPUTSELECT
reset => h_counter.OUTPUTSELECT
reset => h_counter.OUTPUTSELECT
reset => h_counter.OUTPUTSELECT
reset => h_counter.OUTPUTSELECT
reset => v_counter.OUTPUTSELECT
reset => v_counter.OUTPUTSELECT
reset => v_counter.OUTPUTSELECT
reset => v_counter.OUTPUTSELECT
reset => v_counter.OUTPUTSELECT
reset => v_counter.OUTPUTSELECT
reset => v_counter.OUTPUTSELECT
reset => v_counter.OUTPUTSELECT
reset => v_counter.OUTPUTSELECT
reset => v_counter.OUTPUTSELECT
reset => h_state.OUTPUTSELECT
reset => h_state.OUTPUTSELECT
reset => h_state.OUTPUTSELECT
reset => h_state.OUTPUTSELECT
reset => v_state.OUTPUTSELECT
reset => v_state.OUTPUTSELECT
reset => v_state.OUTPUTSELECT
reset => v_state.OUTPUTSELECT
reset => line_done.OUTPUTSELECT
reset => red_reg[0].ENA
reset => green_reg[7].ENA
reset => green_reg[6].ENA
reset => green_reg[5].ENA
reset => green_reg[4].ENA
reset => green_reg[3].ENA
reset => green_reg[2].ENA
reset => green_reg[1].ENA
reset => green_reg[0].ENA
reset => blue_reg[7].ENA
reset => blue_reg[6].ENA
reset => blue_reg[5].ENA
reset => blue_reg[4].ENA
reset => blue_reg[3].ENA
reset => blue_reg[2].ENA
reset => blue_reg[1].ENA
reset => blue_reg[0].ENA
reset => red_reg[1].ENA
reset => red_reg[2].ENA
reset => red_reg[3].ENA
reset => red_reg[4].ENA
reset => red_reg[5].ENA
reset => red_reg[6].ENA
reset => red_reg[7].ENA
reset => vsync_reg.ENA
reset => hysnc_reg.ENA
color_in[0] => blue_reg.DATAB
color_in[1] => blue_reg.DATAB
color_in[2] => green_reg.DATAB
color_in[3] => green_reg.DATAB
color_in[4] => green_reg.DATAB
color_in[5] => red_reg.DATAB
color_in[6] => red_reg.DATAB
color_in[7] => red_reg.DATAB
next_x[0] <= next_x.DB_MAX_OUTPUT_PORT_TYPE
next_x[1] <= next_x.DB_MAX_OUTPUT_PORT_TYPE
next_x[2] <= next_x.DB_MAX_OUTPUT_PORT_TYPE
next_x[3] <= next_x.DB_MAX_OUTPUT_PORT_TYPE
next_x[4] <= next_x.DB_MAX_OUTPUT_PORT_TYPE
next_x[5] <= next_x.DB_MAX_OUTPUT_PORT_TYPE
next_x[6] <= next_x.DB_MAX_OUTPUT_PORT_TYPE
next_x[7] <= next_x.DB_MAX_OUTPUT_PORT_TYPE
next_x[8] <= next_x.DB_MAX_OUTPUT_PORT_TYPE
next_x[9] <= next_x.DB_MAX_OUTPUT_PORT_TYPE
next_y[0] <= next_y.DB_MAX_OUTPUT_PORT_TYPE
next_y[1] <= next_y.DB_MAX_OUTPUT_PORT_TYPE
next_y[2] <= next_y.DB_MAX_OUTPUT_PORT_TYPE
next_y[3] <= next_y.DB_MAX_OUTPUT_PORT_TYPE
next_y[4] <= next_y.DB_MAX_OUTPUT_PORT_TYPE
next_y[5] <= next_y.DB_MAX_OUTPUT_PORT_TYPE
next_y[6] <= next_y.DB_MAX_OUTPUT_PORT_TYPE
next_y[7] <= next_y.DB_MAX_OUTPUT_PORT_TYPE
next_y[8] <= next_y.DB_MAX_OUTPUT_PORT_TYPE
next_y[9] <= next_y.DB_MAX_OUTPUT_PORT_TYPE
hsync <= hysnc_reg.DB_MAX_OUTPUT_PORT_TYPE
vsync <= vsync_reg.DB_MAX_OUTPUT_PORT_TYPE
red[0] <= red_reg[0].DB_MAX_OUTPUT_PORT_TYPE
red[1] <= red_reg[1].DB_MAX_OUTPUT_PORT_TYPE
red[2] <= red_reg[2].DB_MAX_OUTPUT_PORT_TYPE
red[3] <= red_reg[3].DB_MAX_OUTPUT_PORT_TYPE
red[4] <= red_reg[4].DB_MAX_OUTPUT_PORT_TYPE
red[5] <= red_reg[5].DB_MAX_OUTPUT_PORT_TYPE
red[6] <= red_reg[6].DB_MAX_OUTPUT_PORT_TYPE
red[7] <= red_reg[7].DB_MAX_OUTPUT_PORT_TYPE
green[0] <= green_reg[0].DB_MAX_OUTPUT_PORT_TYPE
green[1] <= green_reg[1].DB_MAX_OUTPUT_PORT_TYPE
green[2] <= green_reg[2].DB_MAX_OUTPUT_PORT_TYPE
green[3] <= green_reg[3].DB_MAX_OUTPUT_PORT_TYPE
green[4] <= green_reg[4].DB_MAX_OUTPUT_PORT_TYPE
green[5] <= green_reg[5].DB_MAX_OUTPUT_PORT_TYPE
green[6] <= green_reg[6].DB_MAX_OUTPUT_PORT_TYPE
green[7] <= green_reg[7].DB_MAX_OUTPUT_PORT_TYPE
blue[0] <= blue_reg[0].DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= blue_reg[1].DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= blue_reg[2].DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= blue_reg[3].DB_MAX_OUTPUT_PORT_TYPE
blue[4] <= blue_reg[4].DB_MAX_OUTPUT_PORT_TYPE
blue[5] <= blue_reg[5].DB_MAX_OUTPUT_PORT_TYPE
blue[6] <= blue_reg[6].DB_MAX_OUTPUT_PORT_TYPE
blue[7] <= blue_reg[7].DB_MAX_OUTPUT_PORT_TYPE
sync <= <GND>
clk <= clock.DB_MAX_OUTPUT_PORT_TYPE
blank <= blank.DB_MAX_OUTPUT_PORT_TYPE


