Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Oct 03 11:05:25 2017
| Host         : vldmr-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file srio_example_test_timing_summary_routed.rpt -rpx srio_example_test_timing_summary_routed.rpx
| Design       : srio_example_test
| Device       : 7k325t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_rx_portx_tdata_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_rx_portx_tdata_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_rx_portx_tdata_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_rx_portx_tdata_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_rx_portx_tdata_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_rx_portx_tdata_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_rx_portx_tdata_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_rx_portx_tdata_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/la_tx_port_tready_d_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/user_if_gen[3].arb_tx_user_if_port_inst/UG_tx_port_tvalid_raw_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/winning_port_object_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/winning_port_object_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_lhtx_tready_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: srio_rx/axis_iotx_tvalid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: srio_rx/current_bit_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: srio_rx/current_bit_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: srio_rx/current_bit_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: srio_rx/current_bit_cnt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: srio_rx/current_bit_cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: srio_rx/current_bit_cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: srio_rx/current_bit_cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: srio_rx/current_bit_cnt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: srio_rx/current_bit_cnt_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: srio_rx/only_header_sent_reg/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: srio_rx/state_reg[0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: srio_rx/state_reg[1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: srio_rx/state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 67 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 66 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.960        0.000                      0                24893        0.051        0.000                      0                24893        1.700        0.000                       0                 11808  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                    ------------         ----------      --------------
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clkp                                                                 {0.000 3.200}        6.400           156.250         
  clkfbout                                                               {0.000 3.200}        6.400           156.250         
  clkout0                                                                {0.000 3.200}        6.400           156.250         
  clkout1                                                                {0.000 12.800}       25.600          39.063          
  clkout2                                                                {0.000 6.400}        12.800          78.125          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.647        0.000                      0                  657        0.069        0.000                      0                  657       15.590        0.000                       0                   345  
sys_clkp                                                                       5.228        0.000                      0                   12        0.172        0.000                      0                   12        1.700        0.000                       0                    20  
  clkfbout                                                                                                                                                                                                                 5.151        0.000                       0                     2  
  clkout0                                                                      3.960        0.000                      0                  116        0.108        0.000                      0                  116        2.400        0.000                       0                    64  
  clkout1                                                                     15.268        0.000                      0                22323        0.051        0.000                      0                22323       11.890        0.000                       0                 10790  
  clkout2                                                                      7.936        0.000                      0                  975        0.091        0.000                      0                  975        4.800        0.000                       0                   587  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout1             9.323        0.000                      0                  128        0.116        0.000                      0                  128  
clkout1       clkout2             8.718        0.000                      0                  125        0.101        0.000                      0                  125  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        clkout1                                                                  clkout1                                                                       22.278        0.000                      0                  519        0.079        0.000                      0                  519  
**async_default**                                                        clkout2                                                                  clkout1                                                                       10.572        0.000                      0                    4        0.254        0.000                      0                    4  
**async_default**                                                        clkout1                                                                  clkout2                                                                        9.916        0.000                      0                    5        0.277        0.000                      0                    5  
**async_default**                                                        dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.549        0.000                      0                  118        0.096        0.000                      0                  118  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.647ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.651ns (12.600%)  route 4.515ns (87.400%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 37.467 - 33.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.399     4.904    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y162        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y162        FDRE (Prop_fdre_C_Q)         0.282     5.186 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.445     6.632    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X92Y157        LUT5 (Prop_lut5_I1_O)        0.157     6.789 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.320     7.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X92Y156        LUT4 (Prop_lut4_I1_O)        0.053     7.161 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.708     7.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X92Y153        LUT4 (Prop_lut4_I3_O)        0.053     7.923 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.778     8.701    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.053     8.754 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.745     9.499    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X80Y146        LUT4 (Prop_lut4_I0_O)        0.053     9.552 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.518    10.071    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X80Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.482    37.467    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X80Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.530    37.997    
                         clock uncertainty           -0.035    37.962    
    SLICE_X80Y145        FDCE (Setup_fdce_C_CE)      -0.244    37.718    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         37.718    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                 27.647    

Slack (MET) :             27.647ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.651ns (12.600%)  route 4.515ns (87.400%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 37.467 - 33.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.399     4.904    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y162        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y162        FDRE (Prop_fdre_C_Q)         0.282     5.186 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.445     6.632    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X92Y157        LUT5 (Prop_lut5_I1_O)        0.157     6.789 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.320     7.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X92Y156        LUT4 (Prop_lut4_I1_O)        0.053     7.161 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.708     7.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X92Y153        LUT4 (Prop_lut4_I3_O)        0.053     7.923 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.778     8.701    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.053     8.754 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.745     9.499    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X80Y146        LUT4 (Prop_lut4_I0_O)        0.053     9.552 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.518    10.071    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X80Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.482    37.467    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X80Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.530    37.997    
                         clock uncertainty           -0.035    37.962    
    SLICE_X80Y145        FDCE (Setup_fdce_C_CE)      -0.244    37.718    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         37.718    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                 27.647    

Slack (MET) :             27.647ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.651ns (12.600%)  route 4.515ns (87.400%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 37.467 - 33.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.399     4.904    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y162        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y162        FDRE (Prop_fdre_C_Q)         0.282     5.186 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.445     6.632    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X92Y157        LUT5 (Prop_lut5_I1_O)        0.157     6.789 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.320     7.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X92Y156        LUT4 (Prop_lut4_I1_O)        0.053     7.161 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.708     7.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X92Y153        LUT4 (Prop_lut4_I3_O)        0.053     7.923 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.778     8.701    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.053     8.754 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.745     9.499    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X80Y146        LUT4 (Prop_lut4_I0_O)        0.053     9.552 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.518    10.071    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X80Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.482    37.467    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X80Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.530    37.997    
                         clock uncertainty           -0.035    37.962    
    SLICE_X80Y145        FDCE (Setup_fdce_C_CE)      -0.244    37.718    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         37.718    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                 27.647    

Slack (MET) :             27.647ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.651ns (12.600%)  route 4.515ns (87.400%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 37.467 - 33.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.399     4.904    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y162        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y162        FDRE (Prop_fdre_C_Q)         0.282     5.186 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.445     6.632    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X92Y157        LUT5 (Prop_lut5_I1_O)        0.157     6.789 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.320     7.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X92Y156        LUT4 (Prop_lut4_I1_O)        0.053     7.161 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.708     7.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X92Y153        LUT4 (Prop_lut4_I3_O)        0.053     7.923 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.778     8.701    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.053     8.754 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.745     9.499    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X80Y146        LUT4 (Prop_lut4_I0_O)        0.053     9.552 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.518    10.071    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X80Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.482    37.467    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X80Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.530    37.997    
                         clock uncertainty           -0.035    37.962    
    SLICE_X80Y145        FDCE (Setup_fdce_C_CE)      -0.244    37.718    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         37.718    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                 27.647    

Slack (MET) :             27.647ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.651ns (12.600%)  route 4.515ns (87.400%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 37.467 - 33.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.399     4.904    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y162        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y162        FDRE (Prop_fdre_C_Q)         0.282     5.186 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.445     6.632    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X92Y157        LUT5 (Prop_lut5_I1_O)        0.157     6.789 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.320     7.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X92Y156        LUT4 (Prop_lut4_I1_O)        0.053     7.161 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.708     7.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X92Y153        LUT4 (Prop_lut4_I3_O)        0.053     7.923 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.778     8.701    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.053     8.754 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.745     9.499    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X80Y146        LUT4 (Prop_lut4_I0_O)        0.053     9.552 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.518    10.071    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X80Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.482    37.467    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X80Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.530    37.997    
                         clock uncertainty           -0.035    37.962    
    SLICE_X80Y145        FDCE (Setup_fdce_C_CE)      -0.244    37.718    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.718    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                 27.647    

Slack (MET) :             27.647ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.651ns (12.600%)  route 4.515ns (87.400%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 37.467 - 33.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.399     4.904    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y162        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y162        FDRE (Prop_fdre_C_Q)         0.282     5.186 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.445     6.632    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X92Y157        LUT5 (Prop_lut5_I1_O)        0.157     6.789 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.320     7.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X92Y156        LUT4 (Prop_lut4_I1_O)        0.053     7.161 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.708     7.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X92Y153        LUT4 (Prop_lut4_I3_O)        0.053     7.923 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.778     8.701    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.053     8.754 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.745     9.499    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X80Y146        LUT4 (Prop_lut4_I0_O)        0.053     9.552 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.518    10.071    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X80Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.482    37.467    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X80Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.530    37.997    
                         clock uncertainty           -0.035    37.962    
    SLICE_X80Y145        FDCE (Setup_fdce_C_CE)      -0.244    37.718    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.718    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                 27.647    

Slack (MET) :             27.784ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 0.651ns (12.980%)  route 4.364ns (87.020%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 37.453 - 33.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.399     4.904    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y162        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y162        FDRE (Prop_fdre_C_Q)         0.282     5.186 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.445     6.632    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X92Y157        LUT5 (Prop_lut5_I1_O)        0.157     6.789 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.320     7.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X92Y156        LUT4 (Prop_lut4_I1_O)        0.053     7.161 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.708     7.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X92Y153        LUT4 (Prop_lut4_I3_O)        0.053     7.923 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.778     8.701    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.053     8.754 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.745     9.499    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X80Y146        LUT4 (Prop_lut4_I0_O)        0.053     9.552 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.367     9.920    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X79Y145        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.468    37.453    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X79Y145        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.530    37.983    
                         clock uncertainty           -0.035    37.948    
    SLICE_X79Y145        FDPE (Setup_fdpe_C_CE)      -0.244    37.704    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.704    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                 27.784    

Slack (MET) :             27.784ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 0.651ns (12.980%)  route 4.364ns (87.020%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 37.453 - 33.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.399     4.904    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y162        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y162        FDRE (Prop_fdre_C_Q)         0.282     5.186 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.445     6.632    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X92Y157        LUT5 (Prop_lut5_I1_O)        0.157     6.789 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.320     7.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X92Y156        LUT4 (Prop_lut4_I1_O)        0.053     7.161 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.708     7.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X92Y153        LUT4 (Prop_lut4_I3_O)        0.053     7.923 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.778     8.701    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.053     8.754 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.745     9.499    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X80Y146        LUT4 (Prop_lut4_I0_O)        0.053     9.552 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.367     9.920    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X79Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.468    37.453    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X79Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.530    37.983    
                         clock uncertainty           -0.035    37.948    
    SLICE_X79Y145        FDCE (Setup_fdce_C_CE)      -0.244    37.704    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.704    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                 27.784    

Slack (MET) :             27.968ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 0.651ns (13.430%)  route 4.197ns (86.570%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 37.469 - 33.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.399     4.904    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y162        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y162        FDRE (Prop_fdre_C_Q)         0.282     5.186 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.445     6.632    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X92Y157        LUT5 (Prop_lut5_I1_O)        0.157     6.789 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.320     7.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X92Y156        LUT4 (Prop_lut4_I1_O)        0.053     7.161 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.708     7.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X92Y153        LUT4 (Prop_lut4_I3_O)        0.053     7.923 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.778     8.701    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.053     8.754 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.572     9.326    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X80Y147        LUT4 (Prop_lut4_I2_O)        0.053     9.379 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.373     9.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X84Y146        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.484    37.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/CLK
    SLICE_X84Y146        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.530    37.999    
                         clock uncertainty           -0.035    37.964    
    SLICE_X84Y146        FDRE (Setup_fdre_C_CE)      -0.244    37.720    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         37.720    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                 27.968    

Slack (MET) :             27.968ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 0.651ns (13.430%)  route 4.197ns (86.570%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 37.469 - 33.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.399     4.904    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y162        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y162        FDRE (Prop_fdre_C_Q)         0.282     5.186 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.445     6.632    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X92Y157        LUT5 (Prop_lut5_I1_O)        0.157     6.789 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.320     7.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X92Y156        LUT4 (Prop_lut4_I1_O)        0.053     7.161 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.708     7.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X92Y153        LUT4 (Prop_lut4_I3_O)        0.053     7.923 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.778     8.701    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X82Y148        LUT3 (Prop_lut3_I1_O)        0.053     8.754 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.572     9.326    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X80Y147        LUT4 (Prop_lut4_I2_O)        0.053     9.379 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.373     9.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X84Y146        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.484    37.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/CLK
    SLICE_X84Y146        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                         clock pessimism              0.530    37.999    
                         clock uncertainty           -0.035    37.964    
    SLICE_X84Y146        FDRE (Setup_fdre_C_CE)      -0.244    37.720    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         37.720    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                 27.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.189%)  route 0.112ns (52.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.600     2.206    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X87Y149        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y149        FDCE (Prop_fdce_C_Q)         0.100     2.306 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.112     2.418    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X86Y148        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.819     2.697    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y148        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.477     2.220    
    SLICE_X86Y148        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.349    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.100ns (23.326%)  route 0.329ns (76.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.546     2.152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X81Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y150        FDCE (Prop_fdce_C_Q)         0.100     2.252 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.329     2.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X86Y150        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.747     2.625    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y150        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.440     2.185    
    SLICE_X86Y150        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     2.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.100ns (23.326%)  route 0.329ns (76.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.546     2.152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X81Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y150        FDCE (Prop_fdce_C_Q)         0.100     2.252 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.329     2.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X86Y150        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.747     2.625    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y150        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.440     2.185    
    SLICE_X86Y150        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     2.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.100ns (23.326%)  route 0.329ns (76.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.546     2.152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X81Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y150        FDCE (Prop_fdce_C_Q)         0.100     2.252 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.329     2.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X86Y150        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.747     2.625    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y150        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.440     2.185    
    SLICE_X86Y150        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     2.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.100ns (23.326%)  route 0.329ns (76.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.546     2.152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X81Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y150        FDCE (Prop_fdce_C_Q)         0.100     2.252 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.329     2.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X86Y150        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.747     2.625    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y150        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.440     2.185    
    SLICE_X86Y150        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     2.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.100ns (23.326%)  route 0.329ns (76.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.546     2.152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X81Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y150        FDCE (Prop_fdce_C_Q)         0.100     2.252 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.329     2.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X86Y150        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.747     2.625    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y150        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.440     2.185    
    SLICE_X86Y150        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     2.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.100ns (23.326%)  route 0.329ns (76.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.546     2.152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X81Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y150        FDCE (Prop_fdce_C_Q)         0.100     2.252 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.329     2.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X86Y150        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.747     2.625    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y150        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.440     2.185    
    SLICE_X86Y150        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     2.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.100ns (23.326%)  route 0.329ns (76.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.546     2.152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X81Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y150        FDCE (Prop_fdce_C_Q)         0.100     2.252 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.329     2.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X86Y150        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.747     2.625    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y150        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.440     2.185    
    SLICE_X86Y150        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.294     2.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.100ns (23.326%)  route 0.329ns (76.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.546     2.152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X81Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y150        FDCE (Prop_fdce_C_Q)         0.100     2.252 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.329     2.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X86Y150        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.747     2.625    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y150        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.440     2.185    
    SLICE_X86Y150        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.294     2.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.130ns (34.666%)  route 0.245ns (65.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.592     2.198    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X79Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y145        FDCE (Prop_fdce_C_Q)         0.100     2.298 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.245     2.543    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X80Y145        LUT4 (Prop_lut4_I0_O)        0.030     2.573 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[3]
    SLICE_X80Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.816     2.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X80Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.300     2.394    
    SLICE_X80Y145        FDCE (Hold_fdce_C_D)         0.075     2.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.469    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.600         33.000      31.400     BUFGCTRL_X0Y16  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X95Y151   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X95Y151   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X93Y154   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X92Y154   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X93Y152   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X97Y154   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X97Y153   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X97Y152   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X97Y152   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y149   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y148   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y148   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clkp
  To Clock:  sys_clkp

Setup :            0  Failing Endpoints,  Worst Slack        5.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y155       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     5.538 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.538    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X142Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X142Y155       FDRE (Setup_fdre_C_D)        0.071    10.765    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         10.765    
                         arrival time                          -5.538    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.329ns
    Clock Pessimism Removal (CPR):    1.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.644     4.329    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y157       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y157       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     5.537 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.537    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X142Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.189    10.729    
                         clock uncertainty           -0.035    10.693    
    SLICE_X142Y157       FDRE (Setup_fdre_C_D)        0.071    10.764    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         10.764    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.269ns (28.221%)  route 0.684ns (71.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.138ns = ( 9.538 - 6.400 ) 
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    1.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.642     4.327    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y161       FDRE (Prop_fdre_C_Q)         0.269     4.596 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/Q
                         net (fo=1, routed)           0.684     5.280    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync4
    SLICE_X144Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.521     9.538    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
                         clock pessimism              1.189    10.727    
                         clock uncertainty           -0.035    10.691    
    SLICE_X144Y161       FDRE (Setup_fdre_C_D)       -0.017    10.674    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                          -5.280    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.329ns
    Clock Pessimism Removal (CPR):    1.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.644     4.329    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y157       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y157       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     5.225 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.225    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X142Y157       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y157       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.189    10.729    
                         clock uncertainty           -0.035    10.693    
    SLICE_X142Y157       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    10.649    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         10.649    
                         arrival time                          -5.225    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.905ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y155       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.905     5.235 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     5.235    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X142Y155       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    10.668    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         10.668    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.905ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.329ns
    Clock Pessimism Removal (CPR):    1.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.644     4.329    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y157       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y157       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.905     5.234 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     5.234    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X142Y157       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y157       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.189    10.729    
                         clock uncertainty           -0.035    10.693    
    SLICE_X142Y157       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    10.667    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y155       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     5.226 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.226    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X142Y155       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    10.664    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         10.664    
                         arrival time                          -5.226    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.329ns
    Clock Pessimism Removal (CPR):    1.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.644     4.329    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y157       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y157       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     5.225 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     5.225    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X142Y157       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y157       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.189    10.729    
                         clock uncertainty           -0.035    10.693    
    SLICE_X142Y157       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    10.663    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         10.663    
                         arrival time                          -5.225    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.246ns (33.083%)  route 0.498ns (66.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.138ns = ( 9.538 - 6.400 ) 
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    1.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.642     4.327    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y161       FDRE (Prop_fdre_C_Q)         0.246     4.573 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/Q
                         net (fo=2, routed)           0.498     5.070    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync5
    SLICE_X144Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.521     9.538    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6/C
                         clock pessimism              1.189    10.727    
                         clock uncertainty           -0.035    10.691    
    SLICE_X144Y161       FDRE (Setup_fdre_C_D)       -0.120    10.571    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         10.571    
                         arrival time                          -5.070    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.269ns (33.363%)  route 0.537ns (66.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.138ns = ( 9.538 - 6.400 ) 
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    1.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.642     4.327    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y161       FDRE (Prop_fdre_C_Q)         0.269     4.596 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/Q
                         net (fo=1, routed)           0.537     5.133    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync2
    SLICE_X144Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.521     9.538    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/C
                         clock pessimism              1.189    10.727    
                         clock uncertainty           -0.035    10.691    
    SLICE_X144Y161       FDRE (Setup_fdre_C_D)       -0.030    10.661    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         10.661    
                         arrival time                          -5.133    
  -------------------------------------------------------------------
                         slack                                  5.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y155       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.219 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.219    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.496     0.948    
    SLICE_X142Y155       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.047    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.505     0.947    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y157       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y157       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.218 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.218    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X142Y157       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.710     1.443    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y157       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.496     0.947    
    SLICE_X142Y157       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.046    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y155       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.224 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.224    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.496     0.948    
    SLICE_X142Y155       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.050    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.505     0.947    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y157       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y157       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.223 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.223    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X142Y157       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.710     1.443    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y157       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.496     0.947    
    SLICE_X142Y157       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.049    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.505     0.947    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y157       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y157       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.223 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.223    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X142Y157       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.710     1.443    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y157       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.496     0.947    
    SLICE_X142Y157       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.041    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.228%)  route 0.210ns (67.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.504     0.946    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y161       FDRE (Prop_fdre_C_Q)         0.100     1.046 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/Q
                         net (fo=1, routed)           0.210     1.256    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync2
    SLICE_X144Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.709     1.442    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/C
                         clock pessimism             -0.496     0.946    
    SLICE_X144Y161       FDRE (Hold_fdre_C_D)         0.044     0.990    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.091ns (32.385%)  route 0.190ns (67.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.504     0.946    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y161       FDRE (Prop_fdre_C_Q)         0.091     1.037 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/Q
                         net (fo=1, routed)           0.190     1.227    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync1
    SLICE_X144Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.709     1.442    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/C
                         clock pessimism             -0.496     0.946    
    SLICE_X144Y161       FDRE (Hold_fdre_C_D)         0.002     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.091ns (30.728%)  route 0.205ns (69.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.504     0.946    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y161       FDRE (Prop_fdre_C_Q)         0.091     1.037 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/Q
                         net (fo=1, routed)           0.205     1.242    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync3
    SLICE_X144Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.709     1.442    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/C
                         clock pessimism             -0.496     0.946    
    SLICE_X144Y161       FDRE (Hold_fdre_C_D)        -0.004     0.942    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.091ns (29.878%)  route 0.214ns (70.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.504     0.946    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y161       FDRE (Prop_fdre_C_Q)         0.091     1.037 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/Q
                         net (fo=2, routed)           0.214     1.250    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync5
    SLICE_X144Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.709     1.442    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X144Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6/C
                         clock pessimism             -0.496     0.946    
    SLICE_X144Y161       FDRE (Hold_fdre_C_D)        -0.003     0.943    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y155       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.346 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.346    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X142Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.496     0.948    
    SLICE_X142Y155       FDRE (Hold_fdre_C_D)         0.087     1.035    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clkp
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { sys_clkp }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     BUFG/I                   n/a            1.600         6.400       4.800      BUFGCTRL_X0Y0       srio_ip/inst/srio_clk_inst/refclk_bufg_inst/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.538         6.400       4.862      IBUFDS_GTE2_X0Y0    srio_ip/inst/srio_clk_inst/u_refclk_ibufds/I
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         6.400       4.862      GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         6.400       4.907      GTXE2_COMMON_X0Y0   srio_ip/inst/k7_v7_gtxe2_common_inst/gtxe2_common_0_i/GTREFCLK0
Min Period        n/a     MMCME2_ADV/CLKIN1        n/a            1.249         6.400       5.151      MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
Min Period        n/a     FDRE/C                   n/a            0.750         6.400       5.650      SLICE_X144Y161      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/C
Min Period        n/a     FDRE/C                   n/a            0.750         6.400       5.650      SLICE_X144Y161      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         6.400       5.650      SLICE_X144Y161      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.400       5.700      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.400       5.700      SLICE_X142Y157      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/C
Max Period        n/a     MMCME2_ADV/CLKIN1        n/a            100.000       6.400       93.600     MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1        n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1        n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y157      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y157      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1        n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1        n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y157      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y157      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y157      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y157      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.400       5.151      MMCME2_ADV_X0Y6  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.400       5.151      MMCME2_ADV_X0Y6  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.400       93.600     MMCME2_ADV_X0Y6  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.400       206.960    MMCME2_ADV_X0Y6  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.428ns (20.268%)  route 1.684ns (79.732%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.945ns = ( 14.345 - 6.400 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.470     9.557    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y158       FDRE (Prop_fdre_C_Q)         0.269     9.826 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.678    10.503    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X132Y160       LUT4 (Prop_lut4_I0_O)        0.053    10.556 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.319    10.875    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X132Y160       LUT6 (Prop_lut6_I0_O)        0.053    10.928 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.246    11.174    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y159       LUT2 (Prop_lut2_I0_O)        0.053    11.227 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.441    11.668    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.361    14.345    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              1.591    15.936    
                         clock uncertainty           -0.063    15.872    
    SLICE_X133Y157       FDRE (Setup_fdre_C_CE)      -0.244    15.628    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.628    
                         arrival time                         -11.668    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.428ns (20.268%)  route 1.684ns (79.732%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.945ns = ( 14.345 - 6.400 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.470     9.557    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y158       FDRE (Prop_fdre_C_Q)         0.269     9.826 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.678    10.503    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X132Y160       LUT4 (Prop_lut4_I0_O)        0.053    10.556 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.319    10.875    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X132Y160       LUT6 (Prop_lut6_I0_O)        0.053    10.928 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.246    11.174    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y159       LUT2 (Prop_lut2_I0_O)        0.053    11.227 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.441    11.668    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.361    14.345    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              1.591    15.936    
                         clock uncertainty           -0.063    15.872    
    SLICE_X133Y157       FDRE (Setup_fdre_C_CE)      -0.244    15.628    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.628    
                         arrival time                         -11.668    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.428ns (20.268%)  route 1.684ns (79.732%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.945ns = ( 14.345 - 6.400 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.470     9.557    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y158       FDRE (Prop_fdre_C_Q)         0.269     9.826 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.678    10.503    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X132Y160       LUT4 (Prop_lut4_I0_O)        0.053    10.556 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.319    10.875    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X132Y160       LUT6 (Prop_lut6_I0_O)        0.053    10.928 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.246    11.174    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y159       LUT2 (Prop_lut2_I0_O)        0.053    11.227 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.441    11.668    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.361    14.345    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              1.591    15.936    
                         clock uncertainty           -0.063    15.872    
    SLICE_X133Y157       FDRE (Setup_fdre_C_CE)      -0.244    15.628    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.628    
                         arrival time                         -11.668    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.428ns (20.268%)  route 1.684ns (79.732%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.945ns = ( 14.345 - 6.400 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.470     9.557    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y158       FDRE (Prop_fdre_C_Q)         0.269     9.826 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.678    10.503    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X132Y160       LUT4 (Prop_lut4_I0_O)        0.053    10.556 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.319    10.875    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X132Y160       LUT6 (Prop_lut6_I0_O)        0.053    10.928 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.246    11.174    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y159       LUT2 (Prop_lut2_I0_O)        0.053    11.227 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.441    11.668    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.361    14.345    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              1.591    15.936    
                         clock uncertainty           -0.063    15.872    
    SLICE_X133Y157       FDRE (Setup_fdre_C_CE)      -0.244    15.628    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.628    
                         arrival time                         -11.668    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.428ns (20.676%)  route 1.642ns (79.324%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.944ns = ( 14.344 - 6.400 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.470     9.557    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y158       FDRE (Prop_fdre_C_Q)         0.269     9.826 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.678    10.503    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X132Y160       LUT4 (Prop_lut4_I0_O)        0.053    10.556 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.319    10.875    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X132Y160       LUT6 (Prop_lut6_I0_O)        0.053    10.928 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.246    11.174    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y159       LUT2 (Prop_lut2_I0_O)        0.053    11.227 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.400    11.627    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y160       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.360    14.344    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y160       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              1.591    15.935    
                         clock uncertainty           -0.063    15.871    
    SLICE_X133Y160       FDRE (Setup_fdre_C_CE)      -0.244    15.627    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.627    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.428ns (20.676%)  route 1.642ns (79.324%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.944ns = ( 14.344 - 6.400 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.470     9.557    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y158       FDRE (Prop_fdre_C_Q)         0.269     9.826 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.678    10.503    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X132Y160       LUT4 (Prop_lut4_I0_O)        0.053    10.556 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.319    10.875    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X132Y160       LUT6 (Prop_lut6_I0_O)        0.053    10.928 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.246    11.174    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y159       LUT2 (Prop_lut2_I0_O)        0.053    11.227 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.400    11.627    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y160       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.360    14.344    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y160       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              1.591    15.935    
                         clock uncertainty           -0.063    15.871    
    SLICE_X133Y160       FDRE (Setup_fdre_C_CE)      -0.244    15.627    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.627    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.428ns (20.676%)  route 1.642ns (79.324%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.944ns = ( 14.344 - 6.400 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.470     9.557    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y158       FDRE (Prop_fdre_C_Q)         0.269     9.826 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.678    10.503    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X132Y160       LUT4 (Prop_lut4_I0_O)        0.053    10.556 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.319    10.875    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X132Y160       LUT6 (Prop_lut6_I0_O)        0.053    10.928 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.246    11.174    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y159       LUT2 (Prop_lut2_I0_O)        0.053    11.227 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.400    11.627    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y160       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.360    14.344    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y160       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              1.591    15.935    
                         clock uncertainty           -0.063    15.871    
    SLICE_X133Y160       FDRE (Setup_fdre_C_CE)      -0.244    15.627    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.627    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.428ns (20.676%)  route 1.642ns (79.324%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.944ns = ( 14.344 - 6.400 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.470     9.557    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y158       FDRE (Prop_fdre_C_Q)         0.269     9.826 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.678    10.503    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X132Y160       LUT4 (Prop_lut4_I0_O)        0.053    10.556 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.319    10.875    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X132Y160       LUT6 (Prop_lut6_I0_O)        0.053    10.928 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.246    11.174    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y159       LUT2 (Prop_lut2_I0_O)        0.053    11.227 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.400    11.627    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y160       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.360    14.344    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y160       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              1.591    15.935    
                         clock uncertainty           -0.063    15.871    
    SLICE_X133Y160       FDRE (Setup_fdre_C_CE)      -0.244    15.627    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.627    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.009ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.428ns (20.773%)  route 1.632ns (79.227%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.943ns = ( 14.343 - 6.400 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.470     9.557    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y158       FDRE (Prop_fdre_C_Q)         0.269     9.826 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.678    10.503    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X132Y160       LUT4 (Prop_lut4_I0_O)        0.053    10.556 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.319    10.875    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X132Y160       LUT6 (Prop_lut6_I0_O)        0.053    10.928 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.246    11.174    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y159       LUT2 (Prop_lut2_I0_O)        0.053    11.227 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.390    11.617    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.359    14.343    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              1.591    15.934    
                         clock uncertainty           -0.063    15.870    
    SLICE_X133Y161       FDRE (Setup_fdre_C_CE)      -0.244    15.626    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.626    
                         arrival time                         -11.617    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.428ns (20.578%)  route 1.652ns (79.422%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.945ns = ( 14.345 - 6.400 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    1.612ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.470     9.557    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y158       FDRE (Prop_fdre_C_Q)         0.269     9.826 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.678    10.503    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X132Y160       LUT4 (Prop_lut4_I0_O)        0.053    10.556 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.319    10.875    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X132Y160       LUT6 (Prop_lut6_I0_O)        0.053    10.928 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.246    11.174    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y159       LUT2 (Prop_lut2_I0_O)        0.053    11.227 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.409    11.636    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.361    14.345    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              1.612    15.957    
                         clock uncertainty           -0.063    15.893    
    SLICE_X133Y158       FDRE (Setup_fdre_C_CE)      -0.244    15.649    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.649    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                  4.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.064ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.594     3.201    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt_clk
    SLICE_X137Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y152       FDRE (Prop_fdre_C_Q)         0.100     3.301 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.356    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X137Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.795     4.064    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt_clk
    SLICE_X137Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.863     3.201    
    SLICE_X137Y152       FDRE (Hold_fdre_C_D)         0.047     3.248    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.248    
                         arrival time                           3.356    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.062ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.592     3.199    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/gt_clk
    SLICE_X139Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y158       FDRE (Prop_fdre_C_Q)         0.100     3.299 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.354    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X139Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.793     4.062    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/gt_clk
    SLICE_X139Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.863     3.199    
    SLICE_X139Y158       FDRE (Hold_fdre_C_D)         0.047     3.246    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.246    
                         arrival time                           3.354    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.064ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.594     3.201    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X136Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y152       FDRE (Prop_fdre_C_Q)         0.118     3.319 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.374    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X136Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.795     4.064    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X136Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.863     3.201    
    SLICE_X136Y152       FDRE (Hold_fdre_C_D)         0.042     3.243    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.243    
                         arrival time                           3.374    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.062ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.592     3.199    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X136Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y158       FDRE (Prop_fdre_C_Q)         0.118     3.317 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.372    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X136Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.793     4.062    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X136Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.863     3.199    
    SLICE_X136Y158       FDRE (Hold_fdre_C_D)         0.042     3.241    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.146ns (62.187%)  route 0.089ns (37.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.064ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.594     3.201    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/gt_clk
    SLICE_X136Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y152       FDRE (Prop_fdre_C_Q)         0.118     3.319 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.089     3.407    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/run_phase_alignment_int_s3_reg_n_0
    SLICE_X137Y152       LUT4 (Prop_lut4_I3_O)        0.028     3.435 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_i_1__0/O
                         net (fo=1, routed)           0.000     3.435    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_i_1__0_n_0
    SLICE_X137Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.795     4.064    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/gt_clk
    SLICE_X137Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.852     3.212    
    SLICE_X137Y152       FDRE (Hold_fdre_C_D)         0.061     3.273    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -3.273    
                         arrival time                           3.435    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.603%)  route 0.109ns (54.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.064ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.594     3.201    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt_clk
    SLICE_X137Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y152       FDRE (Prop_fdre_C_Q)         0.091     3.292 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.109     3.400    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync2
    SLICE_X137Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.795     4.064    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt_clk
    SLICE_X137Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
                         clock pessimism             -0.863     3.201    
    SLICE_X137Y152       FDRE (Hold_fdre_C_D)         0.006     3.207    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -3.207    
                         arrival time                           3.400    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.603%)  route 0.109ns (54.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.062ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.592     3.199    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/gt_clk
    SLICE_X139Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y158       FDRE (Prop_fdre_C_Q)         0.091     3.290 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.109     3.398    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync2
    SLICE_X139Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.793     4.062    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/gt_clk
    SLICE_X139Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
                         clock pessimism             -0.863     3.199    
    SLICE_X139Y158       FDRE (Hold_fdre_C_D)         0.006     3.205    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -3.205    
                         arrival time                           3.398    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.100ns (37.576%)  route 0.166ns (62.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.061ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.592     3.199    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/gt_clk
    SLICE_X139Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y158       FDRE (Prop_fdre_C_Q)         0.100     3.299 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.166     3.465    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/tx_fsm_reset_done_int_s2
    SLICE_X132Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.792     4.061    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X132Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.830     3.231    
    SLICE_X132Y159       FDRE (Hold_fdre_C_D)         0.032     3.263    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/tx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -3.263    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.146ns (49.277%)  route 0.150ns (50.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.061ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.591     3.198    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X132Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y159       FDRE (Prop_fdre_C_Q)         0.118     3.316 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.150     3.466    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_reg_n_0
    SLICE_X132Y159       LUT4 (Prop_lut4_I0_O)        0.028     3.494 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     3.494    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X132Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.792     4.061    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X132Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.863     3.198    
    SLICE_X132Y159       FDRE (Hold_fdre_C_D)         0.087     3.285    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -3.285    
                         arrival time                           3.494    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.177ns (62.726%)  route 0.105ns (37.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.060ns
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.590     3.197    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y160       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y160       FDRE (Prop_fdre_C_Q)         0.100     3.297 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.105     3.402    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X133Y160       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.479 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.479    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[12]_i_1_n_4
    SLICE_X133Y160       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.791     4.060    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y160       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism             -0.863     3.197    
    SLICE_X133Y160       FDRE (Hold_fdre_C_D)         0.071     3.268    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.479    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            4.000         6.400       2.400      GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            4.000         6.400       2.400      GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.600         6.400       4.800      BUFGCTRL_X0Y31      srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0      n/a            1.249         6.400       5.151      MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X137Y152      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X136Y152      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X136Y152      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X136Y152      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X137Y152      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X137Y152      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0      n/a            213.360       6.400       206.960    MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X132Y159      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X137Y152      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X136Y152      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X136Y152      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X136Y152      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X137Y152      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X137Y152      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X137Y152      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X132Y159      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X136Y158      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X136Y152      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X137Y152      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X136Y152      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X136Y152      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X136Y152      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X136Y152      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X136Y152      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X136Y152      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X137Y152      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X137Y152      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       15.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.268ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        10.421ns  (logic 0.563ns (5.402%)  route 9.858ns (94.598%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.271ns = ( 33.871 - 25.600 ) 
    Source Clock Delay      (SCD):    9.691ns
    Clock Pessimism Removal (CPR):    1.515ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.604     9.691    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X103Y102       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.246     9.937 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/Q
                         net (fo=101, routed)         3.098    13.035    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2
    SLICE_X103Y88        LUT4 (Prop_lut4_I2_O)        0.158    13.193 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2/O
                         net (fo=93, routed)          3.271    16.464    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I4_O)        0.053    16.517 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select_q[0]_i_2/O
                         net (fo=96, routed)          2.961    19.478    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select[0]
    SLICE_X104Y88        LUT6 (Prop_lut6_I2_O)        0.053    19.531 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[58]_i_2/O
                         net (fo=1, routed)           0.528    20.059    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[58]_i_2_n_0
    SLICE_X104Y87        LUT6 (Prop_lut6_I5_O)        0.053    20.112 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[58]_i_1/O
                         net (fo=1, routed)           0.000    20.112    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[58]_i_1_n_0
    SLICE_X104Y87        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.687    33.871    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X104Y87        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[58]/C
                         clock pessimism              1.515    35.386    
                         clock uncertainty           -0.077    35.308    
    SLICE_X104Y87        FDRE (Setup_fdre_C_D)        0.072    35.380    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[58]
  -------------------------------------------------------------------
                         required time                         35.380    
                         arrival time                         -20.112    
  -------------------------------------------------------------------
                         slack                                 15.268    

Slack (MET) :             15.603ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        10.049ns  (logic 0.563ns (5.602%)  route 9.486ns (94.398%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.271ns = ( 33.871 - 25.600 ) 
    Source Clock Delay      (SCD):    9.691ns
    Clock Pessimism Removal (CPR):    1.515ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.604     9.691    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X103Y102       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.246     9.937 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/Q
                         net (fo=101, routed)         3.098    13.035    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2
    SLICE_X103Y88        LUT4 (Prop_lut4_I2_O)        0.158    13.193 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2/O
                         net (fo=93, routed)          3.271    16.464    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I4_O)        0.053    16.517 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select_q[0]_i_2/O
                         net (fo=96, routed)          2.777    19.293    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select[0]
    SLICE_X109Y85        LUT6 (Prop_lut6_I2_O)        0.053    19.346 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[51]_i_2/O
                         net (fo=1, routed)           0.340    19.687    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[51]_i_2_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I5_O)        0.053    19.740 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[51]_i_1/O
                         net (fo=1, routed)           0.000    19.740    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[51]_i_1_n_0
    SLICE_X109Y84        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.687    33.871    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X109Y84        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[51]/C
                         clock pessimism              1.515    35.386    
                         clock uncertainty           -0.077    35.308    
    SLICE_X109Y84        FDRE (Setup_fdre_C_D)        0.035    35.343    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[51]
  -------------------------------------------------------------------
                         required time                         35.343    
                         arrival time                         -19.740    
  -------------------------------------------------------------------
                         slack                                 15.603    

Slack (MET) :             15.638ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        10.051ns  (logic 0.563ns (5.602%)  route 9.488ns (94.398%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.271ns = ( 33.871 - 25.600 ) 
    Source Clock Delay      (SCD):    9.691ns
    Clock Pessimism Removal (CPR):    1.515ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.604     9.691    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X103Y102       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.246     9.937 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/Q
                         net (fo=101, routed)         3.098    13.035    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2
    SLICE_X103Y88        LUT4 (Prop_lut4_I2_O)        0.158    13.193 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2/O
                         net (fo=93, routed)          3.271    16.464    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I4_O)        0.053    16.517 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select_q[0]_i_2/O
                         net (fo=96, routed)          2.801    19.317    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select[0]
    SLICE_X108Y85        LUT6 (Prop_lut6_I2_O)        0.053    19.370 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[42]_i_2/O
                         net (fo=1, routed)           0.318    19.688    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[42]_i_2_n_0
    SLICE_X108Y84        LUT6 (Prop_lut6_I5_O)        0.053    19.741 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[42]_i_1/O
                         net (fo=1, routed)           0.000    19.741    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[42]_i_1_n_0
    SLICE_X108Y84        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.687    33.871    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X108Y84        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[42]/C
                         clock pessimism              1.515    35.386    
                         clock uncertainty           -0.077    35.308    
    SLICE_X108Y84        FDRE (Setup_fdre_C_D)        0.071    35.379    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[42]
  -------------------------------------------------------------------
                         required time                         35.379    
                         arrival time                         -19.741    
  -------------------------------------------------------------------
                         slack                                 15.638    

Slack (MET) :             15.723ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.966ns  (logic 0.563ns (5.649%)  route 9.403ns (94.351%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.271ns = ( 33.871 - 25.600 ) 
    Source Clock Delay      (SCD):    9.691ns
    Clock Pessimism Removal (CPR):    1.515ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.604     9.691    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X103Y102       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.246     9.937 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/Q
                         net (fo=101, routed)         3.098    13.035    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2
    SLICE_X103Y88        LUT4 (Prop_lut4_I2_O)        0.158    13.193 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2/O
                         net (fo=93, routed)          3.271    16.464    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I4_O)        0.053    16.517 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select_q[0]_i_2/O
                         net (fo=96, routed)          2.791    19.308    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select[0]
    SLICE_X105Y86        LUT6 (Prop_lut6_I2_O)        0.053    19.361 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[19]_i_2/O
                         net (fo=1, routed)           0.243    19.603    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[19]_i_2_n_0
    SLICE_X106Y86        LUT6 (Prop_lut6_I5_O)        0.053    19.656 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[19]_i_1/O
                         net (fo=1, routed)           0.000    19.656    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[19]_i_1_n_0
    SLICE_X106Y86        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.687    33.871    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X106Y86        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[19]/C
                         clock pessimism              1.515    35.386    
                         clock uncertainty           -0.077    35.308    
    SLICE_X106Y86        FDRE (Setup_fdre_C_D)        0.071    35.379    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[19]
  -------------------------------------------------------------------
                         required time                         35.379    
                         arrival time                         -19.656    
  -------------------------------------------------------------------
                         slack                                 15.723    

Slack (MET) :             15.733ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.958ns  (logic 0.563ns (5.654%)  route 9.395ns (94.346%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.272ns = ( 33.872 - 25.600 ) 
    Source Clock Delay      (SCD):    9.691ns
    Clock Pessimism Removal (CPR):    1.515ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.604     9.691    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X103Y102       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.246     9.937 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/Q
                         net (fo=101, routed)         3.098    13.035    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2
    SLICE_X103Y88        LUT4 (Prop_lut4_I2_O)        0.158    13.193 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2/O
                         net (fo=93, routed)          3.271    16.464    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I4_O)        0.053    16.517 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select_q[0]_i_2/O
                         net (fo=96, routed)          2.707    19.224    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select[0]
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.053    19.277 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[6]_i_2/O
                         net (fo=1, routed)           0.319    19.596    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[6]_i_2_n_0
    SLICE_X110Y86        LUT6 (Prop_lut6_I5_O)        0.053    19.649 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[6]_i_1/O
                         net (fo=1, routed)           0.000    19.649    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[6]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.688    33.872    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X110Y86        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[6]/C
                         clock pessimism              1.515    35.387    
                         clock uncertainty           -0.077    35.309    
    SLICE_X110Y86        FDRE (Setup_fdre_C_D)        0.073    35.382    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[6]
  -------------------------------------------------------------------
                         required time                         35.382    
                         arrival time                         -19.649    
  -------------------------------------------------------------------
                         slack                                 15.733    

Slack (MET) :             15.790ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.866ns  (logic 0.563ns (5.707%)  route 9.303ns (94.293%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.275ns = ( 33.875 - 25.600 ) 
    Source Clock Delay      (SCD):    9.691ns
    Clock Pessimism Removal (CPR):    1.515ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.604     9.691    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X103Y102       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.246     9.937 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/Q
                         net (fo=101, routed)         3.098    13.035    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2
    SLICE_X103Y88        LUT4 (Prop_lut4_I2_O)        0.158    13.193 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2/O
                         net (fo=93, routed)          3.271    16.464    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I4_O)        0.053    16.517 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select_q[0]_i_2/O
                         net (fo=96, routed)          2.485    19.002    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select[0]
    SLICE_X113Y88        LUT6 (Prop_lut6_I2_O)        0.053    19.055 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[35]_i_2/O
                         net (fo=1, routed)           0.448    19.503    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[35]_i_2_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I5_O)        0.053    19.556 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[35]_i_1/O
                         net (fo=1, routed)           0.000    19.556    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[35]_i_1_n_0
    SLICE_X112Y88        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.691    33.875    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X112Y88        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[35]/C
                         clock pessimism              1.515    35.390    
                         clock uncertainty           -0.077    35.312    
    SLICE_X112Y88        FDRE (Setup_fdre_C_D)        0.034    35.346    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[35]
  -------------------------------------------------------------------
                         required time                         35.346    
                         arrival time                         -19.556    
  -------------------------------------------------------------------
                         slack                                 15.790    

Slack (MET) :             15.798ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.855ns  (logic 0.563ns (5.713%)  route 9.292ns (94.287%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.273ns = ( 33.873 - 25.600 ) 
    Source Clock Delay      (SCD):    9.691ns
    Clock Pessimism Removal (CPR):    1.515ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.604     9.691    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X103Y102       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.246     9.937 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/Q
                         net (fo=101, routed)         3.098    13.035    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2
    SLICE_X103Y88        LUT4 (Prop_lut4_I2_O)        0.158    13.193 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2/O
                         net (fo=93, routed)          3.271    16.464    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I4_O)        0.053    16.517 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select_q[0]_i_2/O
                         net (fo=96, routed)          2.475    18.992    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select[0]
    SLICE_X113Y86        LUT6 (Prop_lut6_I2_O)        0.053    19.045 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[8]_i_2/O
                         net (fo=1, routed)           0.448    19.493    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[8]_i_2_n_0
    SLICE_X112Y86        LUT6 (Prop_lut6_I5_O)        0.053    19.546 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[8]_i_1/O
                         net (fo=1, routed)           0.000    19.546    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[8]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.689    33.873    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X112Y86        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[8]/C
                         clock pessimism              1.515    35.388    
                         clock uncertainty           -0.077    35.310    
    SLICE_X112Y86        FDRE (Setup_fdre_C_D)        0.034    35.344    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[8]
  -------------------------------------------------------------------
                         required time                         35.344    
                         arrival time                         -19.546    
  -------------------------------------------------------------------
                         slack                                 15.798    

Slack (MET) :             15.841ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.817ns  (logic 0.563ns (5.735%)  route 9.254ns (94.265%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.276ns = ( 33.876 - 25.600 ) 
    Source Clock Delay      (SCD):    9.691ns
    Clock Pessimism Removal (CPR):    1.515ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.604     9.691    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X103Y102       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.246     9.937 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/Q
                         net (fo=101, routed)         3.098    13.035    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2
    SLICE_X103Y88        LUT4 (Prop_lut4_I2_O)        0.158    13.193 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2/O
                         net (fo=93, routed)          3.271    16.464    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I4_O)        0.053    16.517 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select_q[0]_i_2/O
                         net (fo=96, routed)          2.588    19.105    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select[0]
    SLICE_X112Y89        LUT6 (Prop_lut6_I2_O)        0.053    19.158 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[47]_i_2/O
                         net (fo=1, routed)           0.296    19.454    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[47]_i_2_n_0
    SLICE_X113Y89        LUT6 (Prop_lut6_I5_O)        0.053    19.507 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[47]_i_1/O
                         net (fo=1, routed)           0.000    19.507    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[47]_i_1_n_0
    SLICE_X113Y89        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.692    33.876    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X113Y89        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[47]/C
                         clock pessimism              1.515    35.391    
                         clock uncertainty           -0.077    35.313    
    SLICE_X113Y89        FDRE (Setup_fdre_C_D)        0.035    35.348    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[47]
  -------------------------------------------------------------------
                         required time                         35.348    
                         arrival time                         -19.507    
  -------------------------------------------------------------------
                         slack                                 15.841    

Slack (MET) :             15.945ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.747ns  (logic 0.563ns (5.776%)  route 9.184ns (94.224%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.272ns = ( 33.872 - 25.600 ) 
    Source Clock Delay      (SCD):    9.691ns
    Clock Pessimism Removal (CPR):    1.515ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.604     9.691    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X103Y102       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.246     9.937 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/Q
                         net (fo=101, routed)         3.098    13.035    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2
    SLICE_X103Y88        LUT4 (Prop_lut4_I2_O)        0.158    13.193 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2/O
                         net (fo=93, routed)          3.271    16.464    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I4_O)        0.053    16.517 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select_q[0]_i_2/O
                         net (fo=96, routed)          2.578    19.095    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select[0]
    SLICE_X110Y85        LUT6 (Prop_lut6_I2_O)        0.053    19.148 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[56]_i_2/O
                         net (fo=1, routed)           0.237    19.384    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[56]_i_2_n_0
    SLICE_X110Y86        LUT6 (Prop_lut6_I5_O)        0.053    19.437 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[56]_i_1/O
                         net (fo=1, routed)           0.000    19.437    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[56]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.688    33.872    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X110Y86        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[56]/C
                         clock pessimism              1.515    35.387    
                         clock uncertainty           -0.077    35.309    
    SLICE_X110Y86        FDRE (Setup_fdre_C_D)        0.073    35.382    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[56]
  -------------------------------------------------------------------
                         required time                         35.382    
                         arrival time                         -19.437    
  -------------------------------------------------------------------
                         slack                                 15.945    

Slack (MET) :             15.946ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.711ns  (logic 0.563ns (5.798%)  route 9.148ns (94.202%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.275ns = ( 33.875 - 25.600 ) 
    Source Clock Delay      (SCD):    9.691ns
    Clock Pessimism Removal (CPR):    1.515ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.604     9.691    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X103Y102       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.246     9.937 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2_reg/Q
                         net (fo=101, routed)         3.098    13.035    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg2
    SLICE_X103Y88        LUT4 (Prop_lut4_I2_O)        0.158    13.193 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2/O
                         net (fo=93, routed)          3.271    16.464    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I4_O)        0.053    16.517 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select_q[0]_i_2/O
                         net (fo=96, routed)          2.368    18.885    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select[0]
    SLICE_X112Y87        LUT6 (Prop_lut6_I2_O)        0.053    18.938 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[15]_i_2/O
                         net (fo=1, routed)           0.410    19.349    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[15]_i_2_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I5_O)        0.053    19.402 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[15]_i_1/O
                         net (fo=1, routed)           0.000    19.402    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[15]_i_1_n_0
    SLICE_X112Y88        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.691    33.875    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X112Y88        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[15]/C
                         clock pessimism              1.515    35.390    
                         clock uncertainty           -0.077    35.312    
    SLICE_X112Y88        FDRE (Setup_fdre_C_D)        0.035    35.347    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[15]
  -------------------------------------------------------------------
                         required time                         35.347    
                         arrival time                         -19.402    
  -------------------------------------------------------------------
                         slack                                 15.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.458%)  route 0.154ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.192ns
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.870ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.650     3.257    srio_rx/ila_ip/inst/ila_core_inst/out
    SLICE_X52Y96         FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.118     3.375 r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][2]/Q
                         net (fo=1, routed)           0.154     3.528    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[2]
    RAMB36_X2Y19         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.924     4.192    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB36_X2Y19         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.870     3.322    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     3.477    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.477    
                         arrival time                           3.528    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.458%)  route 0.154ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.192ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.870ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.651     3.258    srio_rx/ila_ip/inst/ila_core_inst/out
    SLICE_X52Y97         FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.118     3.376 r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][9]/Q
                         net (fo=1, routed)           0.154     3.529    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[8]
    RAMB36_X2Y19         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.924     4.192    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB36_X2Y19         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.870     3.322    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     3.477    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.477    
                         arrival time                           3.529    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][74]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.458%)  route 0.154ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.119ns
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.599     3.206    srio_rx/ila_ip/inst/ila_core_inst/out
    SLICE_X52Y101        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.118     3.324 r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][74]/Q
                         net (fo=1, routed)           0.154     3.477    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/shifted_data_in_reg[8][88][2]
    RAMB36_X2Y20         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.851     4.119    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/out
    RAMB36_X2Y20         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.850     3.269    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     3.424    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.424    
                         arrival time                           3.477    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][81]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.458%)  route 0.154ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.119ns
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.599     3.206    srio_rx/ila_ip/inst/ila_core_inst/out
    SLICE_X52Y102        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.118     3.324 r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][81]/Q
                         net (fo=1, routed)           0.154     3.477    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/shifted_data_in_reg[8][88][8]
    RAMB36_X2Y20         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.851     4.119    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/out
    RAMB36_X2Y20         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.850     3.269    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     3.424    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.424    
                         arrival time                           3.477    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][297]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.458%)  route 0.154ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.107ns
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.587     3.194    srio_rx/ila_ip/inst/ila_core_inst/out
    SLICE_X52Y127        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][297]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDRE (Prop_fdre_C_Q)         0.118     3.312 r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][297]/Q
                         net (fo=1, routed)           0.154     3.465    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[8]
    RAMB36_X2Y25         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.839     4.107    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/out
    RAMB36_X2Y25         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.850     3.257    
    RAMB36_X2Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     3.412    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.412    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/local_next_acked_qq_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/queue_lookup_reg_0_31_0_0/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.726%)  route 0.144ns (61.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.101ns
    Source Clock Delay      (SCD):    3.219ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.612     3.219    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/phy_clk
    SLICE_X115Y106       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/local_next_acked_qq_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y106       FDRE (Prop_fdre_C_Q)         0.091     3.310 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/local_next_acked_qq_reg[4]/Q
                         net (fo=14, routed)          0.144     3.454    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/queue_lookup_reg_0_31_0_0/A4
    SLICE_X116Y105       RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/queue_lookup_reg_0_31_0_0/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.832     4.101    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/queue_lookup_reg_0_31_0_0/WCLK
    SLICE_X116Y105       RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/queue_lookup_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.850     3.251    
    SLICE_X116Y105       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     3.400    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/queue_lookup_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -3.400    
                         arrival time                           3.454    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/local_next_acked_qq_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/queue_lookup_reg_0_31_0_0/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.726%)  route 0.144ns (61.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.101ns
    Source Clock Delay      (SCD):    3.219ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.612     3.219    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/phy_clk
    SLICE_X115Y106       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/local_next_acked_qq_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y106       FDRE (Prop_fdre_C_Q)         0.091     3.310 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/local_next_acked_qq_reg[4]/Q
                         net (fo=14, routed)          0.144     3.454    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/queue_lookup_reg_0_31_0_0/A4
    SLICE_X116Y105       RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/queue_lookup_reg_0_31_0_0/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.832     4.101    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/queue_lookup_reg_0_31_0_0/WCLK
    SLICE_X116Y105       RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/queue_lookup_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.850     3.251    
    SLICE_X116Y105       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     3.400    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/queue_lookup_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -3.400    
                         arrival time                           3.454    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/local_next_acked_qq_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/queue_lookup_reg_0_31_1_1/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.726%)  route 0.144ns (61.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.101ns
    Source Clock Delay      (SCD):    3.219ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.612     3.219    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/phy_clk
    SLICE_X115Y106       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/local_next_acked_qq_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y106       FDRE (Prop_fdre_C_Q)         0.091     3.310 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/local_next_acked_qq_reg[4]/Q
                         net (fo=14, routed)          0.144     3.454    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/queue_lookup_reg_0_31_1_1/A4
    SLICE_X116Y105       RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/queue_lookup_reg_0_31_1_1/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.832     4.101    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/queue_lookup_reg_0_31_1_1/WCLK
    SLICE_X116Y105       RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/queue_lookup_reg_0_31_1_1/DP/CLK
                         clock pessimism             -0.850     3.251    
    SLICE_X116Y105       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     3.400    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/queue_lookup_reg_0_31_1_1/DP
  -------------------------------------------------------------------
                         required time                         -3.400    
                         arrival time                           3.454    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/local_next_acked_qq_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/queue_lookup_reg_0_31_1_1/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.726%)  route 0.144ns (61.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.101ns
    Source Clock Delay      (SCD):    3.219ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.612     3.219    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/phy_clk
    SLICE_X115Y106       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/local_next_acked_qq_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y106       FDRE (Prop_fdre_C_Q)         0.091     3.310 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/local_next_acked_qq_reg[4]/Q
                         net (fo=14, routed)          0.144     3.454    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/queue_lookup_reg_0_31_1_1/A4
    SLICE_X116Y105       RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/queue_lookup_reg_0_31_1_1/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.832     4.101    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/queue_lookup_reg_0_31_1_1/WCLK
    SLICE_X116Y105       RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/queue_lookup_reg_0_31_1_1/SP/CLK
                         clock pessimism             -0.850     3.251    
    SLICE_X116Y105       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     3.400    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/queue_lookup_reg_0_31_1_1/SP
  -------------------------------------------------------------------
                         required time                         -3.400    
                         arrival time                           3.454    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/next_read_tag_qq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/tag_lookup_reg_0_31_0_4/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.668%)  route 0.054ns (37.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.101ns
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    0.870ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.613     3.220    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/phy_clk
    SLICE_X117Y104       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/next_read_tag_qq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y104       FDRE (Prop_fdre_C_Q)         0.091     3.311 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/next_read_tag_qq_reg[3]/Q
                         net (fo=1, routed)           0.054     3.365    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/tag_lookup_reg_0_31_0_4/DIB1
    SLICE_X116Y104       RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/tag_lookup_reg_0_31_0_4/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.832     4.101    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/tag_lookup_reg_0_31_0_4/WCLK
    SLICE_X116Y104       RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/tag_lookup_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.870     3.231    
    SLICE_X116Y104       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.079     3.310    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/tag_lookup_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.310    
                         arrival time                           3.365    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 12.800 }
Period(ns):         25.600
Sources:            { srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         25.600      19.200     GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         25.600      23.105     RAMB36_X2Y26        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         25.600      23.105     RAMB36_X2Y26        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         25.600      23.105     RAMB36_X3Y19        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         25.600      23.105     RAMB36_X3Y19        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         25.600      23.105     RAMB36_X2Y19        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         25.600      23.105     RAMB36_X2Y19        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         25.600      23.105     RAMB36_X2Y25        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         25.600      23.105     RAMB36_X2Y25        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         25.600      23.105     RAMB36_X3Y20        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1    n/a            213.360       25.600      187.760    MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X104Y109      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X104Y109      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X104Y109      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X104Y109      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X104Y109      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X104Y109      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.910         12.800      11.890     SLICE_X104Y109      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.910         12.800      11.890     SLICE_X104Y109      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X106Y107      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X106Y107      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X116Y104      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/tag_lookup_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X116Y104      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/tag_lookup_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X116Y104      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/tag_lookup_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X116Y104      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/tag_lookup_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X116Y104      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/tag_lookup_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X116Y104      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/tag_lookup_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.910         12.800      11.890     SLICE_X116Y104      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/tag_lookup_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.910         12.800      11.890     SLICE_X116Y104      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/tag_lookup_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X82Y145       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X82Y145       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        7.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 0.467ns (9.476%)  route 4.461ns (90.524%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 20.944 - 12.800 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.471     9.558    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X132Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y155       FDRE (Prop_fdre_C_Q)         0.308     9.866 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         3.542    13.407    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_rst_q
    SLICE_X139Y144       LUT2 (Prop_lut2_I1_O)        0.053    13.460 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[25]_i_5/O
                         net (fo=4, routed)           0.615    14.076    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[25]_i_5_n_0
    SLICE_X141Y145       LUT6 (Prop_lut6_I3_O)        0.053    14.129 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[9]_i_2/O
                         net (fo=1, routed)           0.304    14.433    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[9]_i_2_n_0
    SLICE_X140Y145       LUT6 (Prop_lut6_I0_O)        0.053    14.486 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[9]_i_1/O
                         net (fo=1, routed)           0.000    14.486    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[9]_i_1_n_0
    SLICE_X140Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.560    20.944    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X140Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[9]/C
                         clock pessimism              1.513    22.457    
                         clock uncertainty           -0.070    22.387    
    SLICE_X140Y145       FDRE (Setup_fdre_C_D)        0.035    22.422    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[9]
  -------------------------------------------------------------------
                         required time                         22.422    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.979ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 0.467ns (9.564%)  route 4.416ns (90.436%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.143ns = ( 20.943 - 12.800 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.471     9.558    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X132Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y155       FDRE (Prop_fdre_C_Q)         0.308     9.866 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         3.542    13.407    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_rst_q
    SLICE_X139Y144       LUT2 (Prop_lut2_I1_O)        0.053    13.460 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[25]_i_5/O
                         net (fo=4, routed)           0.456    13.916    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[25]_i_5_n_0
    SLICE_X139Y145       LUT6 (Prop_lut6_I3_O)        0.053    13.969 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[1]_i_2/O
                         net (fo=1, routed)           0.418    14.387    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[1]_i_2_n_0
    SLICE_X139Y145       LUT6 (Prop_lut6_I0_O)        0.053    14.440 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[1]_i_1/O
                         net (fo=1, routed)           0.000    14.440    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[1]_i_1_n_0
    SLICE_X139Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.559    20.943    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X139Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[1]/C
                         clock pessimism              1.513    22.456    
                         clock uncertainty           -0.070    22.386    
    SLICE_X139Y145       FDRE (Setup_fdre_C_D)        0.034    22.420    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         22.420    
                         arrival time                         -14.440    
  -------------------------------------------------------------------
                         slack                                  7.979    

Slack (MET) :             8.099ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 0.467ns (9.802%)  route 4.297ns (90.198%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 20.944 - 12.800 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.471     9.558    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X132Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y155       FDRE (Prop_fdre_C_Q)         0.308     9.866 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         3.542    13.407    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_rst_q
    SLICE_X139Y144       LUT2 (Prop_lut2_I1_O)        0.053    13.460 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[25]_i_5/O
                         net (fo=4, routed)           0.461    13.922    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[25]_i_5_n_0
    SLICE_X141Y145       LUT6 (Prop_lut6_I3_O)        0.053    13.975 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[17]_i_2/O
                         net (fo=1, routed)           0.294    14.269    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[17]_i_2_n_0
    SLICE_X141Y144       LUT6 (Prop_lut6_I0_O)        0.053    14.322 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[17]_i_1/O
                         net (fo=1, routed)           0.000    14.322    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[17]_i_1_n_0
    SLICE_X141Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.560    20.944    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X141Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[17]/C
                         clock pessimism              1.513    22.457    
                         clock uncertainty           -0.070    22.387    
    SLICE_X141Y144       FDRE (Setup_fdre_C_D)        0.034    22.421    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[17]
  -------------------------------------------------------------------
                         required time                         22.421    
                         arrival time                         -14.322    
  -------------------------------------------------------------------
                         slack                                  8.099    

Slack (MET) :             8.212ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 0.361ns (8.210%)  route 4.036ns (91.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.143ns = ( 20.943 - 12.800 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.471     9.558    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X132Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y155       FDRE (Prop_fdre_C_Q)         0.308     9.866 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         3.081    12.947    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_rst_q
    SLICE_X144Y142       LUT1 (Prop_lut1_I0_O)        0.053    13.000 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_pdsc_q[1]_i_1/O
                         net (fo=38, routed)          0.955    13.955    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_pdsc_q[1]_i_1_n_0
    SLICE_X134Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.559    20.943    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X134Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[15]/C
                         clock pessimism              1.513    22.456    
                         clock uncertainty           -0.070    22.386    
    SLICE_X134Y145       FDRE (Setup_fdre_C_CE)      -0.219    22.167    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[15]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                         -13.955    
  -------------------------------------------------------------------
                         slack                                  8.212    

Slack (MET) :             8.212ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 0.361ns (8.210%)  route 4.036ns (91.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.143ns = ( 20.943 - 12.800 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.471     9.558    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X132Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y155       FDRE (Prop_fdre_C_Q)         0.308     9.866 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         3.081    12.947    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_rst_q
    SLICE_X144Y142       LUT1 (Prop_lut1_I0_O)        0.053    13.000 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_pdsc_q[1]_i_1/O
                         net (fo=38, routed)          0.955    13.955    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_pdsc_q[1]_i_1_n_0
    SLICE_X134Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.559    20.943    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X134Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[16]/C
                         clock pessimism              1.513    22.456    
                         clock uncertainty           -0.070    22.386    
    SLICE_X134Y145       FDRE (Setup_fdre_C_CE)      -0.219    22.167    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[16]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                         -13.955    
  -------------------------------------------------------------------
                         slack                                  8.212    

Slack (MET) :             8.212ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 0.361ns (8.210%)  route 4.036ns (91.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.143ns = ( 20.943 - 12.800 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.471     9.558    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X132Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y155       FDRE (Prop_fdre_C_Q)         0.308     9.866 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         3.081    12.947    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_rst_q
    SLICE_X144Y142       LUT1 (Prop_lut1_I0_O)        0.053    13.000 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_pdsc_q[1]_i_1/O
                         net (fo=38, routed)          0.955    13.955    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_pdsc_q[1]_i_1_n_0
    SLICE_X134Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.559    20.943    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X134Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[23]/C
                         clock pessimism              1.513    22.456    
                         clock uncertainty           -0.070    22.386    
    SLICE_X134Y145       FDRE (Setup_fdre_C_CE)      -0.219    22.167    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[23]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                         -13.955    
  -------------------------------------------------------------------
                         slack                                  8.212    

Slack (MET) :             8.212ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 0.361ns (8.210%)  route 4.036ns (91.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.143ns = ( 20.943 - 12.800 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.471     9.558    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X132Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y155       FDRE (Prop_fdre_C_Q)         0.308     9.866 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         3.081    12.947    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_rst_q
    SLICE_X144Y142       LUT1 (Prop_lut1_I0_O)        0.053    13.000 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_pdsc_q[1]_i_1/O
                         net (fo=38, routed)          0.955    13.955    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_pdsc_q[1]_i_1_n_0
    SLICE_X134Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.559    20.943    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X134Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[24]/C
                         clock pessimism              1.513    22.456    
                         clock uncertainty           -0.070    22.386    
    SLICE_X134Y145       FDRE (Setup_fdre_C_CE)      -0.219    22.167    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[24]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                         -13.955    
  -------------------------------------------------------------------
                         slack                                  8.212    

Slack (MET) :             8.212ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 0.361ns (8.210%)  route 4.036ns (91.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.143ns = ( 20.943 - 12.800 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.471     9.558    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X132Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y155       FDRE (Prop_fdre_C_Q)         0.308     9.866 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         3.081    12.947    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_rst_q
    SLICE_X144Y142       LUT1 (Prop_lut1_I0_O)        0.053    13.000 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_pdsc_q[1]_i_1/O
                         net (fo=38, routed)          0.955    13.955    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_pdsc_q[1]_i_1_n_0
    SLICE_X134Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.559    20.943    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X134Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[31]/C
                         clock pessimism              1.513    22.456    
                         clock uncertainty           -0.070    22.386    
    SLICE_X134Y145       FDRE (Setup_fdre_C_CE)      -0.219    22.167    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[31]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                         -13.955    
  -------------------------------------------------------------------
                         slack                                  8.212    

Slack (MET) :             8.212ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 0.361ns (8.210%)  route 4.036ns (91.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.143ns = ( 20.943 - 12.800 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.471     9.558    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X132Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y155       FDRE (Prop_fdre_C_Q)         0.308     9.866 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         3.081    12.947    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_rst_q
    SLICE_X144Y142       LUT1 (Prop_lut1_I0_O)        0.053    13.000 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_pdsc_q[1]_i_1/O
                         net (fo=38, routed)          0.955    13.955    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_pdsc_q[1]_i_1_n_0
    SLICE_X134Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.559    20.943    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X134Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[7]/C
                         clock pessimism              1.513    22.456    
                         clock uncertainty           -0.070    22.386    
    SLICE_X134Y145       FDRE (Setup_fdre_C_CE)      -0.219    22.167    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[7]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                         -13.955    
  -------------------------------------------------------------------
                         slack                                  8.212    

Slack (MET) :             8.275ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 0.467ns (10.176%)  route 4.122ns (89.824%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 20.944 - 12.800 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.471     9.558    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X132Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y155       FDRE (Prop_fdre_C_Q)         0.308     9.866 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         3.542    13.407    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_rst_q
    SLICE_X139Y144       LUT2 (Prop_lut2_I1_O)        0.053    13.460 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[25]_i_5/O
                         net (fo=4, routed)           0.352    13.813    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[25]_i_5_n_0
    SLICE_X141Y145       LUT6 (Prop_lut6_I3_O)        0.053    13.866 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[25]_i_2/O
                         net (fo=1, routed)           0.228    14.094    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[25]_i_2_n_0
    SLICE_X141Y144       LUT6 (Prop_lut6_I0_O)        0.053    14.147 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[25]_i_1/O
                         net (fo=1, routed)           0.000    14.147    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[25]_i_1_n_0
    SLICE_X141Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.560    20.944    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X141Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[25]/C
                         clock pessimism              1.513    22.457    
                         clock uncertainty           -0.070    22.387    
    SLICE_X141Y144       FDRE (Setup_fdre_C_D)        0.035    22.422    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[25]
  -------------------------------------------------------------------
                         required time                         22.422    
                         arrival time                         -14.147    
  -------------------------------------------------------------------
                         slack                                  8.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.155ns (37.293%)  route 0.261ns (62.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.136ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.594     3.201    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X143Y151       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y151       FDRE (Prop_fdre_C_Q)         0.091     3.292 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[17]/Q
                         net (fo=1, routed)           0.261     3.552    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPG_gtrx_data[17]
    SLICE_X141Y146       LUT3 (Prop_lut3_I2_O)        0.064     3.616 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe[17]_i_1/O
                         net (fo=1, routed)           0.000     3.616    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe[17]_i_1_n_0
    SLICE_X141Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.867     4.136    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X141Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[17]/C
                         clock pessimism             -0.670     3.466    
    SLICE_X141Y146       FDRE (Hold_fdre_C_D)         0.060     3.526    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.616    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_reset_req_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_reset_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.100ns (24.451%)  route 0.309ns (75.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.137ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.592     3.199    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X144Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_reset_req_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y157       FDRE (Prop_fdre_C_Q)         0.100     3.299 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_reset_req_d_reg/Q
                         net (fo=1, routed)           0.309     3.608    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/PPG_gtrx_reset_req_d
    SLICE_X143Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_reset_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.868     4.137    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X143Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_reset_req_reg/C
                         clock pessimism             -0.670     3.467    
    SLICE_X143Y149       FDRE (Hold_fdre_C_D)         0.041     3.508    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_reset_req_reg
  -------------------------------------------------------------------
                         required time                         -3.508    
                         arrival time                           3.608    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.100ns (24.675%)  route 0.305ns (75.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.136ns
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.593     3.200    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X143Y153       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y153       FDRE (Prop_fdre_C_Q)         0.100     3.300 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[22]/Q
                         net (fo=3, routed)           0.305     3.605    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg_n_0_[22]
    SLICE_X132Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.867     4.136    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X132Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[22]/C
                         clock pessimism             -0.670     3.466    
    SLICE_X132Y148       FDRE (Hold_fdre_C_D)         0.037     3.503    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.503    
                         arrival time                           3.605    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/phy_rise_edge_det_q_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/byte_idx_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.125ns
    Source Clock Delay      (SCD):    3.245ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.638     3.245    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X139Y120       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/phy_rise_edge_det_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y120       FDSE (Prop_fdse_C_Q)         0.100     3.345 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/phy_rise_edge_det_q_reg/Q
                         net (fo=1, routed)           0.081     3.426    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/phy_rise_edge_det_q
    SLICE_X138Y120       LUT3 (Prop_lut3_I1_O)        0.028     3.454 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/byte_idx_i_1/O
                         net (fo=1, routed)           0.000     3.454    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/byte_idx_i_1_n_0
    SLICE_X138Y120       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/byte_idx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.856     4.125    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X138Y120       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/byte_idx_reg/C
                         clock pessimism             -0.869     3.256    
    SLICE_X138Y120       FDRE (Hold_fdre_C_D)         0.087     3.343    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/byte_idx_reg
  -------------------------------------------------------------------
                         required time                         -3.343    
                         arrival time                           3.454    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.583%)  route 0.083ns (39.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.136ns
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.647     3.254    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X137Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y146       FDRE (Prop_fdre_C_Q)         0.100     3.354 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[16]/Q
                         net (fo=1, routed)           0.083     3.437    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPG_gtrx_data[16]
    SLICE_X136Y146       LUT3 (Prop_lut3_I2_O)        0.028     3.465 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe[16]_i_1/O
                         net (fo=1, routed)           0.000     3.465    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe[16]_i_1_n_0
    SLICE_X136Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.867     4.136    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X136Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[16]/C
                         clock pessimism             -0.871     3.265    
    SLICE_X136Y146       FDRE (Hold_fdre_C_D)         0.087     3.352    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.352    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.155ns (35.107%)  route 0.287ns (64.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.137ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.594     3.201    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X141Y151       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y151       FDRE (Prop_fdre_C_Q)         0.091     3.292 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[25]/Q
                         net (fo=1, routed)           0.287     3.578    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPG_gtrx_data[25]
    SLICE_X141Y147       LUT3 (Prop_lut3_I2_O)        0.064     3.642 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe[25]_i_1/O
                         net (fo=1, routed)           0.000     3.642    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe[25]_i_1_n_0
    SLICE_X141Y147       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.868     4.137    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X141Y147       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[25]/C
                         clock pessimism             -0.670     3.467    
    SLICE_X141Y147       FDRE (Hold_fdre_C_D)         0.060     3.527    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.527    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].k_ctr_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].PPI_lane_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.128ns (29.049%)  route 0.313ns (70.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.136ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.594     3.201    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X137Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].k_ctr_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y150       FDRE (Prop_fdre_C_Q)         0.100     3.301 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].k_ctr_reg[0][7]/Q
                         net (fo=6, routed)           0.313     3.613    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/p_0_in21_in
    SLICE_X135Y149       LUT5 (Prop_lut5_I2_O)        0.028     3.641 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].PPI_lane_sync[0]_i_1/O
                         net (fo=1, routed)           0.000     3.641    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].PPI_lane_sync[0]_i_1_n_0
    SLICE_X135Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].PPI_lane_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.867     4.136    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X135Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].PPI_lane_sync_reg[0]/C
                         clock pessimism             -0.670     3.466    
    SLICE_X135Y149       FDRE (Hold_fdre_C_D)         0.060     3.526    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].PPI_lane_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.641    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/rng_curr_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/rng_curr_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.100ns (60.458%)  route 0.065ns (39.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.134ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.882ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.645     3.252    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X141Y139       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/rng_curr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y139       FDSE (Prop_fdse_C_Q)         0.100     3.352 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/rng_curr_reg[5]/Q
                         net (fo=2, routed)           0.065     3.417    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/p_3_in
    SLICE_X141Y139       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/rng_curr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.865     4.134    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X141Y139       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/rng_curr_reg[6]/C
                         clock pessimism             -0.882     3.252    
    SLICE_X141Y139       FDSE (Hold_fdse_C_D)         0.049     3.301    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/rng_curr_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.128ns (27.256%)  route 0.342ns (72.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.136ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.594     3.201    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X140Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y150       FDRE (Prop_fdre_C_Q)         0.100     3.301 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[15]/Q
                         net (fo=1, routed)           0.342     3.642    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPG_gtrx_data[15]
    SLICE_X134Y147       LUT3 (Prop_lut3_I2_O)        0.028     3.670 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe[15]_i_1/O
                         net (fo=1, routed)           0.000     3.670    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe[15]_i_1_n_0
    SLICE_X134Y147       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.867     4.136    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X134Y147       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[15]/C
                         clock pessimism             -0.670     3.466    
    SLICE_X134Y147       FDRE (Hold_fdre_C_D)         0.087     3.553    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.553    
                         arrival time                           3.670    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[2].PPG_gtrx_charissc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.156ns (35.036%)  route 0.289ns (64.964%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.137ns
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.593     3.200    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X143Y153       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y153       FDRE (Prop_fdre_C_Q)         0.100     3.300 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[19]/Q
                         net (fo=2, routed)           0.111     3.411    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg_n_0_[19]
    SLICE_X143Y151       LUT6 (Prop_lut6_I1_O)        0.028     3.439 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[2].PPG_gtrx_charisk[2]_i_2/O
                         net (fo=2, routed)           0.178     3.617    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[2].PPG_gtrx_charisk[2]_i_2_n_0
    SLICE_X139Y148       LUT5 (Prop_lut5_I0_O)        0.028     3.645 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[2].PPG_gtrx_charissc[2]_i_1/O
                         net (fo=1, routed)           0.000     3.645    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/is_sc_2
    SLICE_X139Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[2].PPG_gtrx_charissc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.868     4.137    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X139Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[2].PPG_gtrx_charissc_reg[2]/C
                         clock pessimism             -0.670     3.467    
    SLICE_X139Y148       FDRE (Hold_fdre_C_D)         0.060     3.527    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[2].PPG_gtrx_charissc_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.527    
                         arrival time                           3.645    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            8.000         12.800      4.800      GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            8.000         12.800      4.800      GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.600         12.800      11.200     BUFGCTRL_X0Y29      srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT2       n/a            1.249         12.800      11.551     MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
Min Period        n/a     FDSE/C                   n/a            0.750         12.800      12.050     SLICE_X141Y139      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/rng_curr_reg[2]/C
Min Period        n/a     FDSE/C                   n/a            0.750         12.800      12.050     SLICE_X141Y139      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/rng_curr_reg[3]/C
Min Period        n/a     FDSE/C                   n/a            0.750         12.800      12.050     SLICE_X141Y139      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/rng_curr_reg[4]/C
Min Period        n/a     FDSE/C                   n/a            0.750         12.800      12.050     SLICE_X141Y139      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/rng_curr_reg[6]/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X143Y139      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/stripe_gen[0].stripe_reg[0][14]/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X143Y140      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/stripe_gen[0].stripe_reg[0][28]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2       n/a            213.360       12.800      200.560    MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         6.400       5.620      SLICE_X116Y130      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[14]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         6.400       5.620      SLICE_X116Y130      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[14]_srl15/CLK
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X143Y138      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/stripe_gen[0].stripe_reg[0][4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X143Y138      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/stripe_gen[0].stripe_reg[0][5]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X147Y148      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X147Y148      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X146Y148      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[6]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X146Y148      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X147Y148      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[0].PPG_gtrx_charissc_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X133Y146      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_q_reg[29]/C
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         6.400       5.620      SLICE_X116Y130      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[14]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.780         6.400       5.620      SLICE_X116Y130      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[14]_srl15/CLK
High Pulse Width  Slow    FDSE/C                   n/a            0.350         6.400       6.050      SLICE_X141Y139      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/rng_curr_reg[0]/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         6.400       6.050      SLICE_X141Y139      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/rng_curr_reg[1]/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         6.400       6.050      SLICE_X141Y139      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/rng_curr_reg[2]/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         6.400       6.050      SLICE_X141Y139      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/rng_curr_reg[3]/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         6.400       6.050      SLICE_X141Y139      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/rng_curr_reg[4]/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         6.400       6.050      SLICE_X141Y139      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/rng_curr_reg[5]/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         6.400       6.050      SLICE_X141Y139      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/rng_curr_reg[6]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X140Y140      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/stripe_gen[0].stripe_reg[0][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        9.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.323ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.768ns  (logic 0.435ns (15.713%)  route 2.333ns (84.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.069ns = ( 33.669 - 25.600 ) 
    Source Clock Delay      (SCD):    9.687ns = ( 22.487 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.600    22.487    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X116Y130       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y130       FDRE (Prop_fdre_C_Q)         0.282    22.769 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           1.386    24.154    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X116Y129       LUT3 (Prop_lut3_I0_O)        0.153    24.307 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.948    25.255    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X117Y125       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.485    33.669    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X117Y125       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[0]/C
                         clock pessimism              1.351    35.020    
                         clock uncertainty           -0.197    34.822    
    SLICE_X117Y125       FDRE (Setup_fdre_C_CE)      -0.244    34.578    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         34.578    
                         arrival time                         -25.255    
  -------------------------------------------------------------------
                         slack                                  9.323    

Slack (MET) :             9.323ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.768ns  (logic 0.435ns (15.713%)  route 2.333ns (84.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.069ns = ( 33.669 - 25.600 ) 
    Source Clock Delay      (SCD):    9.687ns = ( 22.487 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.600    22.487    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X116Y130       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y130       FDRE (Prop_fdre_C_Q)         0.282    22.769 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           1.386    24.154    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X116Y129       LUT3 (Prop_lut3_I0_O)        0.153    24.307 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.948    25.255    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X117Y125       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.485    33.669    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X117Y125       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[1]/C
                         clock pessimism              1.351    35.020    
                         clock uncertainty           -0.197    34.822    
    SLICE_X117Y125       FDRE (Setup_fdre_C_CE)      -0.244    34.578    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         34.578    
                         arrival time                         -25.255    
  -------------------------------------------------------------------
                         slack                                  9.323    

Slack (MET) :             9.323ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.768ns  (logic 0.435ns (15.713%)  route 2.333ns (84.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.069ns = ( 33.669 - 25.600 ) 
    Source Clock Delay      (SCD):    9.687ns = ( 22.487 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.600    22.487    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X116Y130       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y130       FDRE (Prop_fdre_C_Q)         0.282    22.769 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           1.386    24.154    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X116Y129       LUT3 (Prop_lut3_I0_O)        0.153    24.307 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.948    25.255    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X117Y125       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.485    33.669    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X117Y125       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[2]/C
                         clock pessimism              1.351    35.020    
                         clock uncertainty           -0.197    34.822    
    SLICE_X117Y125       FDRE (Setup_fdre_C_CE)      -0.244    34.578    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         34.578    
                         arrival time                         -25.255    
  -------------------------------------------------------------------
                         slack                                  9.323    

Slack (MET) :             9.323ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.768ns  (logic 0.435ns (15.713%)  route 2.333ns (84.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.069ns = ( 33.669 - 25.600 ) 
    Source Clock Delay      (SCD):    9.687ns = ( 22.487 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.600    22.487    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X116Y130       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y130       FDRE (Prop_fdre_C_Q)         0.282    22.769 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           1.386    24.154    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X116Y129       LUT3 (Prop_lut3_I0_O)        0.153    24.307 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.948    25.255    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X117Y125       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.485    33.669    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X117Y125       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[3]/C
                         clock pessimism              1.351    35.020    
                         clock uncertainty           -0.197    34.822    
    SLICE_X117Y125       FDRE (Setup_fdre_C_CE)      -0.244    34.578    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         34.578    
                         arrival time                         -25.255    
  -------------------------------------------------------------------
                         slack                                  9.323    

Slack (MET) :             9.424ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.669ns  (logic 0.435ns (16.297%)  route 2.234ns (83.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.071ns = ( 33.671 - 25.600 ) 
    Source Clock Delay      (SCD):    9.687ns = ( 22.487 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.600    22.487    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X116Y130       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y130       FDRE (Prop_fdre_C_Q)         0.282    22.769 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           1.386    24.154    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X116Y129       LUT3 (Prop_lut3_I0_O)        0.153    24.307 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.848    25.156    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X117Y126       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.487    33.671    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X117Y126       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[4]/C
                         clock pessimism              1.351    35.022    
                         clock uncertainty           -0.197    34.824    
    SLICE_X117Y126       FDRE (Setup_fdre_C_CE)      -0.244    34.580    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         34.580    
                         arrival time                         -25.156    
  -------------------------------------------------------------------
                         slack                                  9.424    

Slack (MET) :             9.424ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.669ns  (logic 0.435ns (16.297%)  route 2.234ns (83.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.071ns = ( 33.671 - 25.600 ) 
    Source Clock Delay      (SCD):    9.687ns = ( 22.487 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.600    22.487    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X116Y130       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y130       FDRE (Prop_fdre_C_Q)         0.282    22.769 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           1.386    24.154    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X116Y129       LUT3 (Prop_lut3_I0_O)        0.153    24.307 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.848    25.156    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X117Y126       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.487    33.671    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X117Y126       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[5]/C
                         clock pessimism              1.351    35.022    
                         clock uncertainty           -0.197    34.824    
    SLICE_X117Y126       FDRE (Setup_fdre_C_CE)      -0.244    34.580    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         34.580    
                         arrival time                         -25.156    
  -------------------------------------------------------------------
                         slack                                  9.424    

Slack (MET) :             9.424ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.669ns  (logic 0.435ns (16.297%)  route 2.234ns (83.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.071ns = ( 33.671 - 25.600 ) 
    Source Clock Delay      (SCD):    9.687ns = ( 22.487 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.600    22.487    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X116Y130       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y130       FDRE (Prop_fdre_C_Q)         0.282    22.769 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           1.386    24.154    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X116Y129       LUT3 (Prop_lut3_I0_O)        0.153    24.307 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.848    25.156    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X117Y126       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.487    33.671    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X117Y126       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[6]/C
                         clock pessimism              1.351    35.022    
                         clock uncertainty           -0.197    34.824    
    SLICE_X117Y126       FDRE (Setup_fdre_C_CE)      -0.244    34.580    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         34.580    
                         arrival time                         -25.156    
  -------------------------------------------------------------------
                         slack                                  9.424    

Slack (MET) :             9.424ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.669ns  (logic 0.435ns (16.297%)  route 2.234ns (83.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.071ns = ( 33.671 - 25.600 ) 
    Source Clock Delay      (SCD):    9.687ns = ( 22.487 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.600    22.487    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X116Y130       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y130       FDRE (Prop_fdre_C_Q)         0.282    22.769 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           1.386    24.154    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X116Y129       LUT3 (Prop_lut3_I0_O)        0.153    24.307 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.848    25.156    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X117Y126       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.487    33.671    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X117Y126       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[7]/C
                         clock pessimism              1.351    35.022    
                         clock uncertainty           -0.197    34.824    
    SLICE_X117Y126       FDRE (Setup_fdre_C_CE)      -0.244    34.580    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         34.580    
                         arrival time                         -25.156    
  -------------------------------------------------------------------
                         slack                                  9.424    

Slack (MET) :             9.444ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.651ns  (logic 0.435ns (16.412%)  route 2.216ns (83.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.072ns = ( 33.672 - 25.600 ) 
    Source Clock Delay      (SCD):    9.687ns = ( 22.487 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.600    22.487    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X116Y130       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y130       FDRE (Prop_fdre_C_Q)         0.282    22.769 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           1.386    24.154    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X116Y129       LUT3 (Prop_lut3_I0_O)        0.153    24.307 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.830    25.137    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X117Y127       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.488    33.672    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X117Y127       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[10]/C
                         clock pessimism              1.351    35.023    
                         clock uncertainty           -0.197    34.825    
    SLICE_X117Y127       FDRE (Setup_fdre_C_CE)      -0.244    34.581    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         34.581    
                         arrival time                         -25.137    
  -------------------------------------------------------------------
                         slack                                  9.444    

Slack (MET) :             9.444ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.651ns  (logic 0.435ns (16.412%)  route 2.216ns (83.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.072ns = ( 33.672 - 25.600 ) 
    Source Clock Delay      (SCD):    9.687ns = ( 22.487 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.600    22.487    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X116Y130       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y130       FDRE (Prop_fdre_C_Q)         0.282    22.769 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           1.386    24.154    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X116Y129       LUT3 (Prop_lut3_I0_O)        0.153    24.307 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.830    25.137    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X117Y127       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.488    33.672    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X117Y127       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[11]/C
                         clock pessimism              1.351    35.023    
                         clock uncertainty           -0.197    34.825    
    SLICE_X117Y127       FDRE (Setup_fdre_C_CE)      -0.244    34.581    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         34.581    
                         arrival time                         -25.137    
  -------------------------------------------------------------------
                         slack                                  9.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.144ns (20.608%)  route 0.555ns (79.392%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.092ns
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.607     3.214    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X114Y133       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y133       FDRE (Prop_fdre_C_Q)         0.118     3.332 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]/Q
                         net (fo=3, routed)           0.555     3.886    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg[0]
    SLICE_X114Y131       LUT4 (Prop_lut4_I2_O)        0.026     3.912 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     3.912    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata[7]_i_1_n_0
    SLICE_X114Y131       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.823     4.092    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X114Y131       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[7]/C
                         clock pessimism             -0.589     3.503    
                         clock uncertainty            0.197     3.700    
    SLICE_X114Y131       FDRE (Hold_fdre_C_D)         0.096     3.796    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.796    
                         arrival time                           3.912    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.118ns (18.237%)  route 0.529ns (81.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.134ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.645     3.252    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X132Y143       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y143       FDRE (Prop_fdre_C_Q)         0.118     3.370 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[31]/Q
                         net (fo=2, routed)           0.529     3.899    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[31]
    SLICE_X132Y142       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.865     4.134    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X132Y142       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[31]/C
                         clock pessimism             -0.589     3.545    
                         clock uncertainty            0.197     3.742    
    SLICE_X132Y142       FDRE (Hold_fdre_C_D)         0.040     3.782    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.782    
                         arrival time                           3.899    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.146ns (20.835%)  route 0.555ns (79.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.092ns
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.607     3.214    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X114Y133       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y133       FDRE (Prop_fdre_C_Q)         0.118     3.332 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]/Q
                         net (fo=3, routed)           0.555     3.886    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg[0]
    SLICE_X114Y131       LUT4 (Prop_lut4_I2_O)        0.028     3.914 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     3.914    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata[6]_i_1_n_0
    SLICE_X114Y131       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.823     4.092    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X114Y131       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[6]/C
                         clock pessimism             -0.589     3.503    
                         clock uncertainty            0.197     3.700    
    SLICE_X114Y131       FDRE (Hold_fdre_C_D)         0.087     3.787    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.787    
                         arrival time                           3.914    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.100ns (14.853%)  route 0.573ns (85.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.135ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.646     3.253    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X139Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y140       FDRE (Prop_fdre_C_Q)         0.100     3.353 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[1]/Q
                         net (fo=2, routed)           0.573     3.926    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[1]
    SLICE_X138Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.866     4.135    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X138Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[1]/C
                         clock pessimism             -0.589     3.546    
                         clock uncertainty            0.197     3.743    
    SLICE_X138Y140       FDRE (Hold_fdre_C_D)         0.037     3.780    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.780    
                         arrival time                           3.926    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.107ns (16.696%)  route 0.534ns (83.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.135ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.646     3.253    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X138Y142       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y142       FDRE (Prop_fdre_C_Q)         0.107     3.360 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[57]/Q
                         net (fo=1, routed)           0.534     3.893    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[57]
    SLICE_X138Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.866     4.135    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X138Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[57]/C
                         clock pessimism             -0.589     3.546    
                         clock uncertainty            0.197     3.743    
    SLICE_X138Y141       FDRE (Hold_fdre_C_D)         0.004     3.747    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[57]
  -------------------------------------------------------------------
                         required time                         -3.747    
                         arrival time                           3.893    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.100ns (14.751%)  route 0.578ns (85.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.131ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.641     3.248    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X127Y143       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y143       FDRE (Prop_fdre_C_Q)         0.100     3.348 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[43]/Q
                         net (fo=1, routed)           0.578     3.925    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[43]
    SLICE_X126Y143       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.862     4.131    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X126Y143       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[43]/C
                         clock pessimism             -0.589     3.542    
                         clock uncertainty            0.197     3.739    
    SLICE_X126Y143       FDRE (Hold_fdre_C_D)         0.040     3.779    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[43]
  -------------------------------------------------------------------
                         required time                         -3.779    
                         arrival time                           3.925    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.100ns (14.665%)  route 0.582ns (85.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.640     3.247    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X125Y142       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y142       FDRE (Prop_fdre_C_Q)         0.100     3.347 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[53]/Q
                         net (fo=1, routed)           0.582     3.928    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[53]
    SLICE_X125Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.861     4.130    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X125Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[53]/C
                         clock pessimism             -0.589     3.541    
                         clock uncertainty            0.197     3.738    
    SLICE_X125Y141       FDRE (Hold_fdre_C_D)         0.044     3.782    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[53]
  -------------------------------------------------------------------
                         required time                         -3.782    
                         arrival time                           3.928    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.100ns (14.894%)  route 0.571ns (85.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.643     3.250    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X129Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y144       FDRE (Prop_fdre_C_Q)         0.100     3.350 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[23]/Q
                         net (fo=2, routed)           0.571     3.921    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[23]
    SLICE_X125Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.861     4.130    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X125Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[23]/C
                         clock pessimism             -0.589     3.541    
                         clock uncertainty            0.197     3.738    
    SLICE_X125Y141       FDRE (Hold_fdre_C_D)         0.033     3.771    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.771    
                         arrival time                           3.921    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.100ns (14.698%)  route 0.580ns (85.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.131ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.641     3.248    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X125Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y144       FDRE (Prop_fdre_C_Q)         0.100     3.348 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[47]/Q
                         net (fo=1, routed)           0.580     3.928    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[47]
    SLICE_X125Y143       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.862     4.131    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X125Y143       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[47]/C
                         clock pessimism             -0.589     3.542    
                         clock uncertainty            0.197     3.739    
    SLICE_X125Y143       FDRE (Hold_fdre_C_D)         0.038     3.777    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[47]
  -------------------------------------------------------------------
                         required time                         -3.777    
                         arrival time                           3.928    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.100ns (14.664%)  route 0.582ns (85.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.132ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.643     3.250    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X131Y143       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y143       FDRE (Prop_fdre_C_Q)         0.100     3.350 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[42]/Q
                         net (fo=1, routed)           0.582     3.932    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[42]
    SLICE_X130Y143       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.863     4.132    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X130Y143       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[42]/C
                         clock pessimism             -0.589     3.543    
                         clock uncertainty            0.197     3.740    
    SLICE_X130Y143       FDRE (Hold_fdre_C_D)         0.040     3.780    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[42]
  -------------------------------------------------------------------
                         required time                         -3.780    
                         arrival time                           3.932    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        8.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.718ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.269ns (8.107%)  route 3.049ns (91.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 20.944 - 12.800 ) 
    Source Clock Delay      (SCD):    9.695ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.608     9.695    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X119Y135       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y135       FDRE (Prop_fdre_C_Q)         0.269     9.964 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         3.049    13.013    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X143Y142       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.560    20.944    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X143Y142       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[35]/C
                         clock pessimism              1.351    22.295    
                         clock uncertainty           -0.197    22.097    
    SLICE_X143Y142       FDRE (Setup_fdre_C_R)       -0.367    21.730    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[35]
  -------------------------------------------------------------------
                         required time                         21.730    
                         arrival time                         -13.013    
  -------------------------------------------------------------------
                         slack                                  8.718    

Slack (MET) :             8.930ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.269ns (8.667%)  route 2.835ns (91.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.142ns = ( 20.942 - 12.800 ) 
    Source Clock Delay      (SCD):    9.695ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.608     9.695    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X119Y135       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y135       FDRE (Prop_fdre_C_Q)         0.269     9.964 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         2.835    12.798    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X139Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.558    20.942    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X139Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[1]/C
                         clock pessimism              1.351    22.293    
                         clock uncertainty           -0.197    22.095    
    SLICE_X139Y140       FDRE (Setup_fdre_C_R)       -0.367    21.728    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.728    
                         arrival time                         -12.798    
  -------------------------------------------------------------------
                         slack                                  8.930    

Slack (MET) :             8.930ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.269ns (8.667%)  route 2.835ns (91.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.142ns = ( 20.942 - 12.800 ) 
    Source Clock Delay      (SCD):    9.695ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.608     9.695    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X119Y135       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y135       FDRE (Prop_fdre_C_Q)         0.269     9.964 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         2.835    12.798    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X139Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.558    20.942    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X139Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[24]/C
                         clock pessimism              1.351    22.293    
                         clock uncertainty           -0.197    22.095    
    SLICE_X139Y140       FDRE (Setup_fdre_C_R)       -0.367    21.728    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[24]
  -------------------------------------------------------------------
                         required time                         21.728    
                         arrival time                         -12.798    
  -------------------------------------------------------------------
                         slack                                  8.930    

Slack (MET) :             8.930ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.269ns (8.667%)  route 2.835ns (91.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.142ns = ( 20.942 - 12.800 ) 
    Source Clock Delay      (SCD):    9.695ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.608     9.695    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X119Y135       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y135       FDRE (Prop_fdre_C_Q)         0.269     9.964 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         2.835    12.798    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X139Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.558    20.942    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X139Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[2]/C
                         clock pessimism              1.351    22.293    
                         clock uncertainty           -0.197    22.095    
    SLICE_X139Y140       FDRE (Setup_fdre_C_R)       -0.367    21.728    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.728    
                         arrival time                         -12.798    
  -------------------------------------------------------------------
                         slack                                  8.930    

Slack (MET) :             8.930ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.269ns (8.667%)  route 2.835ns (91.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.142ns = ( 20.942 - 12.800 ) 
    Source Clock Delay      (SCD):    9.695ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.608     9.695    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X119Y135       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y135       FDRE (Prop_fdre_C_Q)         0.269     9.964 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         2.835    12.798    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X139Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.558    20.942    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X139Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[33]/C
                         clock pessimism              1.351    22.293    
                         clock uncertainty           -0.197    22.095    
    SLICE_X139Y140       FDRE (Setup_fdre_C_R)       -0.367    21.728    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[33]
  -------------------------------------------------------------------
                         required time                         21.728    
                         arrival time                         -12.798    
  -------------------------------------------------------------------
                         slack                                  8.930    

Slack (MET) :             8.930ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.269ns (8.667%)  route 2.835ns (91.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.142ns = ( 20.942 - 12.800 ) 
    Source Clock Delay      (SCD):    9.695ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.608     9.695    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X119Y135       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y135       FDRE (Prop_fdre_C_Q)         0.269     9.964 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         2.835    12.798    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X139Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.558    20.942    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X139Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[34]/C
                         clock pessimism              1.351    22.293    
                         clock uncertainty           -0.197    22.095    
    SLICE_X139Y140       FDRE (Setup_fdre_C_R)       -0.367    21.728    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[34]
  -------------------------------------------------------------------
                         required time                         21.728    
                         arrival time                         -12.798    
  -------------------------------------------------------------------
                         slack                                  8.930    

Slack (MET) :             8.930ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.269ns (8.667%)  route 2.835ns (91.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.142ns = ( 20.942 - 12.800 ) 
    Source Clock Delay      (SCD):    9.695ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.608     9.695    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X119Y135       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y135       FDRE (Prop_fdre_C_Q)         0.269     9.964 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         2.835    12.798    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X139Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.558    20.942    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X139Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[36]/C
                         clock pessimism              1.351    22.293    
                         clock uncertainty           -0.197    22.095    
    SLICE_X139Y140       FDRE (Setup_fdre_C_R)       -0.367    21.728    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[36]
  -------------------------------------------------------------------
                         required time                         21.728    
                         arrival time                         -12.798    
  -------------------------------------------------------------------
                         slack                                  8.930    

Slack (MET) :             8.930ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.269ns (8.667%)  route 2.835ns (91.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.142ns = ( 20.942 - 12.800 ) 
    Source Clock Delay      (SCD):    9.695ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.608     9.695    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X119Y135       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y135       FDRE (Prop_fdre_C_Q)         0.269     9.964 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         2.835    12.798    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X139Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.558    20.942    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X139Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[4]/C
                         clock pessimism              1.351    22.293    
                         clock uncertainty           -0.197    22.095    
    SLICE_X139Y140       FDRE (Setup_fdre_C_R)       -0.367    21.728    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[4]
  -------------------------------------------------------------------
                         required time                         21.728    
                         arrival time                         -12.798    
  -------------------------------------------------------------------
                         slack                                  8.930    

Slack (MET) :             8.930ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.269ns (8.667%)  route 2.835ns (91.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.142ns = ( 20.942 - 12.800 ) 
    Source Clock Delay      (SCD):    9.695ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.608     9.695    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X119Y135       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y135       FDRE (Prop_fdre_C_Q)         0.269     9.964 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         2.835    12.798    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X139Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.558    20.942    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X139Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[56]/C
                         clock pessimism              1.351    22.293    
                         clock uncertainty           -0.197    22.095    
    SLICE_X139Y140       FDRE (Setup_fdre_C_R)       -0.367    21.728    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[56]
  -------------------------------------------------------------------
                         required time                         21.728    
                         arrival time                         -12.798    
  -------------------------------------------------------------------
                         slack                                  8.930    

Slack (MET) :             8.962ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.269ns (8.690%)  route 2.827ns (91.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.143ns = ( 20.943 - 12.800 ) 
    Source Clock Delay      (SCD):    9.695ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.608     9.695    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X119Y135       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y135       FDRE (Prop_fdre_C_Q)         0.269     9.964 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         2.827    12.790    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X138Y142       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.559    20.943    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X138Y142       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[18]/C
                         clock pessimism              1.351    22.294    
                         clock uncertainty           -0.197    22.096    
    SLICE_X138Y142       FDRE (Setup_fdre_C_R)       -0.344    21.752    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[18]
  -------------------------------------------------------------------
                         required time                         21.752    
                         arrival time                         -12.790    
  -------------------------------------------------------------------
                         slack                                  8.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.128ns (19.696%)  route 0.522ns (80.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.127ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.641     3.248    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X139Y117       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y117       FDRE (Prop_fdre_C_Q)         0.100     3.348 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[48]/Q
                         net (fo=1, routed)           0.522     3.869    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][48]
    SLICE_X139Y118       LUT3 (Prop_lut3_I0_O)        0.028     3.897 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[16]_i_1/O
                         net (fo=1, routed)           0.000     3.897    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[16]
    SLICE_X139Y118       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.858     4.127    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X139Y118       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[16]/C
                         clock pessimism             -0.589     3.538    
                         clock uncertainty            0.197     3.735    
    SLICE_X139Y118       FDRE (Hold_fdre_C_D)         0.061     3.796    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.796    
                         arrival time                           3.897    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.162ns (24.300%)  route 0.505ns (75.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.126ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.639     3.246    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X137Y119       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y119       FDRE (Prop_fdre_C_Q)         0.091     3.337 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[5]/Q
                         net (fo=1, routed)           0.505     3.841    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][5]
    SLICE_X139Y119       LUT3 (Prop_lut3_I1_O)        0.071     3.912 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[5]_i_1/O
                         net (fo=1, routed)           0.000     3.912    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[5]
    SLICE_X139Y119       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.857     4.126    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X139Y119       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[5]/C
                         clock pessimism             -0.589     3.537    
                         clock uncertainty            0.197     3.734    
    SLICE_X139Y119       FDRE (Hold_fdre_C_D)         0.075     3.809    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.809    
                         arrival time                           3.912    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.160ns (24.005%)  route 0.507ns (75.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.127ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.641     3.248    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X139Y117       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y117       FDRE (Prop_fdre_C_Q)         0.091     3.339 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[52]/Q
                         net (fo=1, routed)           0.507     3.845    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][52]
    SLICE_X139Y118       LUT3 (Prop_lut3_I0_O)        0.069     3.914 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[20]_i_1/O
                         net (fo=1, routed)           0.000     3.914    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[20]
    SLICE_X139Y118       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.858     4.127    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X139Y118       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[20]/C
                         clock pessimism             -0.589     3.538    
                         clock uncertainty            0.197     3.735    
    SLICE_X139Y118       FDRE (Hold_fdre_C_D)         0.075     3.810    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.810    
                         arrival time                           3.914    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.130ns (19.458%)  route 0.538ns (80.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.128ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.641     3.248    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X139Y117       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y117       FDRE (Prop_fdre_C_Q)         0.100     3.348 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[4]/Q
                         net (fo=1, routed)           0.538     3.886    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][4]
    SLICE_X141Y117       LUT3 (Prop_lut3_I1_O)        0.030     3.916 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[4]_i_1/O
                         net (fo=1, routed)           0.000     3.916    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[4]
    SLICE_X141Y117       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.859     4.128    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X141Y117       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[4]/C
                         clock pessimism             -0.589     3.539    
                         clock uncertainty            0.197     3.736    
    SLICE_X141Y117       FDRE (Hold_fdre_C_D)         0.075     3.811    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.811    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.128ns (19.622%)  route 0.524ns (80.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.125ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.639     3.246    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X137Y119       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y119       FDRE (Prop_fdre_C_Q)         0.100     3.346 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[45]/Q
                         net (fo=1, routed)           0.524     3.870    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][45]
    SLICE_X137Y120       LUT3 (Prop_lut3_I0_O)        0.028     3.898 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[13]_i_1/O
                         net (fo=1, routed)           0.000     3.898    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[13]
    SLICE_X137Y120       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.856     4.125    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X137Y120       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[13]/C
                         clock pessimism             -0.589     3.536    
                         clock uncertainty            0.197     3.733    
    SLICE_X137Y120       FDRE (Hold_fdre_C_D)         0.060     3.793    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.793    
                         arrival time                           3.898    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.148ns (22.135%)  route 0.521ns (77.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.127ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.640     3.247    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X136Y118       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y118       FDRE (Prop_fdre_C_Q)         0.118     3.365 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[19]/Q
                         net (fo=1, routed)           0.521     3.885    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][19]
    SLICE_X139Y118       LUT3 (Prop_lut3_I1_O)        0.030     3.915 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[19]_i_1/O
                         net (fo=1, routed)           0.000     3.915    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[19]
    SLICE_X139Y118       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.858     4.127    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X139Y118       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[19]/C
                         clock pessimism             -0.589     3.538    
                         clock uncertainty            0.197     3.735    
    SLICE_X139Y118       FDRE (Hold_fdre_C_D)         0.075     3.810    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.810    
                         arrival time                           3.915    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.181ns (27.002%)  route 0.489ns (72.998%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.127ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.640     3.247    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X138Y118       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y118       FDRE (Prop_fdre_C_Q)         0.107     3.354 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[53]/Q
                         net (fo=1, routed)           0.489     3.843    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][53]
    SLICE_X139Y118       LUT3 (Prop_lut3_I0_O)        0.074     3.917 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[21]_i_1/O
                         net (fo=1, routed)           0.000     3.917    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[21]
    SLICE_X139Y118       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.858     4.127    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X139Y118       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[21]/C
                         clock pessimism             -0.589     3.538    
                         clock uncertainty            0.197     3.735    
    SLICE_X139Y118       FDRE (Hold_fdre_C_D)         0.075     3.810    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.810    
                         arrival time                           3.917    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.149ns (22.293%)  route 0.519ns (77.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.125ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.640     3.247    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X136Y118       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y118       FDRE (Prop_fdre_C_Q)         0.118     3.365 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[22]/Q
                         net (fo=1, routed)           0.519     3.884    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][22]
    SLICE_X137Y120       LUT3 (Prop_lut3_I1_O)        0.031     3.915 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[22]_i_1/O
                         net (fo=1, routed)           0.000     3.915    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[22]
    SLICE_X137Y120       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.856     4.125    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X137Y120       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[22]/C
                         clock pessimism             -0.589     3.536    
                         clock uncertainty            0.197     3.733    
    SLICE_X137Y120       FDRE (Hold_fdre_C_D)         0.075     3.808    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.808    
                         arrival time                           3.915    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.174ns (25.952%)  route 0.496ns (74.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.127ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.640     3.247    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X136Y118       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y118       FDRE (Prop_fdre_C_Q)         0.107     3.354 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[35]/Q
                         net (fo=1, routed)           0.496     3.850    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][35]
    SLICE_X137Y118       LUT3 (Prop_lut3_I0_O)        0.067     3.917 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[3]_i_1/O
                         net (fo=1, routed)           0.000     3.917    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[3]
    SLICE_X137Y118       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.858     4.127    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X137Y118       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[3]/C
                         clock pessimism             -0.589     3.538    
                         clock uncertainty            0.197     3.735    
    SLICE_X137Y118       FDRE (Hold_fdre_C_D)         0.075     3.810    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.810    
                         arrival time                           3.917    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.162ns (24.074%)  route 0.511ns (75.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.124ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.635     3.242    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X131Y119       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y119       FDRE (Prop_fdre_C_Q)         0.091     3.333 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[55]/Q
                         net (fo=1, routed)           0.511     3.843    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][55]
    SLICE_X135Y120       LUT3 (Prop_lut3_I0_O)        0.071     3.914 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[23]_i_1/O
                         net (fo=1, routed)           0.000     3.914    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[23]
    SLICE_X135Y120       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.855     4.124    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X135Y120       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[23]/C
                         clock pessimism             -0.589     3.535    
                         clock uncertainty            0.197     3.732    
    SLICE_X135Y120       FDRE (Hold_fdre_C_D)         0.075     3.807    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.807    
                         arrival time                           3.914    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       22.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.278ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.374ns (13.042%)  route 2.494ns (86.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.873ns = ( 33.473 - 25.600 ) 
    Source Clock Delay      (SCD):    9.492ns
    Clock Pessimism Removal (CPR):    1.585ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.405     9.492    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X94Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y151        FDRE (Prop_fdre_C_Q)         0.308     9.800 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=165, routed)         1.741    11.540    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X88Y151        LUT2 (Prop_lut2_I1_O)        0.066    11.606 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.753    12.359    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X82Y150        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.289    33.473    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X82Y150        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              1.585    35.058    
                         clock uncertainty           -0.077    34.980    
    SLICE_X82Y150        FDPE (Recov_fdpe_C_PRE)     -0.343    34.637    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         34.637    
                         arrival time                         -12.359    
  -------------------------------------------------------------------
                         slack                                 22.278    

Slack (MET) :             22.314ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.374ns (13.042%)  route 2.494ns (86.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.873ns = ( 33.473 - 25.600 ) 
    Source Clock Delay      (SCD):    9.492ns
    Clock Pessimism Removal (CPR):    1.585ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.405     9.492    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X94Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y151        FDRE (Prop_fdre_C_Q)         0.308     9.800 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=165, routed)         1.741    11.540    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X88Y151        LUT2 (Prop_lut2_I1_O)        0.066    11.606 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.753    12.359    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X82Y150        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.289    33.473    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X82Y150        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              1.585    35.058    
                         clock uncertainty           -0.077    34.980    
    SLICE_X82Y150        FDPE (Recov_fdpe_C_PRE)     -0.307    34.673    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         34.673    
                         arrival time                         -12.359    
  -------------------------------------------------------------------
                         slack                                 22.314    

Slack (MET) :             22.644ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.374ns (14.871%)  route 2.141ns (85.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.875ns = ( 33.475 - 25.600 ) 
    Source Clock Delay      (SCD):    9.492ns
    Clock Pessimism Removal (CPR):    1.585ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.405     9.492    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X94Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y151        FDRE (Prop_fdre_C_Q)         0.308     9.800 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=165, routed)         1.741    11.540    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X88Y151        LUT2 (Prop_lut2_I1_O)        0.066    11.606 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.400    12.006    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X85Y152        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.291    33.475    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X85Y152        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              1.585    35.060    
                         clock uncertainty           -0.077    34.982    
    SLICE_X85Y152        FDPE (Recov_fdpe_C_PRE)     -0.332    34.650    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         34.650    
                         arrival time                         -12.006    
  -------------------------------------------------------------------
                         slack                                 22.644    

Slack (MET) :             22.644ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.374ns (14.871%)  route 2.141ns (85.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.875ns = ( 33.475 - 25.600 ) 
    Source Clock Delay      (SCD):    9.492ns
    Clock Pessimism Removal (CPR):    1.585ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.405     9.492    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X94Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y151        FDRE (Prop_fdre_C_Q)         0.308     9.800 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=165, routed)         1.741    11.540    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X88Y151        LUT2 (Prop_lut2_I1_O)        0.066    11.606 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.400    12.006    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X85Y152        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.291    33.475    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X85Y152        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              1.585    35.060    
                         clock uncertainty           -0.077    34.982    
    SLICE_X85Y152        FDPE (Recov_fdpe_C_PRE)     -0.332    34.650    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         34.650    
                         arrival time                         -12.006    
  -------------------------------------------------------------------
                         slack                                 22.644    

Slack (MET) :             22.841ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.269ns (10.510%)  route 2.290ns (89.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.267ns = ( 33.867 - 25.600 ) 
    Source Clock Delay      (SCD):    9.687ns
    Clock Pessimism Removal (CPR):    1.515ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.600     9.687    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/phy_clk
    SLICE_X117Y119       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y119       FDPE (Prop_fdpe_C_Q)         0.269     9.956 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/Q
                         net (fo=392, routed)         2.290    12.246    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/buf_phy_rst_q_reg
    SLICE_X96Y95         FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.683    33.867    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/log_clk
    SLICE_X96Y95         FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              1.515    35.382    
                         clock uncertainty           -0.077    35.304    
    SLICE_X96Y95         FDPE (Recov_fdpe_C_PRE)     -0.217    35.087    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         35.087    
                         arrival time                         -12.246    
  -------------------------------------------------------------------
                         slack                                 22.841    

Slack (MET) :             22.841ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.269ns (10.510%)  route 2.290ns (89.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.267ns = ( 33.867 - 25.600 ) 
    Source Clock Delay      (SCD):    9.687ns
    Clock Pessimism Removal (CPR):    1.515ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.600     9.687    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/phy_clk
    SLICE_X117Y119       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y119       FDPE (Prop_fdpe_C_Q)         0.269     9.956 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/Q
                         net (fo=392, routed)         2.290    12.246    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/buf_phy_rst_q_reg
    SLICE_X96Y95         FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.683    33.867    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/log_clk
    SLICE_X96Y95         FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              1.515    35.382    
                         clock uncertainty           -0.077    35.304    
    SLICE_X96Y95         FDPE (Recov_fdpe_C_PRE)     -0.217    35.087    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         35.087    
                         arrival time                         -12.246    
  -------------------------------------------------------------------
                         slack                                 22.841    

Slack (MET) :             23.018ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.269ns (11.907%)  route 1.990ns (88.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.072ns = ( 33.672 - 25.600 ) 
    Source Clock Delay      (SCD):    9.687ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.600     9.687    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/phy_clk
    SLICE_X117Y119       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y119       FDPE (Prop_fdpe_C_Q)         0.269     9.956 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/Q
                         net (fo=392, routed)         1.990    11.946    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/buf_phy_rst_q_reg
    SLICE_X95Y105        FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.488    33.672    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/log_clk
    SLICE_X95Y105        FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              1.587    35.259    
                         clock uncertainty           -0.077    35.181    
    SLICE_X95Y105        FDPE (Recov_fdpe_C_PRE)     -0.217    34.964    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         34.964    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                 23.018    

Slack (MET) :             23.018ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.269ns (11.907%)  route 1.990ns (88.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.072ns = ( 33.672 - 25.600 ) 
    Source Clock Delay      (SCD):    9.687ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.600     9.687    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/phy_clk
    SLICE_X117Y119       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y119       FDPE (Prop_fdpe_C_Q)         0.269     9.956 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/Q
                         net (fo=392, routed)         1.990    11.946    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/buf_phy_rst_q_reg
    SLICE_X95Y105        FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.488    33.672    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/log_clk
    SLICE_X95Y105        FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              1.587    35.259    
                         clock uncertainty           -0.077    35.181    
    SLICE_X95Y105        FDPE (Recov_fdpe_C_PRE)     -0.217    34.964    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         34.964    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                 23.018    

Slack (MET) :             23.062ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.269ns (11.501%)  route 2.070ns (88.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.267ns = ( 33.867 - 25.600 ) 
    Source Clock Delay      (SCD):    9.687ns
    Clock Pessimism Removal (CPR):    1.515ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.600     9.687    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/phy_clk
    SLICE_X117Y119       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y119       FDPE (Prop_fdpe_C_Q)         0.269     9.956 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/Q
                         net (fo=392, routed)         2.070    12.025    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/buf_phy_rst_q_reg
    SLICE_X95Y97         FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.683    33.867    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/phy_clk
    SLICE_X95Y97         FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              1.515    35.382    
                         clock uncertainty           -0.077    35.304    
    SLICE_X95Y97         FDPE (Recov_fdpe_C_PRE)     -0.217    35.087    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         35.087    
                         arrival time                         -12.025    
  -------------------------------------------------------------------
                         slack                                 23.062    

Slack (MET) :             23.062ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.269ns (11.501%)  route 2.070ns (88.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.267ns = ( 33.867 - 25.600 ) 
    Source Clock Delay      (SCD):    9.687ns
    Clock Pessimism Removal (CPR):    1.515ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.600     9.687    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/phy_clk
    SLICE_X117Y119       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y119       FDPE (Prop_fdpe_C_Q)         0.269     9.956 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/Q
                         net (fo=392, routed)         2.070    12.025    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/buf_phy_rst_q_reg
    SLICE_X95Y97         FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.683    33.867    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/phy_clk
    SLICE_X95Y97         FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              1.515    35.382    
                         clock uncertainty           -0.077    35.304    
    SLICE_X95Y97         FDPE (Recov_fdpe_C_PRE)     -0.217    35.087    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         35.087    
                         arrival time                         -12.025    
  -------------------------------------------------------------------
                         slack                                 23.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.049%)  route 0.147ns (57.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.086ns
    Source Clock Delay      (SCD):    3.153ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.546     3.153    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X82Y150        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y150        FDPE (Prop_fdpe_C_Q)         0.107     3.260 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.147     3.407    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X82Y149        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.817     4.086    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X82Y149        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.670     3.416    
    SLICE_X82Y149        FDPE (Remov_fdpe_C_PRE)     -0.088     3.328    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.328    
                         arrival time                           3.407    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.118ns (26.344%)  route 0.330ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.090ns
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.552     3.159    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X94Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y151        FDRE (Prop_fdre_C_Q)         0.118     3.277 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=165, routed)         0.330     3.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X90Y149        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.821     4.090    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X90Y149        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism             -0.670     3.420    
    SLICE_X90Y149        FDCE (Remov_fdce_C_CLR)     -0.050     3.370    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.370    
                         arrival time                           3.606    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.118ns (26.344%)  route 0.330ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.090ns
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.552     3.159    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X94Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y151        FDRE (Prop_fdre_C_Q)         0.118     3.277 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=165, routed)         0.330     3.606    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X90Y149        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.821     4.090    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X90Y149        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/C
                         clock pessimism             -0.670     3.420    
    SLICE_X90Y149        FDCE (Remov_fdce_C_CLR)     -0.050     3.370    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.370    
                         arrival time                           3.606    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.100ns (44.688%)  route 0.124ns (55.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.161ns
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.870ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.655     3.262    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/log_clk
    SLICE_X93Y96         FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y96         FDPE (Prop_fdpe_C_Q)         0.100     3.362 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.124     3.485    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X90Y96         FDCE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.892     4.161    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/log_clk
    SLICE_X90Y96         FDCE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.870     3.291    
    SLICE_X90Y96         FDCE (Remov_fdce_C_CLR)     -0.050     3.241    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.485    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.100ns (44.688%)  route 0.124ns (55.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.161ns
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.870ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.655     3.262    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/log_clk
    SLICE_X93Y96         FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y96         FDPE (Prop_fdpe_C_Q)         0.100     3.362 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.124     3.485    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X90Y96         FDCE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.892     4.161    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/log_clk
    SLICE_X90Y96         FDCE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.870     3.291    
    SLICE_X90Y96         FDCE (Remov_fdce_C_CLR)     -0.050     3.241    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.485    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.239%)  route 0.108ns (47.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.016ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.548     3.155    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X86Y152        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y152        FDPE (Prop_fdpe_C_Q)         0.118     3.273 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.108     3.380    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X86Y151        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.747     4.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X86Y151        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.847     3.169    
    SLICE_X86Y151        FDCE (Remov_fdce_C_CLR)     -0.050     3.119    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.119    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.239%)  route 0.108ns (47.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.016ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.548     3.155    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X86Y152        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y152        FDPE (Prop_fdpe_C_Q)         0.118     3.273 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.108     3.380    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X86Y151        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.747     4.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X86Y151        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.847     3.169    
    SLICE_X86Y151        FDCE (Remov_fdce_C_CLR)     -0.050     3.119    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.119    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 srio_rx/fifo_rx_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/fifo_rx_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.107ns (52.594%)  route 0.096ns (47.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.163ns
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.887ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.655     3.262    srio_rx/fifo_rx_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X94Y93         FDPE                                         r  srio_rx/fifo_rx_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y93         FDPE (Prop_fdpe_C_Q)         0.107     3.369 f  srio_rx/fifo_rx_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.096     3.465    srio_rx/fifo_rx_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X94Y94         FDPE                                         f  srio_rx/fifo_rx_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.894     4.163    srio_rx/fifo_rx_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X94Y94         FDPE                                         r  srio_rx/fifo_rx_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.887     3.276    
    SLICE_X94Y94         FDPE (Remov_fdpe_C_PRE)     -0.088     3.188    srio_rx/fifo_rx_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.188    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/CCA_sync_re_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/arsync_cfg_req_reg/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.118ns (48.309%)  route 0.126ns (51.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.089ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.601     3.208    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/phy_clk
    SLICE_X114Y127       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/CCA_sync_re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y127       FDRE (Prop_fdre_C_Q)         0.118     3.326 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/CCA_sync_re_reg/Q
                         net (fo=39, routed)          0.126     3.452    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/CCA_sync_re
    SLICE_X114Y128       FDCE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/arsync_cfg_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.820     4.089    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/log_clk
    SLICE_X114Y128       FDCE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/arsync_cfg_req_reg/C
                         clock pessimism             -0.868     3.221    
    SLICE_X114Y128       FDCE (Remov_fdce_C_CLR)     -0.050     3.171    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/arsync_cfg_req_reg
  -------------------------------------------------------------------
                         required time                         -3.171    
                         arrival time                           3.452    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.129%)  route 0.162ns (61.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.161ns
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.870ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.655     3.262    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/log_clk
    SLICE_X93Y96         FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y96         FDPE (Prop_fdpe_C_Q)         0.100     3.362 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.162     3.524    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X90Y94         FDCE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.892     4.161    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/log_clk
    SLICE_X90Y94         FDCE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.870     3.291    
    SLICE_X90Y94         FDCE (Remov_fdce_C_CLR)     -0.050     3.241    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout2
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       10.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.572ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        1.404ns  (logic 0.308ns (21.938%)  route 1.096ns (78.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.947ns = ( 33.547 - 25.600 ) 
    Source Clock Delay      (SCD):    9.697ns = ( 22.497 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.610    22.497    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X118Y138       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y138       FDPE (Prop_fdpe_C_Q)         0.308    22.805 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           1.096    23.901    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X134Y151       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.363    33.547    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X134Y151       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/C
                         clock pessimism              1.351    34.898    
                         clock uncertainty           -0.197    34.700    
    SLICE_X134Y151       FDPE (Recov_fdpe_C_PRE)     -0.228    34.472    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]
  -------------------------------------------------------------------
                         required time                         34.472    
                         arrival time                         -23.901    
  -------------------------------------------------------------------
                         slack                                 10.572    

Slack (MET) :             10.572ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        1.404ns  (logic 0.308ns (21.938%)  route 1.096ns (78.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.947ns = ( 33.547 - 25.600 ) 
    Source Clock Delay      (SCD):    9.697ns = ( 22.497 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.610    22.497    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X118Y138       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y138       FDPE (Prop_fdpe_C_Q)         0.308    22.805 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           1.096    23.901    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X134Y151       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.363    33.547    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X134Y151       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/C
                         clock pessimism              1.351    34.898    
                         clock uncertainty           -0.197    34.700    
    SLICE_X134Y151       FDPE (Recov_fdpe_C_PRE)     -0.228    34.472    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]
  -------------------------------------------------------------------
                         required time                         34.472    
                         arrival time                         -23.901    
  -------------------------------------------------------------------
                         slack                                 10.572    

Slack (MET) :             10.572ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        1.404ns  (logic 0.308ns (21.938%)  route 1.096ns (78.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.947ns = ( 33.547 - 25.600 ) 
    Source Clock Delay      (SCD):    9.697ns = ( 22.497 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.610    22.497    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X118Y138       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y138       FDPE (Prop_fdpe_C_Q)         0.308    22.805 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           1.096    23.901    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X134Y151       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.363    33.547    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X134Y151       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/C
                         clock pessimism              1.351    34.898    
                         clock uncertainty           -0.197    34.700    
    SLICE_X134Y151       FDPE (Recov_fdpe_C_PRE)     -0.228    34.472    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]
  -------------------------------------------------------------------
                         required time                         34.472    
                         arrival time                         -23.901    
  -------------------------------------------------------------------
                         slack                                 10.572    

Slack (MET) :             10.572ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        1.404ns  (logic 0.308ns (21.938%)  route 1.096ns (78.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.947ns = ( 33.547 - 25.600 ) 
    Source Clock Delay      (SCD):    9.697ns = ( 22.497 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.610    22.497    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X118Y138       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y138       FDPE (Prop_fdpe_C_Q)         0.308    22.805 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           1.096    23.901    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X134Y151       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.363    33.547    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X134Y151       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/C
                         clock pessimism              1.351    34.898    
                         clock uncertainty           -0.197    34.700    
    SLICE_X134Y151       FDPE (Recov_fdpe_C_PRE)     -0.228    34.472    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]
  -------------------------------------------------------------------
                         required time                         34.472    
                         arrival time                         -23.901    
  -------------------------------------------------------------------
                         slack                                 10.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.118ns (18.016%)  route 0.537ns (81.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.063ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.611     3.218    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X118Y138       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y138       FDPE (Prop_fdpe_C_Q)         0.118     3.336 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           0.537     3.873    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X134Y151       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.794     4.063    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X134Y151       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/C
                         clock pessimism             -0.589     3.474    
                         clock uncertainty            0.197     3.671    
    SLICE_X134Y151       FDPE (Remov_fdpe_C_PRE)     -0.052     3.619    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.619    
                         arrival time                           3.873    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.118ns (18.016%)  route 0.537ns (81.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.063ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.611     3.218    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X118Y138       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y138       FDPE (Prop_fdpe_C_Q)         0.118     3.336 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           0.537     3.873    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X134Y151       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.794     4.063    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X134Y151       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/C
                         clock pessimism             -0.589     3.474    
                         clock uncertainty            0.197     3.671    
    SLICE_X134Y151       FDPE (Remov_fdpe_C_PRE)     -0.052     3.619    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.619    
                         arrival time                           3.873    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.118ns (18.016%)  route 0.537ns (81.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.063ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.611     3.218    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X118Y138       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y138       FDPE (Prop_fdpe_C_Q)         0.118     3.336 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           0.537     3.873    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X134Y151       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.794     4.063    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X134Y151       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/C
                         clock pessimism             -0.589     3.474    
                         clock uncertainty            0.197     3.671    
    SLICE_X134Y151       FDPE (Remov_fdpe_C_PRE)     -0.052     3.619    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.619    
                         arrival time                           3.873    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.118ns (18.016%)  route 0.537ns (81.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.063ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.611     3.218    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X118Y138       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y138       FDPE (Prop_fdpe_C_Q)         0.118     3.336 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           0.537     3.873    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X134Y151       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.794     4.063    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X134Y151       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/C
                         clock pessimism             -0.589     3.474    
                         clock uncertainty            0.197     3.671    
    SLICE_X134Y151       FDPE (Remov_fdpe_C_PRE)     -0.052     3.619    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.619    
                         arrival time                           3.873    
  -------------------------------------------------------------------
                         slack                                  0.254    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        9.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.916ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/PRE
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.399ns (18.630%)  route 1.743ns (81.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.082ns = ( 20.882 - 12.800 ) 
    Source Clock Delay      (SCD):    9.750ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.663     9.750    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/phy_clk
    SLICE_X127Y139       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y139       FDRE (Prop_fdre_C_Q)         0.246     9.996 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/Q
                         net (fo=2, routed)           0.730    10.725    srio_ip/inst/srio_rst_inst/phy_rcvd_link_reset
    SLICE_X116Y139       LUT5 (Prop_lut5_I4_O)        0.153    10.878 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          1.013    11.891    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X118Y138       FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.498    20.882    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X118Y138       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                         clock pessimism              1.351    22.233    
                         clock uncertainty           -0.197    22.035    
    SLICE_X118Y138       FDPE (Recov_fdpe_C_PRE)     -0.228    21.807    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]
  -------------------------------------------------------------------
                         required time                         21.807    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                  9.916    

Slack (MET) :             9.952ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/PRE
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.399ns (18.630%)  route 1.743ns (81.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.082ns = ( 20.882 - 12.800 ) 
    Source Clock Delay      (SCD):    9.750ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.663     9.750    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/phy_clk
    SLICE_X127Y139       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y139       FDRE (Prop_fdre_C_Q)         0.246     9.996 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/Q
                         net (fo=2, routed)           0.730    10.725    srio_ip/inst/srio_rst_inst/phy_rcvd_link_reset
    SLICE_X116Y139       LUT5 (Prop_lut5_I4_O)        0.153    10.878 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          1.013    11.891    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X118Y138       FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.498    20.882    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X118Y138       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/C
                         clock pessimism              1.351    22.233    
                         clock uncertainty           -0.197    22.035    
    SLICE_X118Y138       FDPE (Recov_fdpe_C_PRE)     -0.192    21.843    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]
  -------------------------------------------------------------------
                         required time                         21.843    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                  9.952    

Slack (MET) :             9.952ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/PRE
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.399ns (18.630%)  route 1.743ns (81.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.082ns = ( 20.882 - 12.800 ) 
    Source Clock Delay      (SCD):    9.750ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.663     9.750    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/phy_clk
    SLICE_X127Y139       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y139       FDRE (Prop_fdre_C_Q)         0.246     9.996 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/Q
                         net (fo=2, routed)           0.730    10.725    srio_ip/inst/srio_rst_inst/phy_rcvd_link_reset
    SLICE_X116Y139       LUT5 (Prop_lut5_I4_O)        0.153    10.878 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          1.013    11.891    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X118Y138       FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.498    20.882    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X118Y138       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/C
                         clock pessimism              1.351    22.233    
                         clock uncertainty           -0.197    22.035    
    SLICE_X118Y138       FDPE (Recov_fdpe_C_PRE)     -0.192    21.843    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]
  -------------------------------------------------------------------
                         required time                         21.843    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                  9.952    

Slack (MET) :             10.196ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/PRE
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.439ns (22.807%)  route 1.486ns (77.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.081ns = ( 20.881 - 12.800 ) 
    Source Clock Delay      (SCD):    9.697ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.610     9.697    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X116Y139       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y139       FDRE (Prop_fdre_C_Q)         0.282     9.979 r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/Q
                         net (fo=6, routed)           0.761    10.739    srio_ip/inst/srio_rst_inst/reset_state[3]
    SLICE_X116Y139       LUT4 (Prop_lut4_I3_O)        0.157    10.896 f  srio_ip/inst/srio_rst_inst/controlled_force_reinit/O
                         net (fo=2, routed)           0.725    11.621    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/force_reinit
    SLICE_X117Y137       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.497    20.881    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X117Y137       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/C
                         clock pessimism              1.351    22.232    
                         clock uncertainty           -0.197    22.034    
    SLICE_X117Y137       FDPE (Recov_fdpe_C_PRE)     -0.217    21.817    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         21.817    
                         arrival time                         -11.621    
  -------------------------------------------------------------------
                         slack                                 10.196    

Slack (MET) :             10.196ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/PRE
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.439ns (22.807%)  route 1.486ns (77.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.081ns = ( 20.881 - 12.800 ) 
    Source Clock Delay      (SCD):    9.697ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       1.610     9.697    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X116Y139       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y139       FDRE (Prop_fdre_C_Q)         0.282     9.979 r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/Q
                         net (fo=6, routed)           0.761    10.739    srio_ip/inst/srio_rst_inst/reset_state[3]
    SLICE_X116Y139       LUT4 (Prop_lut4_I3_O)        0.157    10.896 f  srio_ip/inst/srio_rst_inst/controlled_force_reinit/O
                         net (fo=2, routed)           0.725    11.621    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/force_reinit
    SLICE_X117Y137       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.497    20.881    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X117Y137       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/C
                         clock pessimism              1.351    22.232    
                         clock uncertainty           -0.197    22.034    
    SLICE_X117Y137       FDPE (Recov_fdpe_C_PRE)     -0.217    21.817    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         21.817    
                         arrival time                         -11.621    
  -------------------------------------------------------------------
                         slack                                 10.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.146ns (21.075%)  route 0.547ns (78.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.097ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.611     3.218    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X116Y139       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y139       FDRE (Prop_fdre_C_Q)         0.118     3.336 r  srio_ip/inst/srio_rst_inst/reset_state_reg[0]/Q
                         net (fo=6, routed)           0.258     3.593    srio_ip/inst/srio_rst_inst/reset_state[0]
    SLICE_X116Y139       LUT4 (Prop_lut4_I0_O)        0.028     3.621 f  srio_ip/inst/srio_rst_inst/controlled_force_reinit/O
                         net (fo=2, routed)           0.289     3.910    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/force_reinit
    SLICE_X117Y137       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.828     4.097    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X117Y137       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/C
                         clock pessimism             -0.589     3.508    
                         clock uncertainty            0.197     3.705    
    SLICE_X117Y137       FDPE (Remov_fdpe_C_PRE)     -0.072     3.633    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.633    
                         arrival time                           3.910    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.146ns (21.075%)  route 0.547ns (78.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.097ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.611     3.218    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X116Y139       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y139       FDRE (Prop_fdre_C_Q)         0.118     3.336 r  srio_ip/inst/srio_rst_inst/reset_state_reg[0]/Q
                         net (fo=6, routed)           0.258     3.593    srio_ip/inst/srio_rst_inst/reset_state[0]
    SLICE_X116Y139       LUT4 (Prop_lut4_I0_O)        0.028     3.621 f  srio_ip/inst/srio_rst_inst/controlled_force_reinit/O
                         net (fo=2, routed)           0.289     3.910    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/force_reinit
    SLICE_X117Y137       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.828     4.097    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X117Y137       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/C
                         clock pessimism             -0.589     3.508    
                         clock uncertainty            0.197     3.705    
    SLICE_X117Y137       FDPE (Remov_fdpe_C_PRE)     -0.072     3.633    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.633    
                         arrival time                           3.910    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.146ns (20.109%)  route 0.580ns (79.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.100ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.611     3.218    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X116Y139       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y139       FDRE (Prop_fdre_C_Q)         0.118     3.336 r  srio_ip/inst/srio_rst_inst/reset_state_reg[0]/Q
                         net (fo=6, routed)           0.146     3.481    srio_ip/inst/srio_rst_inst/reset_state[0]
    SLICE_X116Y139       LUT5 (Prop_lut5_I3_O)        0.028     3.509 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.434     3.944    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X118Y138       FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.831     4.100    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X118Y138       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/C
                         clock pessimism             -0.589     3.511    
                         clock uncertainty            0.197     3.708    
    SLICE_X118Y138       FDPE (Remov_fdpe_C_PRE)     -0.052     3.656    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.656    
                         arrival time                           3.944    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.146ns (20.109%)  route 0.580ns (79.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.100ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.611     3.218    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X116Y139       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y139       FDRE (Prop_fdre_C_Q)         0.118     3.336 r  srio_ip/inst/srio_rst_inst/reset_state_reg[0]/Q
                         net (fo=6, routed)           0.146     3.481    srio_ip/inst/srio_rst_inst/reset_state[0]
    SLICE_X116Y139       LUT5 (Prop_lut5_I3_O)        0.028     3.509 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.434     3.944    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X118Y138       FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.831     4.100    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X118Y138       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/C
                         clock pessimism             -0.589     3.511    
                         clock uncertainty            0.197     3.708    
    SLICE_X118Y138       FDPE (Remov_fdpe_C_PRE)     -0.052     3.656    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.656    
                         arrival time                           3.944    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.146ns (20.109%)  route 0.580ns (79.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.100ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10788, routed)       0.611     3.218    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X116Y139       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y139       FDRE (Prop_fdre_C_Q)         0.118     3.336 r  srio_ip/inst/srio_rst_inst/reset_state_reg[0]/Q
                         net (fo=6, routed)           0.146     3.481    srio_ip/inst/srio_rst_inst/reset_state[0]
    SLICE_X116Y139       LUT5 (Prop_lut5_I3_O)        0.028     3.509 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.434     3.944    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X118Y138       FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.831     4.100    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X118Y138       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                         clock pessimism             -0.589     3.511    
                         clock uncertainty            0.197     3.708    
    SLICE_X118Y138       FDPE (Remov_fdpe_C_PRE)     -0.052     3.656    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.656    
                         arrival time                           3.944    
  -------------------------------------------------------------------
                         slack                                  0.288    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.549ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.741ns (14.342%)  route 4.426ns (85.658%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 37.468 - 33.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.399     4.904    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y162        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y162        FDRE (Prop_fdre_C_Q)         0.282     5.186 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.445     6.632    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X92Y157        LUT5 (Prop_lut5_I1_O)        0.157     6.789 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.320     7.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X92Y156        LUT4 (Prop_lut4_I1_O)        0.053     7.161 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.657     7.818    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X92Y154        LUT4 (Prop_lut4_I3_O)        0.067     7.885 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.032     8.917    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X88Y151        LUT2 (Prop_lut2_I0_O)        0.182     9.099 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.972    10.071    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X82Y147        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.483    37.468    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X82Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism              0.530    37.998    
                         clock uncertainty           -0.035    37.963    
    SLICE_X82Y147        FDCE (Recov_fdce_C_CLR)     -0.343    37.620    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         37.620    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                 27.549    

Slack (MET) :             27.549ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.741ns (14.342%)  route 4.426ns (85.658%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 37.468 - 33.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.399     4.904    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y162        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y162        FDRE (Prop_fdre_C_Q)         0.282     5.186 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.445     6.632    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X92Y157        LUT5 (Prop_lut5_I1_O)        0.157     6.789 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.320     7.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X92Y156        LUT4 (Prop_lut4_I1_O)        0.053     7.161 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.657     7.818    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X92Y154        LUT4 (Prop_lut4_I3_O)        0.067     7.885 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.032     8.917    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X88Y151        LUT2 (Prop_lut2_I0_O)        0.182     9.099 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.972    10.071    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X82Y147        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.483    37.468    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X82Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
                         clock pessimism              0.530    37.998    
                         clock uncertainty           -0.035    37.963    
    SLICE_X82Y147        FDCE (Recov_fdce_C_CLR)     -0.343    37.620    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         37.620    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                 27.549    

Slack (MET) :             27.549ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.741ns (14.342%)  route 4.426ns (85.658%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 37.468 - 33.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.399     4.904    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y162        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y162        FDRE (Prop_fdre_C_Q)         0.282     5.186 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.445     6.632    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X92Y157        LUT5 (Prop_lut5_I1_O)        0.157     6.789 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.320     7.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X92Y156        LUT4 (Prop_lut4_I1_O)        0.053     7.161 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.657     7.818    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X92Y154        LUT4 (Prop_lut4_I3_O)        0.067     7.885 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.032     8.917    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X88Y151        LUT2 (Prop_lut2_I0_O)        0.182     9.099 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.972    10.071    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X82Y147        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.483    37.468    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X82Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/C
                         clock pessimism              0.530    37.998    
                         clock uncertainty           -0.035    37.963    
    SLICE_X82Y147        FDCE (Recov_fdce_C_CLR)     -0.343    37.620    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         37.620    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                 27.549    

Slack (MET) :             27.549ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.741ns (14.342%)  route 4.426ns (85.658%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 37.468 - 33.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.399     4.904    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y162        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y162        FDRE (Prop_fdre_C_Q)         0.282     5.186 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.445     6.632    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X92Y157        LUT5 (Prop_lut5_I1_O)        0.157     6.789 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.320     7.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X92Y156        LUT4 (Prop_lut4_I1_O)        0.053     7.161 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.657     7.818    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X92Y154        LUT4 (Prop_lut4_I3_O)        0.067     7.885 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.032     8.917    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X88Y151        LUT2 (Prop_lut2_I0_O)        0.182     9.099 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.972    10.071    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X82Y147        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.483    37.468    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X82Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
                         clock pessimism              0.530    37.998    
                         clock uncertainty           -0.035    37.963    
    SLICE_X82Y147        FDCE (Recov_fdce_C_CLR)     -0.343    37.620    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         37.620    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                 27.549    

Slack (MET) :             27.585ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.741ns (14.342%)  route 4.426ns (85.658%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 37.468 - 33.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.399     4.904    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y162        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y162        FDRE (Prop_fdre_C_Q)         0.282     5.186 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.445     6.632    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X92Y157        LUT5 (Prop_lut5_I1_O)        0.157     6.789 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.320     7.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X92Y156        LUT4 (Prop_lut4_I1_O)        0.053     7.161 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.657     7.818    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X92Y154        LUT4 (Prop_lut4_I3_O)        0.067     7.885 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.032     8.917    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X88Y151        LUT2 (Prop_lut2_I0_O)        0.182     9.099 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.972    10.071    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X82Y147        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.483    37.468    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X82Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism              0.530    37.998    
                         clock uncertainty           -0.035    37.963    
    SLICE_X82Y147        FDCE (Recov_fdce_C_CLR)     -0.307    37.656    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         37.656    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                 27.585    

Slack (MET) :             27.585ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.741ns (14.342%)  route 4.426ns (85.658%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 37.468 - 33.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.399     4.904    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y162        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y162        FDRE (Prop_fdre_C_Q)         0.282     5.186 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.445     6.632    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X92Y157        LUT5 (Prop_lut5_I1_O)        0.157     6.789 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.320     7.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X92Y156        LUT4 (Prop_lut4_I1_O)        0.053     7.161 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.657     7.818    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X92Y154        LUT4 (Prop_lut4_I3_O)        0.067     7.885 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.032     8.917    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X88Y151        LUT2 (Prop_lut2_I0_O)        0.182     9.099 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.972    10.071    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X82Y147        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.483    37.468    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X82Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/C
                         clock pessimism              0.530    37.998    
                         clock uncertainty           -0.035    37.963    
    SLICE_X82Y147        FDCE (Recov_fdce_C_CLR)     -0.307    37.656    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         37.656    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                 27.585    

Slack (MET) :             27.585ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.741ns (14.342%)  route 4.426ns (85.658%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 37.468 - 33.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.399     4.904    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y162        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y162        FDRE (Prop_fdre_C_Q)         0.282     5.186 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.445     6.632    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X92Y157        LUT5 (Prop_lut5_I1_O)        0.157     6.789 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.320     7.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X92Y156        LUT4 (Prop_lut4_I1_O)        0.053     7.161 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.657     7.818    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X92Y154        LUT4 (Prop_lut4_I3_O)        0.067     7.885 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.032     8.917    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X88Y151        LUT2 (Prop_lut2_I0_O)        0.182     9.099 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.972    10.071    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X82Y147        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.483    37.468    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X82Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism              0.530    37.998    
                         clock uncertainty           -0.035    37.963    
    SLICE_X82Y147        FDCE (Recov_fdce_C_CLR)     -0.307    37.656    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         37.656    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                 27.585    

Slack (MET) :             27.585ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.741ns (14.342%)  route 4.426ns (85.658%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 37.468 - 33.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.399     4.904    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y162        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y162        FDRE (Prop_fdre_C_Q)         0.282     5.186 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.445     6.632    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X92Y157        LUT5 (Prop_lut5_I1_O)        0.157     6.789 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.320     7.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X92Y156        LUT4 (Prop_lut4_I1_O)        0.053     7.161 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.657     7.818    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X92Y154        LUT4 (Prop_lut4_I3_O)        0.067     7.885 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.032     8.917    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X88Y151        LUT2 (Prop_lut2_I0_O)        0.182     9.099 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.972    10.071    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X82Y147        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.483    37.468    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X82Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C
                         clock pessimism              0.530    37.998    
                         clock uncertainty           -0.035    37.963    
    SLICE_X82Y147        FDCE (Recov_fdce_C_CLR)     -0.307    37.656    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         37.656    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                 27.585    

Slack (MET) :             27.603ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 0.741ns (14.565%)  route 4.346ns (85.435%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 37.470 - 33.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.399     4.904    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y162        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y162        FDRE (Prop_fdre_C_Q)         0.282     5.186 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.445     6.632    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X92Y157        LUT5 (Prop_lut5_I1_O)        0.157     6.789 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.320     7.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X92Y156        LUT4 (Prop_lut4_I1_O)        0.053     7.161 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.657     7.818    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X92Y154        LUT4 (Prop_lut4_I3_O)        0.067     7.885 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.032     8.917    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X88Y151        LUT2 (Prop_lut2_I0_O)        0.182     9.099 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.893     9.992    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X84Y149        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.485    37.470    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X84Y149        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism              0.530    38.000    
                         clock uncertainty           -0.035    37.965    
    SLICE_X84Y149        FDCE (Recov_fdce_C_CLR)     -0.370    37.595    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         37.595    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                 27.603    

Slack (MET) :             27.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 0.741ns (14.572%)  route 4.344ns (85.428%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 37.470 - 33.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.399     4.904    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y162        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y162        FDRE (Prop_fdre_C_Q)         0.282     5.186 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=45, routed)          1.445     6.632    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X92Y157        LUT5 (Prop_lut5_I1_O)        0.157     6.789 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.320     7.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X92Y156        LUT4 (Prop_lut4_I1_O)        0.053     7.161 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.657     7.818    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X92Y154        LUT4 (Prop_lut4_I3_O)        0.067     7.885 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.032     8.917    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X88Y151        LUT2 (Prop_lut2_I0_O)        0.182     9.099 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.891     9.989    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X85Y149        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.485    37.470    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X85Y149        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism              0.530    38.000    
                         clock uncertainty           -0.035    37.965    
    SLICE_X85Y149        FDCE (Recov_fdce_C_CLR)     -0.370    37.595    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         37.595    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                 27.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.091ns (36.578%)  route 0.158ns (63.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.546     2.152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y150        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y150        FDPE (Prop_fdpe_C_Q)         0.091     2.243 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.158     2.401    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X80Y148        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.817     2.695    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y148        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.280     2.415    
    SLICE_X80Y148        FDPE (Remov_fdpe_C_PRE)     -0.110     2.305    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.100ns (36.580%)  route 0.173ns (63.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.597     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y146        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y146        FDPE (Prop_fdpe_C_Q)         0.100     2.303 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.173     2.477    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X79Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.812     2.690    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X79Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.300     2.390    
    SLICE_X79Y145        FDCE (Remov_fdce_C_CLR)     -0.069     2.321    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.100ns (36.580%)  route 0.173ns (63.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.597     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y146        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y146        FDPE (Prop_fdpe_C_Q)         0.100     2.303 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.173     2.477    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X79Y145        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.812     2.690    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X79Y145        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.300     2.390    
    SLICE_X79Y145        FDPE (Remov_fdpe_C_PRE)     -0.072     2.318    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.100ns (44.874%)  route 0.123ns (55.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.597     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y146        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y146        FDPE (Prop_fdpe_C_Q)         0.100     2.303 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.123     2.426    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X80Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.816     2.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X80Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.477     2.217    
    SLICE_X80Y145        FDCE (Remov_fdce_C_CLR)     -0.069     2.148    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.100ns (44.874%)  route 0.123ns (55.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.597     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y146        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y146        FDPE (Prop_fdpe_C_Q)         0.100     2.303 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.123     2.426    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X80Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.816     2.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X80Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.477     2.217    
    SLICE_X80Y145        FDCE (Remov_fdce_C_CLR)     -0.069     2.148    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.100ns (44.874%)  route 0.123ns (55.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.597     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y146        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y146        FDPE (Prop_fdpe_C_Q)         0.100     2.303 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.123     2.426    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X80Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.816     2.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X80Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.477     2.217    
    SLICE_X80Y145        FDCE (Remov_fdce_C_CLR)     -0.069     2.148    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.100ns (44.874%)  route 0.123ns (55.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.597     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y146        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y146        FDPE (Prop_fdpe_C_Q)         0.100     2.303 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.123     2.426    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X80Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.816     2.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X80Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.477     2.217    
    SLICE_X80Y145        FDCE (Remov_fdce_C_CLR)     -0.069     2.148    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.100ns (44.874%)  route 0.123ns (55.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.597     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y146        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y146        FDPE (Prop_fdpe_C_Q)         0.100     2.303 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.123     2.426    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X80Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.816     2.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X80Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.477     2.217    
    SLICE_X80Y145        FDCE (Remov_fdce_C_CLR)     -0.069     2.148    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.100ns (44.874%)  route 0.123ns (55.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.597     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y146        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y146        FDPE (Prop_fdpe_C_Q)         0.100     2.303 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.123     2.426    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X80Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.816     2.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X80Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.477     2.217    
    SLICE_X80Y145        FDCE (Remov_fdce_C_CLR)     -0.069     2.148    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.756%)  route 0.152ns (60.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.545     2.151    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y153        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y153        FDPE (Prop_fdpe_C_Q)         0.100     2.251 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.152     2.403    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y151        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.745     2.623    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y151        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.457     2.166    
    SLICE_X80Y151        FDCE (Remov_fdce_C_CLR)     -0.069     2.097    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.306    





