$date
  Sun Nov 16 22:48:33 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module datamemory_tb $end
$var reg 1 ! clk $end
$var reg 1 " memwrite $end
$var reg 1 # memread $end
$var reg 32 $ address[31:0] $end
$var reg 32 % writedata[31:0] $end
$var reg 32 & readdata[31:0] $end
$scope module uut $end
$var reg 1 ' clk $end
$var reg 1 ( memread $end
$var reg 1 ) memwrite $end
$var reg 32 * address[31:0] $end
$var reg 32 + writedata[31:0] $end
$var reg 32 , readdata[31:0] $end
$comment ram is not handled $end
$var integer 32 - addr_index $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
b00000000000000000000000000010000 $
b11001010111111101011101010111110 %
b00000000000000000000000000000000 &
0'
0(
1)
b00000000000000000000000000010000 *
b11001010111111101011101010111110 +
b00000000000000000000000000000000 ,
b100 -
#5000000
1!
1'
#10000000
0!
0"
0'
0)
#15000000
1!
1'
#20000000
0!
1#
b11001010111111101011101010111110 &
0'
1(
b11001010111111101011101010111110 ,
#25000000
1!
1'
#30000000
0!
0#
b00000000000000000000000000000000 &
0'
0(
b00000000000000000000000000000000 ,
#35000000
1!
1'
#40000000
0!
0'
#45000000
1!
1'
#50000000
0!
0'
#55000000
1!
1'
#60000000
0!
0'
#65000000
1!
1'
#70000000
0!
0'
#75000000
1!
1'
#80000000
0!
0'
#85000000
1!
1'
#90000000
0!
0'
#95000000
1!
1'
#100000000
0!
0'
#105000000
1!
1'
#110000000
0!
0'
#115000000
1!
1'
#120000000
0!
0'
#125000000
1!
1'
#130000000
0!
0'
#135000000
1!
1'
#140000000
0!
0'
#145000000
1!
1'
#150000000
0!
0'
#155000000
1!
1'
#160000000
0!
0'
#165000000
1!
1'
#170000000
0!
0'
#175000000
1!
1'
#180000000
0!
0'
#185000000
1!
1'
#190000000
0!
0'
#195000000
1!
1'
#200000000
0!
0'
