Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Feb  1 16:48:49 2023
| Host         : HPLaptopKawser running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 88
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert   | 3          |
| TIMING-18 | Warning  | Missing input or output delay  | 20         |
| TIMING-20 | Warning  | Non-clocked latch              | 64         |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell im_gen0/y_pad_next_l_reg[9]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) im_gen0/y_pad_next_l_reg[6]/PRE, im_gen0/y_pad_next_l_reg[7]/PRE,
im_gen0/y_pad_next_l_reg[8]/PRE, im_gen0/y_pad_next_l_reg[9]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell pb_up_L/y_pad_next_l_reg[31]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) im_gen0/y_pad_next_l_reg[21]/CLR, im_gen0/y_pad_next_l_reg[22]/CLR,
im_gen0/y_pad_next_l_reg[23]/CLR, im_gen0/y_pad_next_l_reg[24]/CLR,
im_gen0/y_pad_next_l_reg[25]/CLR, im_gen0/y_pad_next_l_reg[26]/CLR,
im_gen0/y_pad_next_l_reg[27]/CLR, im_gen0/y_pad_next_l_reg[28]/CLR,
im_gen0/y_pad_next_l_reg[29]/CLR, im_gen0/y_pad_next_l_reg[2]/CLR,
im_gen0/y_pad_next_l_reg[30]/CLR, im_gen0/y_pad_next_l_reg[31]/CLR,
im_gen0/y_pad_next_l_reg[3]/CLR, im_gen0/y_pad_next_l_reg[4]/CLR,
im_gen0/y_pad_next_l_reg[5]/CLR (the first 15 of 28 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell pb_up_L/y_pad_next_l_reg[9]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) im_gen0/y_pad_next_l_reg[6]/CLR, im_gen0/y_pad_next_l_reg[7]/CLR,
im_gen0/y_pad_next_l_reg[8]/CLR, im_gen0/y_pad_next_l_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on down_L relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on down_R relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on reset_im relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on reset_n relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on up_L relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on up_R relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on blue[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on blue[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on blue[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on blue[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on green[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on green[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on green[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on green[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on h_sync relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on red[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on red[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on red[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on red[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on v_sync relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[0] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[10] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[11] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[12] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[13] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[14] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[15] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[16] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[17] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[18] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[19] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[1] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[20] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[21] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[22] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[23] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[24] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[25] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[26] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[27] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[28] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[29] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[2] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[30] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[31] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[3] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[4] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[5] cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[6]/L7 (in im_gen0/y_pad_next_l_reg[6] macro) cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[6]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[7]/L7 (in im_gen0/y_pad_next_l_reg[7] macro) cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[7]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[8]/L7 (in im_gen0/y_pad_next_l_reg[8] macro) cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[8]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_l_reg[9]/L7 (in im_gen0/y_pad_next_l_reg[9] macro) cannot be properly analyzed as its control pin im_gen0/y_pad_next_l_reg[9]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[0] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[10] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[11] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[12] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[13] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[14] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[15] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[16] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[17] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[18] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[19] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[1] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[20] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[21] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[22] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[23] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[24] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[25] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[26] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[27] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[28] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[29] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[2] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[30] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[31] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[3] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[4] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[5] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[6] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[7] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[8] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch im_gen0/y_pad_next_r_reg[9] cannot be properly analyzed as its control pin im_gen0/y_pad_next_r_reg[9]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 64 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


