C:\lscc\diamond\3.11_x64\synpbase\bin64\c_hdl.exe  -osyn  C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\key00\key00\key0\synwork\key00_key0_comp.srs  -top  topkey00  -hdllog  C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\key00\key00\key0\synlog\key00_key0_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -vhdl  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -encrypt  -pro  -dmgen  C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\key00\key00\key0\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd -lib work C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\key00\topdiv00VHDL\div00.vhdl -lib work C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\key00\topdiv00VHDL\osc00.vhdl -lib work C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\key00\topdiv00VHDL\packagediv00.vhdl -lib work C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\key00\key00\contring00.vhdl -lib work C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\key00\key00\coder00.vhdl -lib work C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\key00\key00\packagekey00.vhdl -lib work C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\key00\topdiv00VHDL\topdiv00.vhdl -lib work C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\key00\key00\topkey00.vhdl  -jobname  "compiler" 
relcom:..\..\..\..\..\..\..\..\synpbase\bin64\c_hdl.exe -osyn ..\synwork\key00_key0_comp.srs -top topkey00 -hdllog ..\synlog\key00_key0_compiler.srr -encrypt -mp 4 -verification_mode 0 -vhdl -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -encrypt -pro -dmgen ..\dm -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -ignore_undefined_lib -lib work ..\..\..\..\..\..\..\..\cae_library\synthesis\vhdl\machxo2.vhd -lib work ..\..\..\topdiv00VHDL\div00.vhdl -lib work ..\..\..\topdiv00VHDL\osc00.vhdl -lib work ..\..\..\topdiv00VHDL\packagediv00.vhdl -lib work ..\..\contring00.vhdl -lib work ..\..\coder00.vhdl -lib work ..\..\packagekey00.vhdl -lib work ..\..\..\topdiv00VHDL\topdiv00.vhdl -lib work ..\..\topkey00.vhdl -jobname "compiler"
rc:0 success:1 runtime:3
file:..\synwork\key00_key0_comp.srs|io:o|time:1587500893|size:10517|exec:0|csum:
file:..\synlog\key00_key0_compiler.srr|io:o|time:1587500893|size:8081|exec:0|csum:
file:..\..\..\..\..\..\..\..\cae_library\synthesis\vhdl\machxo2.vhd|io:i|time:1542267132|size:73964|exec:0|csum:CFF92E93E4FE354031DBB4E0E47DD4A6
file:..\..\..\topdiv00VHDL\div00.vhdl|io:i|time:1550628102|size:2163|exec:0|csum:F70038567354D0FAE97277B940531724
file:..\..\..\topdiv00VHDL\osc00.vhdl|io:i|time:1550624688|size:538|exec:0|csum:5B7FA8B6DD3F1656840CD6D8A14FC5D1
file:..\..\..\topdiv00VHDL\packagediv00.vhdl|io:i|time:1550628440|size:348|exec:0|csum:EBC7EC852299A44E594144A731DF9272
file:..\..\contring00.vhdl|io:i|time:1553122624|size:717|exec:0|csum:C42B5F4734B3D0476A74E64A453FE856
file:..\..\coder00.vhdl|io:i|time:1587500877|size:4273|exec:0|csum:39A1203DEB7367027ECEA56EA8A3B4B6
file:..\..\packagekey00.vhdl|io:i|time:1551806454|size:645|exec:0|csum:6B9A501C1B8BABFD3B6D7D77C7866AAF
file:..\..\..\topdiv00VHDL\topdiv00.vhdl|io:i|time:1550682364|size:435|exec:0|csum:F85D309032D94291F84F8200B41BB091
file:..\..\topkey00.vhdl|io:i|time:1551894182|size:963|exec:0|csum:B56925CA3FCA5D65D03F310DA975BCD4
file:..\..\..\..\..\..\..\..\synpbase\bin64\c_hdl.exe|io:i|time:1554131894|size:5681664|exec:1|csum:39598EA786684F7CB53832C08B4CCDF5
